// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 157 04/27/2011 SJ Web Edition"

// DATE "02/25/2012 23:06:15"

// 
// Device: Altera EP1C12Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pc8001 (
	vtune,
	clk_out,
	ind,
	O_A,
	O_nRD,
	O_nWR,
	O_nCS1,
	O_nCS2,
	y_out,
	c_out,
	beep_out,
	motor,
	I_CLK_21M,
	I_nRESET,
	vcoclk,
	usbclk,
	usb_dp,
	usb_dm,
	IO_D,
	I_SW_0,
	I_SW_1);
output 	vtune;
output 	clk_out;
output 	ind;
output 	[16:0] O_A;
output 	O_nRD;
output 	O_nWR;
output 	O_nCS1;
output 	O_nCS2;
output 	[3:0] y_out;
output 	[3:0] c_out;
output 	beep_out;
output 	motor;
input 	I_CLK_21M;
input 	I_nRESET;
input 	vcoclk;
input 	usbclk;
inout 	usb_dp;
inout 	usb_dm;
inout 	[7:0] IO_D;
input 	I_SW_0;
input 	I_SW_1;

// Design Ports Information
// vtune	=>  Location: PIN_227,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// usb_dp	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// usb_dm	=>  Location: PIN_216,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_D[0]	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[1]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[2]	=>  Location: PIN_174,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[3]	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[4]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[5]	=>  Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[6]	=>  Location: PIN_178,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_D[7]	=>  Location: PIN_177,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk_out	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ind	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O_A[0]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[1]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[2]	=>  Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[3]	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[4]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[5]	=>  Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[6]	=>  Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[7]	=>  Location: PIN_156,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[8]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[9]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[10]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[11]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[12]	=>  Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[13]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[14]	=>  Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[15]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_A[16]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_nRD	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_nWR	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_nCS1	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// O_nCS2	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// y_out[0]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// y_out[1]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// y_out[2]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// y_out[3]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[0]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[1]	=>  Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[2]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[3]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// beep_out	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// motor	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_SW_0	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I_SW_1	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// vcoclk	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// usbclk	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I_CLK_21M	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I_nRESET	=>  Location: PIN_153,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PC8001_v.sdo");
// synopsys translate_on

wire \ukp|clockgen|Add1~2 ;
wire \ukp|clockgen|Add1~0_combout ;
wire \ukp|clockgen|Add1~7 ;
wire \ukp|clockgen|Add1~7COUT1_40 ;
wire \ukp|clockgen|Add1~5_combout ;
wire \ukp|clockgen|Add1~12 ;
wire \ukp|clockgen|Add1~12COUT1_38 ;
wire \ukp|clockgen|Add1~10_combout ;
wire \ukp|clockgen|Add1~17 ;
wire \ukp|clockgen|Add1~17COUT1_36 ;
wire \ukp|clockgen|Add1~15_combout ;
wire \ukp|clockgen|Add1~22 ;
wire \ukp|clockgen|Add1~22COUT1_42 ;
wire \ukp|clockgen|Add1~20_combout ;
wire \ukp|clockgen|Add1~25_combout ;
wire \crtc|busreq~regout ;
wire \ukp|clockgen|carry_b~regout ;
wire \ukp|clockgen|Equal1~0 ;
wire \iorq0~regout ;
wire \usb_dp~0 ;
wire \usb_dm~0 ;
wire \ukp|clockgen|Add0~7 ;
wire \ukp|clockgen|Add0~7COUT1_31 ;
wire \ukp|clockgen|Add0~12COUT1_33 ;
wire \ukp|clockgen|Add0~17 ;
wire \ukp|clockgen|Add0~17COUT1_35 ;
wire \ukp|clockgen|Add0~20_combout ;
wire \ukp|clockgen|Add0~22 ;
wire \ukp|clockgen|Add0~22COUT1_37 ;
wire \ukp|clockgen|Add0~0_combout ;
wire \ukp|clockgen|Add0~10_combout ;
wire \ukp|clockgen|Equal0~0 ;
wire \ukp|clockgen|Equal0~1 ;
wire \ukp|clockgen|Add0~5_combout ;
wire \ukp|clockgen|Add0~12 ;
wire \ukp|clockgen|Add0~15_combout ;
wire \ukp|clockgen|carry_a~regout ;
wire \ukp|clockgen|phase_b~0_regout ;
wire \ukp|clockgen|ph_sync~combout ;
wire \ukp|clockgen|phase_a~0_regout ;
wire \ukp|clockgen|vtune~0_combout ;
wire \usbclk~combout ;
wire \~GND~combout ;
wire \ukp|pc[0]~1 ;
wire \ukp|pc[0]~1COUT1_30 ;
wire \ukp|state.S_B1~regout ;
wire \ukp|state.S_LDI0~0_combout ;
wire \ukp|pc[1]~3 ;
wire \ukp|pc[1]~3COUT1_32 ;
wire \ukp|pc[2]~5 ;
wire \ukp|pc[2]~5COUT1_34 ;
wire \ukp|pc[3]~7 ;
wire \ukp|pc[3]~7COUT1_36 ;
wire \ukp|pc[4]~9 ;
wire \ukp|pc[5]~11 ;
wire \ukp|pc[5]~11COUT1_38 ;
wire \ukp|pc[6]~13 ;
wire \ukp|pc[6]~13COUT1_40 ;
wire \ukp|pc[7]~15 ;
wire \ukp|pc[7]~15COUT1_42 ;
wire \ukp|pc[8]~17 ;
wire \ukp|pc[8]~17COUT1_44 ;
wire \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ;
wire \ukp|m~0 ;
wire \ukp|always0~2_combout ;
wire \ukp|p~0_combout ;
wire \ukp|always0~0_combout ;
wire \ukp|p~1_combout ;
wire \ukp|Equal9~1 ;
wire \ukp|state.S_LDI0~regout ;
wire \ukp|state.S_LDI1~regout ;
wire \ukp|state.S_LDI0~1_combout ;
wire \ukp|state.S_LDI0~2_combout ;
wire \ukp|state.S_B0~regout ;
wire \ukp|state~14_combout ;
wire \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ;
wire \ukp|state.000~1_combout ;
wire \ukp|state.000~0_combout ;
wire \ukp|state.000~regout ;
wire \ukp|comb~1_combout ;
wire \ukp|comb~2_combout ;
wire \ukp|sample~0_combout ;
wire \ukp|Add0~0_combout ;
wire \ukp|always0~3_combout ;
wire \ukp|w[0]~1_combout ;
wire \ukp|w[0]~2_combout ;
wire \ukp|Add0~2 ;
wire \ukp|Add0~2COUT1_48 ;
wire \ukp|Add0~5_combout ;
wire \ukp|Add0~7 ;
wire \ukp|Add0~7COUT1_50 ;
wire \ukp|Add0~30_combout ;
wire \ukp|Add0~32 ;
wire \ukp|Add0~32COUT1_52 ;
wire \ukp|Add0~35_combout ;
wire \ukp|Equal3~0_combout ;
wire \ukp|Add0~37 ;
wire \ukp|Add0~37COUT1_54 ;
wire \ukp|Add0~10_combout ;
wire \ukp|w[4]~5_combout ;
wire \ukp|Add0~12 ;
wire \ukp|Add0~15_combout ;
wire \ukp|Add0~17 ;
wire \ukp|Add0~17COUT1_56 ;
wire \ukp|Add0~20_combout ;
wire \ukp|Add0~22 ;
wire \ukp|Add0~22COUT1_58 ;
wire \ukp|Add0~25_combout ;
wire \ukp|Equal3~1_combout ;
wire \ukp|Equal3~2_combout ;
wire \ukp|comb~4_combout ;
wire \ukp|Equal9~0_combout ;
wire \ukp|Add4~60_combout ;
wire \ukp|Add4~62 ;
wire \ukp|Add4~62COUT1_82 ;
wire \ukp|Add4~65_combout ;
wire \ukp|Add4~67 ;
wire \ukp|sample~1_combout ;
wire \ukp|dm1~regout ;
wire \ukp|keymap|Mux3~0_combout ;
wire \ukp|keymap|Mux4~0 ;
wire \ukp|keymap|Mux4~1_combout ;
wire \ukp|keymap|Mux3~1_combout ;
wire \ukp|keymap|Mux3~8_combout ;
wire \ukp|keymap|Mux3~9_combout ;
wire \ukp|keymap|Mux1~0_combout ;
wire \ukp|keymap|Mux1~2_combout ;
wire \ukp|keymap|Mux1~3_combout ;
wire \ukp|keymap|Mux1~1_combout ;
wire \ukp|keymap|Mux1~4_combout ;
wire \ukp|keymap|Mux1~5_combout ;
wire \ukp|bitadr[4]~12_combout ;
wire \ukp|bitadr[0]~3 ;
wire \ukp|bitadr[0]~3COUT1_19 ;
wire \ukp|bitadr[1]~5 ;
wire \ukp|bitadr[1]~5COUT1_21 ;
wire \ukp|bitadr[2]~7 ;
wire \ukp|bitadr[2]~7COUT1_23 ;
wire \ukp|bitadr[3]~1 ;
wire \ukp|bitadr[4]~11 ;
wire \ukp|bitadr[4]~11COUT1_25 ;
wire \ukp|comb~6_combout ;
wire \ukp|Equal11~1_combout ;
wire \ukp|keymap|Mux2~4_combout ;
wire \ukp|keymap|Mux2~5_combout ;
wire \ukp|keymap|Mux2~0_combout ;
wire \ukp|keymap|Mux2~1_combout ;
wire \ukp|keymap|Mux2~2_combout ;
wire \ukp|Add4~55_combout ;
wire \ukp|keymap|Mux5~2_combout ;
wire \ukp|keymap|Mux5~16_combout ;
wire \ukp|keymap|Mux5~3_combout ;
wire \ukp|keymap|Mux5~13_combout ;
wire \ukp|keymap|Mux5~12_combout ;
wire \ukp|keymap|Mux5~11_combout ;
wire \ukp|keymap|Mux5~14_combout ;
wire \ukp|keymap|Mux5~4_combout ;
wire \ukp|keymap|Mux5~8_combout ;
wire \ukp|keymap|Mux5~6 ;
wire \ukp|keymap|Mux5~5 ;
wire \ukp|keymap|Mux5~7_combout ;
wire \ukp|keymap|Mux5~9_combout ;
wire \ukp|keymap|Mux6~0_combout ;
wire \ukp|keymap|Mux6~4_combout ;
wire \ukp|keymap|Mux5~10_combout ;
wire \ukp|Equal11~0_combout ;
wire \ukp|nak~0_combout ;
wire \ukp|nak~regout ;
wire \ukp|connected~0_combout ;
wire \ukp|connected~regout ;
wire \ukp|record~combout ;
wire \ukp|keymap|Mux6~1_combout ;
wire \ukp|keymap|Mux6~7_combout ;
wire \ukp|keymap|Mux6~6_combout ;
wire \ukp|keymap|Mux6~8_combout ;
wire \ukp|keymap|Mux6~3 ;
wire \ukp|keymap|Mux6~2 ;
wire \ukp|keymap|Mux6~10_combout ;
wire \ukp|keymap|Mux6~11_combout ;
wire \ukp|keymap|Mux6~5_combout ;
wire \ukp|record1~regout ;
wire \ukp|Add4~57 ;
wire \ukp|Add4~57COUT1_84 ;
wire \ukp|Add4~50_combout ;
wire \ukp|Add4~52 ;
wire \ukp|Add4~52COUT1_86 ;
wire \ukp|Add4~45_combout ;
wire \ukp|Add4~47 ;
wire \ukp|Add4~47COUT1_88 ;
wire \ukp|Add4~40_combout ;
wire \ukp|Add4~42 ;
wire \ukp|Add4~42COUT1_90 ;
wire \ukp|Add4~30_combout ;
wire \ukp|Add4~32 ;
wire \ukp|Add4~25_combout ;
wire \ukp|Add4~27 ;
wire \ukp|Add4~27COUT1_92 ;
wire \ukp|Add4~35_combout ;
wire \ukp|Add4~37 ;
wire \ukp|Add4~37COUT1_94 ;
wire \ukp|Add4~20_combout ;
wire \ukp|Add4~22 ;
wire \ukp|Add4~22COUT1_96 ;
wire \ukp|Add4~10_combout ;
wire \ukp|Add4~12 ;
wire \ukp|Add4~12COUT1_98 ;
wire \ukp|Add4~5_combout ;
wire \ukp|Add4~7 ;
wire \ukp|Add4~15_combout ;
wire \ukp|Add4~17 ;
wire \ukp|Add4~17COUT1_100 ;
wire \ukp|Add4~0_combout ;
wire \ukp|Equal0~0 ;
wire \ukp|Equal0~3 ;
wire \ukp|Equal0~2 ;
wire \ukp|Equal0~1 ;
wire \ukp|Equal0~4_combout ;
wire \ukp|comb~3_combout ;
wire \ukp|comb~5_combout ;
wire \ukp|inst_ready~0_combout ;
wire \ukp|inst_ready~regout ;
wire \ukp|always0~1_combout ;
wire \ukp|Mux0~0_combout ;
wire \ukp|Mux0~1_combout ;
wire \ukp|cond~regout ;
wire \ukp|branch~combout ;
wire \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ;
wire \ukp|p~regout ;
wire \ukp|g~regout ;
wire \ukp|m~regout ;
wire \I_CLK_21M~combout ;
wire \I_nRESET~combout ;
wire \reset1~regout ;
wire \ukp|comb~7_combout ;
wire \ukp|comb~8_combout ;
wire \ukp|keymap|WideOr0~0_combout ;
wire \ukp|keymap|WideOr0~9 ;
wire \ukp|keymap|WideOr0~10_combout ;
wire \ukp|keymap|WideOr0~1_combout ;
wire \ukp|keymap|WideOr0~6_combout ;
wire \ukp|keymap|WideOr0~4_combout ;
wire \ukp|keymap|WideOr0~3_combout ;
wire \ukp|keymap|WideOr0~5_combout ;
wire \ukp|keymap|WideOr0~2_combout ;
wire \ukp|keymap|WideOr0~7_combout ;
wire \ukp|comb~9_combout ;
wire \Z80|seq|Equal3~0_combout ;
wire \Z80|seq|start~regout ;
wire \waitcount[0]~1 ;
wire \waitcount[0]~1COUT1_16 ;
wire \waitcount[1]~3 ;
wire \waitcount[1]~3COUT1_18 ;
wire \waitcount[2]~5 ;
wire \waitcount[2]~5COUT1_20 ;
wire \waitcount[3]~7 ;
wire \waitcount[3]~7COUT1_22 ;
wire \waitreq~0_combout ;
wire \waitreq~1_combout ;
wire \Z80|seq|s_if~combout ;
wire \Z80|Decoder1~9_combout ;
wire \ukp|bank~regout ;
wire \ukp|bank~_wirecell_combout ;
wire \ukp|keydata[1]~0 ;
wire \ukp|keydata[1]~1_combout ;
wire \ukp|keymap|Mux4~10_combout ;
wire \ukp|keymap|Mux4~11_combout ;
wire \ukp|keymap|Mux4~2_combout ;
wire \ukp|keymap|Mux4~7_combout ;
wire \ukp|keymap|Mux4~3_combout ;
wire \ukp|keymap|Mux4~5_combout ;
wire \ukp|keymap|Mux4~4_combout ;
wire \ukp|keymap|Mux4~6_combout ;
wire \ukp|keymap|Mux4~8_combout ;
wire \ukp|keymap|Mux4~9_combout ;
wire \ukp|kbd_adr_in[0]~0_combout ;
wire \ukp|keymap|Mux3~2_combout ;
wire \ukp|keymap|Mux3~4_combout ;
wire \ukp|keymap|Mux3~3_combout ;
wire \ukp|keymap|Mux3~5_combout ;
wire \ukp|keymap|Mux3~6_combout ;
wire \ukp|keymap|Mux3~7_combout ;
wire \ukp|keymap|Mux3~10_combout ;
wire \ukp|keymap|Mux3~11_combout ;
wire \ukp|keymap|Mux3~12_combout ;
wire \ukp|keymap|Mux3~13_combout ;
wire \ukp|keymap|Mux3~14_combout ;
wire \ukp|kbd_adr_in[1]~1_combout ;
wire \ukp|kbd_adr_in[2]~2 ;
wire \ukp|kbd_adr_in[3]~3 ;
wire \ukp|keymap|Mux0~1 ;
wire \ukp|keymap|Mux0~2_combout ;
wire \ukp|keymap|Mux0~3_combout ;
wire \ukp|keymap|Mux0~4_combout ;
wire \ukp|keymap|Mux0~5_combout ;
wire \ukp|keymap|Mux0~6_combout ;
wire \ukp|keymap|Mux0~7_combout ;
wire \ukp|keymap|Mux0~0_combout ;
wire \ukp|kbd_adr_in[4]~4_combout ;
wire \ukp|keydata[3]~2_combout ;
wire \ukp|keydata[3]~3_combout ;
wire \ukp|keydata[2]~4_combout ;
wire \ukp|keydata[2]~5_combout ;
wire \ukp|keydata[0]~6_combout ;
wire \ukp|keydata[0]~7_combout ;
wire \Z80|seq|Equal3~3_combout ;
wire \Z80|seq|Equal0~0_combout ;
wire \Z80|seq|Equal3~1_combout ;
wire \Z80|seq|sgate ;
wire \Z80|seq|s_mr1~combout ;
wire \Z80|comb~57_combout ;
wire \Z80|i[2]~5 ;
wire \Z80|Decoder2~3_combout ;
wire \Z80|i[6]~3 ;
wire \Z80|hv2~0_combout ;
wire \Z80|Decoder2~2_combout ;
wire \Z80|add16~0_combout ;
wire \Z80|comb~30_combout ;
wire \Z80|Decoder1~13_combout ;
wire \Z80|seq|Equal3~6_combout ;
wire \Z80|sel2_hl~0_combout ;
wire \Z80|comb~14_combout ;
wire \Z80|comb~29_combout ;
wire \Z80|sel2_hl~1_combout ;
wire \Z80|d_f~5_combout ;
wire \Z80|sel2_hl~2_combout ;
wire \Z80|sel2_hl~3_combout ;
wire \Z80|sel2_hl~4_combout ;
wire \Z80|Decoder2~5_combout ;
wire \Z80|i0~combout ;
wire \Z80|i_ldade~0_combout ;
wire \Z80|comb~17_combout ;
wire \Z80|i_ldnndd~combout ;
wire \Z80|i_lddd_nn~combout ;
wire \Z80|selal[0]~2_combout ;
wire \Z80|imm2~1_combout ;
wire \Z80|i_neg~0_combout ;
wire \Z80|Decoder2~4_combout ;
wire \Z80|imm2~0_combout ;
wire \Z80|sel2[1]~0_combout ;
wire \Z80|sel2[1]~1_combout ;
wire \Z80|i_ldddnn~combout ;
wire \Z80|seq|Equal3~7_combout ;
wire \Z80|seq|s_imm1~combout ;
wire \Z80|i_pop~0_combout ;
wire \Z80|load_e~0_combout ;
wire \Z80|Decoder1~10_combout ;
wire \Z80|load_e~1_combout ;
wire \Z80|comb~58_combout ;
wire \Z80|Decoder2~6_combout ;
wire \Z80|seq|Equal3~2_combout ;
wire \Z80|tmp1~1_combout ;
wire \Z80|Decoder1~8_combout ;
wire \Z80|Decoder2~0_combout ;
wire \Z80|load_a~0_combout ;
wire \Z80|tmp1~2_combout ;
wire \Z80|d_f~4_combout ;
wire \Z80|i_halt~0_combout ;
wire \Z80|i_ldrhl~0_combout ;
wire \Z80|incdec8~combout ;
wire \Z80|i_ldrhl~1_combout ;
wire \Z80|tmp1~0_combout ;
wire \Z80|tmp1~3_combout ;
wire \Z80|load_e~2_combout ;
wire \Z80|i_djnz~0_combout ;
wire \Z80|always1~4_combout ;
wire \Z80|Decoder1~15_combout ;
wire \Z80|always1~3_combout ;
wire \Z80|sel_af~regout ;
wire \Z80|Decoder2~1_combout ;
wire \Z80|i_daa~combout ;
wire \Z80|pv0~0_combout ;
wire \Z80|i_cpl~0_combout ;
wire \Z80|Decoder1~14_combout ;
wire \Z80|i_neg~1_combout ;
wire \Z80|load_a~1_combout ;
wire \Z80|sel1_tmp~2_combout ;
wire \Z80|load_a~2_combout ;
wire \Z80|load_a~3_combout ;
wire \Z80|load_a~4_combout ;
wire \Z80|al_hl~0_combout ;
wire \Z80|load_a~9_combout ;
wire \Z80|i_rd~combout ;
wire \Z80|comb~56_combout ;
wire \Z80|load_a~7_combout ;
wire \Z80|seq|s_mw1~combout ;
wire \Z80|load_a~8_combout ;
wire \Z80|i_inan~0_combout ;
wire \Z80|i_inrc~combout ;
wire \Z80|load_a~5_combout ;
wire \Z80|seq|Equal3~8_combout ;
wire \Z80|seq|s_mr2~combout ;
wire \Z80|load_a~6_combout ;
wire \Z80|load_a~10_combout ;
wire \Z80|reg_a|q0[2]~12_combout ;
wire \Z80|reg_a|q0~16 ;
wire \Z80|reg_a|q1[2]~0_combout ;
wire \Z80|load_r~0_combout ;
wire \Z80|al~0_combout ;
wire \Z80|s_and~combout ;
wire \Z80|i_xor~combout ;
wire \Z80|arith8~2_combout ;
wire \Z80|ec~6_combout ;
wire \Z80|hv0~0_combout ;
wire \Z80|ec~4_combout ;
wire \Z80|s_xor~combout ;
wire \Z80|i_rotate1~0_combout ;
wire \Z80|rs~combout ;
wire \Z80|alu|b1[0]~0_combout ;
wire \Z80|res~0_combout ;
wire \Z80|d_f~15_combout ;
wire \Z80|comb~19_combout ;
wire \Z80|d_f~14_combout ;
wire \Z80|cv5~0_combout ;
wire \Z80|cv2~combout ;
wire \Z80|d_f~16_combout ;
wire \Z80|d_f~22_combout ;
wire \Z80|i_ldblock~combout ;
wire \Z80|load_f~combout ;
wire \Z80|hv2~combout ;
wire \Z80|d_f~23_combout ;
wire \Z80|d_f~24_combout ;
wire \Z80|subf~0_combout ;
wire \Z80|reg_f|q0~18_combout ;
wire \Z80|sub~1_combout ;
wire \Z80|reg_f|q0~17_combout ;
wire \Z80|i_rs_hl~0_combout ;
wire \Z80|Decoder0~8_combout ;
wire \Z80|comb~16_combout ;
wire \Z80|i_inblock~combout ;
wire \Z80|sel1[0]~0_combout ;
wire \Z80|sel1[0]~7_combout ;
wire \Z80|sel1[0]~8_combout ;
wire \Z80|i_rd~0_combout ;
wire \Z80|sel_rrd~combout ;
wire \Z80|seq|Equal3~10_combout ;
wire \Z80|sel1_pcl~0_combout ;
wire \Z80|sel1[0]~1_combout ;
wire \Z80|sel1l[0]~10_combout ;
wire \Z80|sel1l[0]~11_combout ;
wire \Z80|sel1_c~0_combout ;
wire \Z80|sel1_tmp~0_combout ;
wire \Z80|sel1_tmp~1_combout ;
wire \Z80|sel1_l~2_combout ;
wire \Z80|incdec8~4_combout ;
wire \Z80|sel1_l~0_combout ;
wire \Z80|sel1_l~3_combout ;
wire \Z80|sel1_l~1_combout ;
wire \Z80|sel1_l~4_combout ;
wire \Z80|sel1_e~1_combout ;
wire \Z80|sel1_e~0_combout ;
wire \Z80|sel1_e~2_combout ;
wire \Z80|i_outna~0_combout ;
wire \Z80|sel1_a~1_combout ;
wire \Z80|sel1_a~2_combout ;
wire \Z80|sel1_a~0_combout ;
wire \Z80|sel1_a~3_combout ;
wire \Z80|sel1_a~4_combout ;
wire \Z80|sel1[0]~3_combout ;
wire \Z80|sel1[0]~4_combout ;
wire \Z80|sel1[0]~5_combout ;
wire \Z80|sel1[0]~6_combout ;
wire \Z80|sel1l[0]~12_combout ;
wire \Z80|sel1_h~0_combout ;
wire \Z80|sel1_d~1_combout ;
wire \Z80|Decoder1~16_combout ;
wire \Z80|sel1_d~0_combout ;
wire \Z80|sel1_d~2_combout ;
wire \Z80|self[1]~0_combout ;
wire \Z80|sel1l[3]~6_combout ;
wire \Z80|sel1l[3]~7_combout ;
wire \Z80|comb~43_combout ;
wire \Z80|comb~44_combout ;
wire \Z80|comb~60_combout ;
wire \Z80|sel1_h~1_combout ;
wire \Z80|sel1_h~2_combout ;
wire \Z80|sel1l[3]~8_combout ;
wire \Z80|sel1l[3]~9_combout ;
wire \Z80|Equal4~0_combout ;
wire \Z80|reg_r|d[7]~9_combout ;
wire \Z80|reg_r|q[7]~COMBOUT ;
wire \Z80|comb~52_combout ;
wire \Z80|load_h~0_combout ;
wire \Z80|comb~51_combout ;
wire \Z80|load_d~0_combout ;
wire \Z80|load_d~1_combout ;
wire \Z80|load3_pc~0_combout ;
wire \Z80|i_ret~0_combout ;
wire \Z80|retin~4_combout ;
wire \Z80|asu_ci~0_combout ;
wire \Z80|asu_ci~2_combout ;
wire \Z80|zs0~0_combout ;
wire \Z80|reg_a|q0~18 ;
wire \Z80|r~combout ;
wire \Z80|hv0~1_combout ;
wire \Z80|d_f~11_combout ;
wire \Z80|cv0~0_combout ;
wire \Z80|d_f~12_combout ;
wire \Z80|l~combout ;
wire \Z80|reg_f|q0~2_combout ;
wire \Z80|d_f~13_combout ;
wire \Z80|sel1l[2]~4_combout ;
wire \Z80|comb~33_combout ;
wire \Z80|sel1l[1]~1_combout ;
wire \Z80|sel1_a~5_combout ;
wire \Z80|sel1l[1]~2_combout ;
wire \Z80|sel1l[2]~5_combout ;
wire \Z80|sel2[2]~2_combout ;
wire \Z80|sel2[2]~3_combout ;
wire \Z80|sel2[2]~4_combout ;
wire \Z80|i_exsphl~2_combout ;
wire \Z80|i_incdec16~combout ;
wire \Z80|loada_de~0_combout ;
wire \Z80|loada_de~1_combout ;
wire \Z80|reg_e|q1[3]~0_combout ;
wire \Z80|reg_e|q0~8 ;
wire \Z80|reg_e|q0[3]~1_combout ;
wire \Z80|reg_e|q[7]~7 ;
wire \Z80|load_pcl~2_combout ;
wire \Z80|loada_pc~2_combout ;
wire \Z80|comb~46_combout ;
wire \Z80|i_outblock~combout ;
wire \Z80|ec~5_combout ;
wire \Z80|seq|iff2~0_combout ;
wire \Z80|reg_r|d[0]~4_combout ;
wire \Z80|reg_a|q0~15 ;
wire \Z80|reg_r|q[0]~COMBOUT ;
wire \Z80|i_exsphl~combout ;
wire \Z80|loada_hl~1_combout ;
wire \Z80|comb~34_combout ;
wire \Z80|loada_hl~2_combout ;
wire \Z80|comb~31_combout ;
wire \Z80|asu|comb~0_combout ;
wire \Z80|asu_i[1]~8_combout ;
wire \Z80|asu_i[1]~9_combout ;
wire \Z80|Equal5~0_combout ;
wire \Z80|comb~47_combout ;
wire \Z80|load_l~1_combout ;
wire \Z80|comb~35_combout ;
wire \Z80|load_l~0_combout ;
wire \Z80|load_l~2_combout ;
wire \Z80|reg_l|qx~5_combout ;
wire \Z80|seq|idd~3_combout ;
wire \Z80|seq|Equal14~1_combout ;
wire \Z80|seq|Equal3~11_combout ;
wire \Z80|seq|ifd~3_combout ;
wire \Z80|seq|ifd~4_combout ;
wire \Z80|seq|ifd~regout ;
wire \Z80|comb~26_combout ;
wire \Z80|i_ldhlr~0_combout ;
wire \Z80|comb~27_combout ;
wire \Z80|seq|idd~regout ;
wire \Z80|reg_l|q0[0]~0_combout ;
wire \Z80|reg_l|qy[4]~0_combout ;
wire \Z80|reg_l|q~0_combout ;
wire \Z80|reg_l|q~1_combout ;
wire \Z80|reg_l|qx~6 ;
wire \Z80|comb~28_combout ;
wire \Z80|reg_l|q0[0]~1_combout ;
wire \Z80|reg_l|q0[0]~2_combout ;
wire \Z80|reg_l|q~2_combout ;
wire \Z80|reg_l|q1[0]~0_combout ;
wire \Z80|reg_l|Mux5~0_combout ;
wire \Z80|reg_l|qx[2]~2_combout ;
wire \Z80|reg_l|Mux5~1 ;
wire \Z80|asu|b1[2]~5_combout ;
wire \Z80|asu|b1[0]~0_combout ;
wire \Z80|asu_ci~4_combout ;
wire \Z80|asu_ci~1_combout ;
wire \Z80|asu_ci~3_combout ;
wire \Z80|asu_ci~5_combout ;
wire \Z80|reg_e|q0~0 ;
wire \Z80|reg_e|q[0]~0 ;
wire \Z80|reg_l|qx~0_combout ;
wire \Z80|reg_l|qx~1 ;
wire \Z80|reg_l|Mux7~0_combout ;
wire \Z80|reg_l|Mux7~1 ;
wire \Z80|imm1~0_combout ;
wire \Z80|selah[0]~0_combout ;
wire \Z80|tmp_adr~combout ;
wire \Z80|comb~59_combout ;
wire \Z80|seq|Equal3~5_combout ;
wire \Z80|seq|s_iack~0_combout ;
wire \Z80|load_adrl~combout ;
wire \Z80|mw2~2_combout ;
wire \Z80|mr2~0_combout ;
wire \Z80|loada_adr~0_combout ;
wire \Z80|reg_adrl|q[7]~0_combout ;
wire \Z80|sel2[0]~5_combout ;
wire \Z80|sel2[0]~6_combout ;
wire \Z80|sel2[0]~7_combout ;
wire \Z80|Mux39~0_combout ;
wire \Z80|Mux47~2_combout ;
wire \Z80|loada_bc~1_combout ;
wire \Z80|loada_bc~0_combout ;
wire \Z80|reg_c|q0[0]~1_combout ;
wire \Z80|reg_c|q0~0 ;
wire \Z80|reg_c|q1[6]~0_combout ;
wire \Z80|reg_c|q[0]~0 ;
wire \Z80|load_spl~combout ;
wire \Z80|comb~36_combout ;
wire \Z80|comb~37_combout ;
wire \Z80|reg_sph|q[5]~0_combout ;
wire \Z80|comb~40_combout ;
wire \Z80|comb~39_combout ;
wire \Z80|comb~38_combout ;
wire \Z80|reg_sph|q[5]~1_combout ;
wire \Z80|reg_spl|q[3]~1_combout ;
wire \Z80|seq|Equal3~9_combout ;
wire \Z80|comb~48_combout ;
wire \Z80|i_ldhln~4_combout ;
wire \Z80|count_pc~0_combout ;
wire \Z80|count_pc~1_combout ;
wire \Z80|count_pc~2_combout ;
wire \Z80|count_pc~3_combout ;
wire \Z80|reg_pcl|d[0]~0_combout ;
wire \Z80|Mux47~0_combout ;
wire \Z80|Mux47~1_combout ;
wire \Z80|asu|c[2]~3_combout ;
wire \Z80|reg_e|q0~2 ;
wire \Z80|reg_e|q[1]~1 ;
wire \Z80|reg_c|q0~2 ;
wire \Z80|reg_c|q[1]~1 ;
wire \Z80|Mux46~0_combout ;
wire \Z80|Mux46~1_combout ;
wire \Z80|always0~4_combout ;
wire \Z80|q_asu_zero~regout ;
wire \Z80|d_f~9_combout ;
wire \Z80|reg_a|q0~19 ;
wire \Z80|reg_r|c[5]~1_combout ;
wire \Z80|reg_r|c[5]~2_combout ;
wire \Z80|asu|c~19_combout ;
wire \Z80|reg_l|qx~7_combout ;
wire \Z80|reg_l|qx~8_combout ;
wire \Z80|reg_l|Mux4~0 ;
wire \Z80|reg_l|Mux4~1 ;
wire \Z80|Mux44~2_combout ;
wire \Z80|Mux44~0_combout ;
wire \Z80|Mux44~1_combout ;
wire \Z80|asu|b1[3]~3_combout ;
wire \Z80|asu|z[3]~0_combout ;
wire \Z80|reg_e|q0~4 ;
wire \Z80|reg_e|q[3]~3 ;
wire \Z80|comb~61_combout ;
wire \Z80|comb~54_combout ;
wire \Z80|load_adrh~combout ;
wire \Z80|reg_adrh|q[7]~1_combout ;
wire \Z80|Mux39~1_combout ;
wire \Z80|reg_d|q1[1]~0_combout ;
wire \Z80|reg_d|q0~0 ;
wire \Z80|reg_d|q0[2]~1_combout ;
wire \Z80|reg_d|q[0]~0 ;
wire \Z80|load_b~0_combout ;
wire \Z80|comb~53_combout ;
wire \Z80|load_b~1_combout ;
wire \Z80|reg_b|q0[0]~1_combout ;
wire \Z80|reg_b|q0~0 ;
wire \Z80|reg_b|q1[6]~0_combout ;
wire \Z80|reg_b|q[0]~0 ;
wire \Z80|load_sph~combout ;
wire \Z80|reg_sph|q[5]~3_combout ;
wire \Z80|Mux39~2_combout ;
wire \Z80|Mux39~3_combout ;
wire \Z80|Mux39~4_combout ;
wire \Z80|asu|c[8]~31_combout ;
wire \Z80|load_h~1_combout ;
wire \Z80|load_h~2_combout ;
wire \Z80|load_h~3_combout ;
wire \Z80|reg_h|q0[6]~0_combout ;
wire \Z80|reg_h|q1[6]~0_combout ;
wire \Z80|reg_d|q0~2 ;
wire \Z80|reg_d|q[1]~1 ;
wire \Z80|reg_h|qx~3_combout ;
wire \Z80|reg_h|qx~4_combout ;
wire \Z80|reg_h|q0[6]~1_combout ;
wire \Z80|reg_h|qx[0]~2_combout ;
wire \Z80|reg_h|Mux6~0 ;
wire \Z80|reg_h|qy[1]~0_combout ;
wire \Z80|reg_h|Mux6~1 ;
wire \Z80|Mux38~0_combout ;
wire \Z80|reg_pch|d[1]~1_combout ;
wire \Z80|reg_pch|c[0]~0_combout ;
wire \Z80|reg_b|q0~2 ;
wire \Z80|reg_b|q[1]~1 ;
wire \Z80|Mux38~1_combout ;
wire \Z80|Mux38~2_combout ;
wire \Z80|Mux38~3_combout ;
wire \Z80|asu|c[9]~30_combout ;
wire \Z80|reg_d|q0~3 ;
wire \Z80|reg_d|q[2]~2 ;
wire \Z80|reg_h|qx~5_combout ;
wire \Z80|reg_h|qx~6 ;
wire \Z80|reg_h|Mux5~0_combout ;
wire \Z80|reg_h|Mux5~1 ;
wire \Z80|Mux37~0_combout ;
wire \Z80|reg_b|q0~3 ;
wire \Z80|reg_b|q[2]~2 ;
wire \Z80|Mux37~1_combout ;
wire \Z80|Mux37~2_combout ;
wire \Z80|Mux37~3_combout ;
wire \Z80|reg_pch|d[2]~2_combout ;
wire \Z80|reg_pch|c[1]~1_combout ;
wire \Z80|reg_pch|c[2]~2_combout ;
wire \Z80|alu|b1~3_combout ;
wire \Z80|alu|b1[0]~4_combout ;
wire \Z80|alu|z[1]~13_combout ;
wire \Z80|d_f~6_combout ;
wire \Z80|d_f~7_combout ;
wire \Z80|reg_r|d[5]~11_combout ;
wire \Z80|inva~combout ;
wire \Z80|reg_r|d[3]~10_combout ;
wire \Z80|reg_a|q0~17 ;
wire \Z80|reg_r|q[3]~COMBOUT ;
wire \Z80|reg_h|qx~7_combout ;
wire \Z80|reg_h|qx~8_combout ;
wire \Z80|reg_d|q0~4 ;
wire \Z80|reg_h|Mux4~0 ;
wire \Z80|reg_h|Mux4~1 ;
wire \Z80|Selector4~0_combout ;
wire \Z80|alu|daah~0_combout ;
wire \Z80|alu|daa1~0_combout ;
wire \Z80|alu|daa1~1_combout ;
wire \Z80|sel_rld~2_combout ;
wire \Z80|asu|c[10]~27_combout ;
wire \Z80|asu|c[10]~28_combout ;
wire \Z80|asu|c[10]~29_combout ;
wire \Z80|asu|c[11]~32_combout ;
wire \Z80|reg_d|q0~5 ;
wire \Z80|reg_d|q[4]~4 ;
wire \Z80|reg_h|qx~9_combout ;
wire \Z80|reg_h|qx~10 ;
wire \Z80|reg_h|Mux3~0_combout ;
wire \Z80|reg_h|Mux3~1 ;
wire \Z80|Mux35~0_combout ;
wire \Z80|reg_b|q0~5 ;
wire \Z80|reg_b|q[4]~4 ;
wire \Z80|Mux35~1_combout ;
wire \Z80|Mux35~2_combout ;
wire \Z80|Mux35~3_combout ;
wire \Z80|reg_pch|d[4]~4_combout ;
wire \Z80|reg_pch|c[6]~5_combout ;
wire \Z80|reg_pch|c[4]~6_combout ;
wire \Z80|reg_pch|d[5]~5_combout ;
wire \Z80|sela_tmp~5_combout ;
wire \Z80|sel1[0]~2_combout ;
wire \Z80|sel1l[1]~0_combout ;
wire \Z80|sel1l[1]~3_combout ;
wire \Z80|Mux25~1_combout ;
wire \Z80|reg_i|q[7]~1_combout ;
wire \Z80|Mux25~2_combout ;
wire \Z80|reg_d|q0~6 ;
wire \Z80|reg_d|q[5]~5 ;
wire \Z80|reg_h|qx~11_combout ;
wire \Z80|reg_h|qx~12_combout ;
wire \Z80|reg_h|Mux2~0 ;
wire \Z80|reg_h|Mux2~1 ;
wire \Z80|Mux25~3_combout ;
wire \Z80|reg_b|q0~6 ;
wire \Z80|reg_b|q[5]~5 ;
wire \Z80|Mux25~4_combout ;
wire \Z80|Mux26~5_combout ;
wire \Z80|Mux26~6_combout ;
wire \Z80|Mux26~7_combout ;
wire \Z80|Mux26~8_combout ;
wire \Z80|reg_e|q0~6 ;
wire \Z80|reg_e|q[5]~5 ;
wire \Z80|sel1h[1]~0_combout ;
wire \Z80|reg_c|q0~6 ;
wire \Z80|reg_c|q[5]~5 ;
wire \Z80|reg_l|qx~11_combout ;
wire \Z80|reg_l|qx~12_combout ;
wire \Z80|reg_l|Mux2~0 ;
wire \Z80|reg_l|Mux2~1 ;
wire \Z80|Mux25~0_combout ;
wire \Z80|Mux26~0_combout ;
wire \Z80|Mux26~1_combout ;
wire \Z80|sela_hl~0_combout ;
wire \Z80|comb~18_combout ;
wire \Z80|i_rst~combout ;
wire \Z80|load_data~0_combout ;
wire \Z80|load_data~1_combout ;
wire \Z80|load_data~2_combout ;
wire \Z80|Mux26~2_combout ;
wire \Z80|Mux26~3_combout ;
wire \Z80|Mux26~4_combout ;
wire \Z80|Mux26~9_combout ;
wire \Z80|alu|b1[5]~14_combout ;
wire \Z80|alu|b1[5]~15_combout ;
wire \Z80|alu|z[5]~35_combout ;
wire \Z80|s_or~combout ;
wire \Z80|alu|z[5]~33_combout ;
wire \Z80|reg_c|q0~7 ;
wire \Z80|reg_c|q[6]~6 ;
wire \Z80|Mux25~5_combout ;
wire \Z80|Mux25~6_combout ;
wire \Z80|reg_pcl|d[6]~11_combout ;
wire \Z80|reg_pcl|co~1_combout ;
wire \Z80|alu|z[6]~41_combout ;
wire \Z80|alu|c~10_combout ;
wire \Z80|Mux30~0_combout ;
wire \Z80|Mux30~1_combout ;
wire \Z80|Mux30~7_combout ;
wire \Z80|Mux30~8_combout ;
wire \Z80|Mux30~4_combout ;
wire \Z80|Mux30~5_combout ;
wire \Z80|Mux30~2_combout ;
wire \Z80|Mux30~3_combout ;
wire \Z80|Mux30~6_combout ;
wire \Z80|Mux30~9_combout ;
wire \Z80|alu|b1~6_combout ;
wire \Z80|alu|b1[1]~7_combout ;
wire \Z80|alu|c~5_combout ;
wire \Z80|alu|co[6]~5_combout ;
wire \Z80|comb~45_combout ;
wire \Z80|ci~0_combout ;
wire \Z80|ci~combout ;
wire \Z80|alu|z[2]~15_combout ;
wire \Z80|alu|z[5]~48_combout ;
wire \Z80|alu|z[5]~49_combout ;
wire \Z80|alu|z[6]~42_combout ;
wire \Z80|alu|z[6]~43_combout ;
wire \Z80|alu|z[6]~46_combout ;
wire \Z80|Mux25~7_combout ;
wire \Z80|Mux25~8_combout ;
wire \Z80|Mux25~9_combout ;
wire \Z80|reg_d|q0~7 ;
wire \Z80|reg_d|q[6]~6 ;
wire \Z80|reg_h|qx~13_combout ;
wire \Z80|reg_h|qx~14 ;
wire \Z80|reg_h|Mux1~0_combout ;
wire \Z80|reg_h|Mux1~1 ;
wire \Z80|Mux33~0_combout ;
wire \Z80|Mux33~1_combout ;
wire \Z80|reg_b|q0~7 ;
wire \Z80|reg_b|q[6]~6 ;
wire \Z80|Mux33~2_combout ;
wire \Z80|Mux33~3_combout ;
wire \Z80|Mux34~0_combout ;
wire \Z80|Mux34~1_combout ;
wire \Z80|Mux34~2_combout ;
wire \Z80|Mux34~3_combout ;
wire \Z80|asu|c[13]~33_combout ;
wire \Z80|asu|c[13]~34_combout ;
wire \Z80|asu|c[13]~35_combout ;
wire \Z80|reg_pch|d[6]~6_combout ;
wire \Z80|reg_pch|c[6]~7_combout ;
wire \Z80|Mux25~10_combout ;
wire \Z80|Mux25~11_combout ;
wire \Z80|Mux25~12_combout ;
wire \Z80|Mux25~13_combout ;
wire \Z80|Mux25~14_combout ;
wire \Z80|alu|b1[6]~16_combout ;
wire \Z80|alu|b1[6]~17_combout ;
wire \Z80|alu|z[5]~34_combout ;
wire \Z80|alu|z[5]~37_combout ;
wire \Z80|reg_a|q0~14 ;
wire \Z80|reg_r|q[5]~COMBOUT ;
wire \Z80|Selector2~0_combout ;
wire \Z80|alu|a1[5]~2_combout ;
wire \Z80|alu|z[5]~38_combout ;
wire \Z80|alu|z[5]~39 ;
wire \Z80|d_f~10_combout ;
wire \Z80|comb~50_combout ;
wire \Z80|reg_pch|c[2]~3_combout ;
wire \Z80|reg_pch|c[2]~4_combout ;
wire \Z80|reg_pch|d[3]~3_combout ;
wire \Z80|reg_b|q0~4 ;
wire \Z80|reg_b|q[3]~3 ;
wire \Z80|Mux36~1_combout ;
wire \Z80|Mux36~2_combout ;
wire \Z80|Mux36~0_combout ;
wire \Z80|Mux36~3_combout ;
wire \Z80|reg_d|q[3]~3 ;
wire \Z80|Mux28~0_combout ;
wire \Z80|Mux28~1_combout ;
wire \Z80|alu|z[7]~31_combout ;
wire \Z80|alu|z[7]~29_combout ;
wire \Z80|alu|z[7]~30_combout ;
wire \Z80|alu|z[7]~32_combout ;
wire \Z80|Mux28~7_combout ;
wire \Z80|Mux28~8_combout ;
wire \Z80|Mux28~4_combout ;
wire \Z80|Mux28~5_combout ;
wire \Z80|Mux28~2_combout ;
wire \Z80|Mux28~3_combout ;
wire \Z80|Mux28~6_combout ;
wire \Z80|Mux28~9_combout ;
wire \Z80|alu|b1~12_combout ;
wire \Z80|alu|b1[3]~13_combout ;
wire \Z80|alu|c~9_combout ;
wire \Z80|alu|z[5]~36_combout ;
wire \Z80|alu|z[5]~45_combout ;
wire \Z80|reg_r|d[6]~8_combout ;
wire \Z80|reg_r|q[6]~COMBOUT ;
wire \Z80|Selector1~0_combout ;
wire \Z80|alu|a1[6]~3_combout ;
wire \Z80|alu|z[6]~40_combout ;
wire \Z80|alu|z[6]~47 ;
wire \Z80|d_f~8_combout ;
wire \Z80|dec_pc~combout ;
wire \Z80|reg_pcl|co~0_combout ;
wire \Z80|reg_e|q0~5 ;
wire \Z80|reg_e|q[4]~4 ;
wire \Z80|reg_l|qx~9_combout ;
wire \Z80|reg_l|qx~10 ;
wire \Z80|reg_l|Mux3~0_combout ;
wire \Z80|reg_l|Mux3~1 ;
wire \Z80|asu|b1[4]~4_combout ;
wire \Z80|reg_c|q0~5 ;
wire \Z80|reg_c|q[4]~4 ;
wire \Z80|Mux43~0_combout ;
wire \Z80|Mux43~1_combout ;
wire \Z80|Mux43~2_combout ;
wire \Z80|asu|c[4]~5_combout ;
wire \Z80|asu|c[3]~18_combout ;
wire \Z80|asu|c~17_combout ;
wire \Z80|alu|z[4]~17_combout ;
wire \Z80|alu|z[4]~18_combout ;
wire \Z80|alu|z~14_combout ;
wire \Z80|alu|c~12_combout ;
wire \Z80|alu|c~4_combout ;
wire \Z80|alu|c~6_combout ;
wire \Z80|alu|co[3]~17_combout ;
wire \Z80|alu|c~11_combout ;
wire \Z80|alu|z~16_combout ;
wire \Z80|reg_pcl|d[4]~7_combout ;
wire \Z80|reg_pcl|d[4]~8_combout ;
wire \Z80|sela_tmp~combout ;
wire \Z80|sela_de~0_combout ;
wire \Z80|sela_de~1_combout ;
wire \Z80|comb~23_combout ;
wire \Z80|comb~24_combout ;
wire \Z80|comb~25_combout ;
wire \Z80|selal[0]~1_combout ;
wire \Z80|selal[0]~3_combout ;
wire \Z80|Mux19~2_combout ;
wire \Z80|Mux19~3_combout ;
wire \Z80|Mux18~2_combout ;
wire \Z80|Mux18~0_combout ;
wire \Z80|Mux18~1_combout ;
wire \Z80|Mux18~3_combout ;
wire \Z80|Mux46~2_combout ;
wire \Z80|asu|c~2_combout ;
wire \Z80|asu|c[4]~4_combout ;
wire \Z80|asu|c[6]~6_combout ;
wire \Z80|asu|b1[5]~2_combout ;
wire \Z80|asu|c[7]~13_combout ;
wire \Z80|asu|c[5]~14_combout ;
wire \Z80|Mux41~0_combout ;
wire \Z80|Mux41~1_combout ;
wire \Z80|Mux41~2_combout ;
wire \Z80|asu|c~12_combout ;
wire \Z80|reg_e|q0~7 ;
wire \Z80|reg_e|q[6]~6 ;
wire \Z80|reg_l|qx~13_combout ;
wire \Z80|reg_l|qx~14 ;
wire \Z80|reg_l|Mux1~0_combout ;
wire \Z80|reg_l|Mux1~1 ;
wire \Z80|asu|b1[6]~7_combout ;
wire \Z80|asu|c[7]~9_combout ;
wire \Z80|asu|c[7]~23_combout ;
wire \Z80|asu|c[7]~24_combout ;
wire \Z80|asu|c[7]~21_combout ;
wire \Z80|asu|c[7]~20_combout ;
wire \Z80|asu|c[7]~22_combout ;
wire \Z80|asu|c[7]~25_combout ;
wire \Z80|asu|c[7]~26_combout ;
wire \Z80|reg_h|qx~0_combout ;
wire \Z80|reg_h|Mux7~0_combout ;
wire \Z80|reg_h|qx~1 ;
wire \Z80|reg_h|Mux7~1 ;
wire \Z80|Selector7~0_combout ;
wire \Z80|alu|co[0]~4_combout ;
wire \Z80|alu|z[1]~11_combout ;
wire \Z80|alu|z[1]~12_combout ;
wire \Z80|alu|z[1]~44 ;
wire \Z80|reg_pcl|d~2_combout ;
wire \Z80|reg_pcl|d[1]~3_combout ;
wire \Z80|reg_pcl|c[1]~0_combout ;
wire \Z80|reg_pcl|d[2]~4_combout ;
wire \Z80|reg_pcl|c[2]~1_combout ;
wire \Z80|reg_pcl|d[3]~5_combout ;
wire \Z80|reg_pcl|d[3]~6_combout ;
wire \Z80|reg_pcl|c[4]~2_combout ;
wire \Z80|reg_pcl|c[4]~3_combout ;
wire \Z80|reg_pcl|d[5]~9_combout ;
wire \Z80|reg_pcl|d[5]~10_combout ;
wire \Z80|Mux42~0_combout ;
wire \Z80|Mux42~1_combout ;
wire \Z80|Mux42~2_combout ;
wire \Z80|asu|c[6]~7_combout ;
wire \Z80|asu|c~1_combout ;
wire \Z80|WideNor3~1_combout ;
wire \Z80|WideNor3~0_combout ;
wire \Z80|WideNor3~2_combout ;
wire \Z80|zs0~combout ;
wire \Z80|d_f~20_combout ;
wire \Z80|d_f~21_combout ;
wire \Z80|Mux48~2_combout ;
wire \Z80|Mux48~3_combout ;
wire \Z80|Mux48~0_combout ;
wire \Z80|Mux48~1_combout ;
wire \Z80|Mux48~4_combout ;
wire \Z80|reg_f|q0~25_combout ;
wire \Z80|reg_f|q0~14_combout ;
wire \Z80|reg_f|q0~15_combout ;
wire \Z80|comb~42_combout ;
wire \Z80|asu_i[1]~10_combout ;
wire \Z80|comb~55_combout ;
wire \Z80|reg_f|q1[7]~0_combout ;
wire \Z80|reg_f|q0~16 ;
wire \Z80|reg_f|q0[4]~6_combout ;
wire \Z80|reg_f|q[6]~3 ;
wire \Z80|Mux49~1_combout ;
wire \Z80|loada_pc~0_combout ;
wire \Z80|loada_pc~1_combout ;
wire \Z80|loada_pc~3_combout ;
wire \Z80|reg_pcl|notload~combout ;
wire \Z80|reg_pcl|d[7]~12_combout ;
wire \Z80|reg_pcl|co~2_combout ;
wire \Z80|Mux40~0_combout ;
wire \Z80|Mux40~1_combout ;
wire \Z80|reg_l|qx~15_combout ;
wire \Z80|reg_l|qx~16_combout ;
wire \Z80|reg_l|Mux0~0 ;
wire \Z80|reg_l|Mux0~1 ;
wire \Z80|Mux40~2_combout ;
wire \Z80|asu|co~combout ;
wire \Z80|asu|z[13]~1_combout ;
wire \Z80|asu|z[13]~2_combout ;
wire \Z80|asu|z[13]~3_combout ;
wire \Z80|asu_zero~0_combout ;
wire \Z80|asu_zero~1_combout ;
wire \Z80|asu_zero~2_combout ;
wire \Z80|comb~49_combout ;
wire \Z80|dec_pc~0_combout ;
wire \Z80|reg_pcl|co~4_combout ;
wire \Z80|reg_pcl|co~3_combout ;
wire \Z80|reg_pcl|co~5_combout ;
wire \Z80|reg_pch|d[0]~0_combout ;
wire \Z80|Mux31~0_combout ;
wire \Z80|Mux31~1_combout ;
wire \Z80|Mux31~7_combout ;
wire \Z80|Mux31~8_combout ;
wire \Z80|Mux31~2_combout ;
wire \Z80|Mux31~3_combout ;
wire \Z80|alu|ci~combout ;
wire \Z80|alu|z~9_combout ;
wire \Z80|alu|z~5_combout ;
wire \Z80|alu|z~6_combout ;
wire \Z80|alu|z[0]~7_combout ;
wire \Z80|alu|z[0]~8_combout ;
wire \Z80|Mux31~4_combout ;
wire \Z80|Mux31~5_combout ;
wire \Z80|Mux31~6_combout ;
wire \Z80|Mux31~9_combout ;
wire \Z80|reg_f|q0~3_combout ;
wire \Z80|reg_f|q0~4_combout ;
wire \Z80|alu|co[7]~10_combout ;
wire \Z80|alu|co[7]~11_combout ;
wire \Z80|alu|co[7]~12_combout ;
wire \Z80|alu|co[7]~13_combout ;
wire \Z80|alu|co[7]~14_combout ;
wire \Z80|alu|co[7]~15_combout ;
wire \Z80|alu|co[7]~16_combout ;
wire \Z80|reg_f|q0~5 ;
wire \Z80|reg_f|q[0]~0 ;
wire \Z80|reg_f|q0~22_combout ;
wire \Z80|reg_c|q0~3 ;
wire \Z80|reg_c|q[2]~2 ;
wire \Z80|Mux29~0_combout ;
wire \Z80|Mux29~1_combout ;
wire \Z80|Mux29~7_combout ;
wire \Z80|Mux29~8_combout ;
wire \Z80|alu|z[2]~23_combout ;
wire \Z80|alu|z[2]~26_combout ;
wire \Z80|alu|c~8_combout ;
wire \Z80|alu|z[2]~25_combout ;
wire \Z80|alu|z[2]~27_combout ;
wire \Z80|Mux29~4_combout ;
wire \Z80|Mux29~5_combout ;
wire \Z80|Mux29~2_combout ;
wire \Z80|Mux29~3_combout ;
wire \Z80|Mux29~6_combout ;
wire \Z80|Mux29~9_combout ;
wire \Z80|reg_f|q0~20_combout ;
wire \Z80|reg_f|q0~21_combout ;
wire \Z80|reg_f|q0~23_combout ;
wire \Z80|d_f~25_combout ;
wire \Z80|reg_f|q0~24 ;
wire \Z80|reg_f|q[4]~5_combout ;
wire \Z80|d_f~26_combout ;
wire \Z80|d_f~27_combout ;
wire \Z80|alu|b1~5 ;
wire \Z80|alu|b1~8_combout ;
wire \Z80|alu|b1[2]~9_combout ;
wire \Z80|alu|z[3]~21_combout ;
wire \Z80|alu|z[3]~22_combout ;
wire \Z80|alu|c~7_combout ;
wire \Z80|alu|z~19_combout ;
wire \Z80|alu|z~20_combout ;
wire \Z80|reg_r|d[4]~7_combout ;
wire \Z80|reg_r|q[4]~COMBOUT ;
wire \Z80|Selector3~0_combout ;
wire \Z80|WideXnor0~0_combout ;
wire \Z80|WideXnor0~1_combout ;
wire \Z80|WideXnor0~combout ;
wire \Z80|alu|co[6]~7_combout ;
wire \Z80|alu|co[6]~6_combout ;
wire \Z80|alu|co[6]~8_combout ;
wire \Z80|alu|co[6]~18_combout ;
wire \Z80|alu|co[6]~9_combout ;
wire \Z80|reg_f|q0~10_combout ;
wire \Z80|d_f~18_combout ;
wire \Z80|zs0~1_combout ;
wire \Z80|d_f~19_combout ;
wire \Z80|seq|iff2~1_combout ;
wire \Z80|seq|iff2~regout ;
wire \Z80|reg_f|q0~11_combout ;
wire \Z80|reg_f|q0~12_combout ;
wire \Z80|reg_f|q0~13 ;
wire \Z80|reg_f|q[2]~2 ;
wire \Z80|d_f~17_combout ;
wire \Z80|reg_b|q0~8 ;
wire \Z80|reg_b|q[7]~7 ;
wire \Z80|d_f~28_combout ;
wire \Z80|reg_f|q0~7_combout ;
wire \Z80|reg_f|q0~8_combout ;
wire \Z80|reg_f|q0~9 ;
wire \Z80|reg_f|q[7]~1 ;
wire \Z80|Mux49~0_combout ;
wire \Z80|Mux49~2_combout ;
wire \Z80|tmp2~0_combout ;
wire \Z80|tmp2~1_combout ;
wire \Z80|load_pch~0_combout ;
wire \Z80|reg_pch|notload~combout ;
wire \Z80|reg_pch|d[7]~7_combout ;
wire \Z80|Mux32~1_combout ;
wire \Z80|reg_d|q0~8 ;
wire \Z80|reg_d|q[7]~7 ;
wire \Z80|Mux32~2_combout ;
wire \Z80|Mux32~0_combout ;
wire \Z80|Mux32~3_combout ;
wire \Z80|asu|c[14]~36_combout ;
wire \Z80|reg_h|qx~15_combout ;
wire \Z80|reg_h|qx~16_combout ;
wire \Z80|reg_h|Mux0~0 ;
wire \Z80|reg_h|Mux0~1 ;
wire \Z80|Selector0~0_combout ;
wire \Z80|alu|z[7]~50_combout ;
wire \Z80|alu|z[7]~51 ;
wire \Z80|reg_a|q0~20 ;
wire \Z80|Mux24~2_combout ;
wire \Z80|Mux24~3_combout ;
wire \Z80|Mux24~0_combout ;
wire \Z80|Mux24~1_combout ;
wire \Z80|Mux24~4_combout ;
wire \Z80|Mux24~5_combout ;
wire \Z80|Mux24~6_combout ;
wire \Z80|Mux24~7_combout ;
wire \Z80|Mux24~8_combout ;
wire \Z80|Mux24~9_combout ;
wire \Z80|reg_f|q0~19 ;
wire \Z80|reg_f|q[1]~4 ;
wire \Z80|sub~0_combout ;
wire \Z80|sub~combout ;
wire \Z80|alu|b1~1_combout ;
wire \Z80|alu|b1[7]~2_combout ;
wire \Z80|alu|z~4_combout ;
wire \Z80|reg_r|d[1]~5_combout ;
wire \Z80|reg_r|q[1]~COMBOUT ;
wire \Z80|Selector6~0_combout ;
wire \Z80|alu|a1[1]~0_combout ;
wire \Z80|alu|z[1]~10_combout ;
wire \Z80|reg_a|q0~13 ;
wire \Z80|reg_r|c[0]~0_combout ;
wire \Z80|reg_r|d[2]~6_combout ;
wire \Z80|reg_r|q[2]~COMBOUT ;
wire \Z80|Selector5~0_combout ;
wire \Z80|alu|a1[2]~1_combout ;
wire \Z80|alu|z[2]~24_combout ;
wire \Z80|alu|z[2]~28 ;
wire \Z80|reg_e|q0~3 ;
wire \Z80|reg_e|q[2]~2 ;
wire \Z80|Mux45~0_combout ;
wire \Z80|Mux45~1_combout ;
wire \Z80|Mux45~2_combout ;
wire \Z80|asu|c~16_combout ;
wire \Z80|asu|c~15_combout ;
wire \Z80|reg_adrl|q[2]~COMBOUT ;
wire \Z80|xy3~2_combout ;
wire \Z80|loada_hl~0_combout ;
wire \Z80|asu_i[1]~6_combout ;
wire \Z80|asu_i[1]~7_combout ;
wire \Z80|asu|b1[1]~1_combout ;
wire \Z80|asu|c[0]~0_combout ;
wire \Z80|reg_adrl|q[1]~COMBOUT ;
wire \Z80|i[1]~0 ;
wire \Z80|xy3~combout ;
wire \Z80|comb~32_combout ;
wire \Z80|asu_i[1]~4_combout ;
wire \Z80|asu_i[1]~5_combout ;
wire \Z80|asu|b1[7]~6_combout ;
wire \Z80|asu|c~8_combout ;
wire \Z80|asu|c[6]~10_combout ;
wire \Z80|asu|c[6]~11_combout ;
wire \Z80|reg_adrl|q[7]~COMBOUT ;
wire \Z80|i[7]~2 ;
wire \Z80|comb~22_combout ;
wire \Z80|always1~2_combout ;
wire \Z80|sel_exx~regout ;
wire \Z80|reg_c|q0~4 ;
wire \Z80|reg_c|q[3]~3 ;
wire \Z80|Mux20~0_combout ;
wire \Z80|Mux20~1_combout ;
wire \Z80|Mux20~2_combout ;
wire \Z80|Mux20~3_combout ;
wire \Z80|reg_adrl|q[6]~COMBOUT ;
wire \Z80|seq|Equal14~0_combout ;
wire \Z80|seq|Equal13~0_combout ;
wire \Z80|seq|Equal13~1_combout ;
wire \Z80|seq|ied~0_combout ;
wire \Z80|seq|icb~regout ;
wire \Z80|tmp0~0_combout ;
wire \Z80|tmp0~1_combout ;
wire \Z80|load_c~0_combout ;
wire \Z80|load_c~1_combout ;
wire \Z80|reg_c|q0~8 ;
wire \Z80|reg_c|q[7]~7 ;
wire \Z80|Mux16~0_combout ;
wire \Z80|Mux16~1_combout ;
wire \Z80|Mux16~2_combout ;
wire \Z80|Mux16~3_combout ;
wire \Z80|Mux21~2_combout ;
wire \Z80|Mux21~0_combout ;
wire \Z80|Mux21~1_combout ;
wire \Z80|Mux21~3_combout ;
wire \rd0~regout ;
wire \port40h0~regout ;
wire \always3~0 ;
wire \vrtc[1]~9 ;
wire \vrtc[1]~9COUT1_17 ;
wire \vrtc[2]~7 ;
wire \vrtc[2]~7COUT1_19 ;
wire \vrtc[3]~5 ;
wire \vrtc[3]~5COUT1_21 ;
wire \vrtc[4]~3 ;
wire \vrtc[4]~3COUT1_23 ;
wire \Mux2~0_combout ;
wire \Z80|reg_adrl|q[5]~COMBOUT ;
wire \Z80|seq|Equal15~0_combout ;
wire \Z80|seq|ied~regout ;
wire \Z80|arith16~combout ;
wire \Z80|sel3[0]~0_combout ;
wire \Z80|loadal~combout ;
wire \Z80|reg_l|qx~3_combout ;
wire \Z80|reg_l|qx~4_combout ;
wire \Z80|reg_l|Mux6~0 ;
wire \Z80|reg_l|Mux6~1 ;
wire \Z80|Mux22~0_combout ;
wire \Z80|Mux22~1_combout ;
wire \Z80|Mux22~2_combout ;
wire \Z80|Mux22~3_combout ;
wire \Z80|reg_adrl|q[3]~COMBOUT ;
wire \Z80|i[3]~7 ;
wire \Z80|i_push~0_combout ;
wire \Z80|mw2~0_combout ;
wire \Z80|i_call~0_combout ;
wire \Z80|mw2~1_combout ;
wire \Z80|mw2~3_combout ;
wire \Z80|i_out~combout ;
wire \Z80|i_in~combout ;
wire \Z80|seq|always0~4_combout ;
wire \Z80|i_ldnna~0_combout ;
wire \Z80|comb~41_combout ;
wire \Z80|mw1~0_combout ;
wire \Z80|seq|always0~0_combout ;
wire \Z80|imm2~2_combout ;
wire \Z80|imm2~3_combout ;
wire \Z80|mr2~1_combout ;
wire \Z80|mr2~combout ;
wire \Z80|mr1~0_combout ;
wire \Z80|comb~20_combout ;
wire \Z80|comb~21_combout ;
wire \Z80|mr1~1_combout ;
wire \Z80|seq|always0~1_combout ;
wire \Z80|imm1~2_combout ;
wire \Z80|seq|always0~2_combout ;
wire \Z80|seq|always0~3_combout ;
wire \Z80|seq|always0~5_combout ;
wire \Z80|seq|always0~7_combout ;
wire \Z80|seq|ifd~5_combout ;
wire \Z80|seq|always0~8_combout ;
wire \Z80|seq|always0~9_combout ;
wire \Z80|seq|always0~10_combout ;
wire \Z80|seq|always0~11_combout ;
wire \Z80|seq|always0~12_combout ;
wire \Z80|seq|state~7_combout ;
wire \Z80|seq|always0~13_combout ;
wire \Z80|seq|state~33_combout ;
wire \Z80|seq|state~34_combout ;
wire \Z80|seq|state~13_combout ;
wire \Z80|disp~combout ;
wire \Z80|seq|state~35_combout ;
wire \Z80|seq|state~36_combout ;
wire \Z80|seq|state~37_combout ;
wire \Z80|seq|state~38_combout ;
wire \Z80|seq|state~32_combout ;
wire \Z80|seq|state~39_combout ;
wire \Z80|seq|state~41_combout ;
wire \Z80|seq|state~42_combout ;
wire \Z80|seq|state~43_combout ;
wire \Z80|seq|state~31_combout ;
wire \Z80|sela_tmp3~0_combout ;
wire \Z80|comb~15_combout ;
wire \Z80|sela_hl~1_combout ;
wire \Z80|sela_hl~2_combout ;
wire \Z80|selal[1]~0_combout ;
wire \Z80|Mux19~0_combout ;
wire \Z80|Mux19~1_combout ;
wire \Equal1~5_combout ;
wire \Z80|Mux23~2_combout ;
wire \Z80|Mux23~0_combout ;
wire \Z80|Mux23~1_combout ;
wire \Z80|Mux23~3_combout ;
wire \Z80|reg_adrl|q[0]~COMBOUT ;
wire \Z80|i[0]~4 ;
wire \Z80|selal[2]~6_combout ;
wire \Z80|selal[2]~4_combout ;
wire \Z80|selal[2]~5_combout ;
wire \Z80|selal[2]~7_combout ;
wire \Z80|Mux17~2_combout ;
wire \Z80|Mux17~0_combout ;
wire \Z80|Mux17~1_combout ;
wire \Z80|Mux17~3_combout ;
wire \rtc|Add0~105_combout ;
wire \crtc|Add4~47 ;
wire \crtc|Add4~47COUT1_60 ;
wire \crtc|Add4~42 ;
wire \crtc|Add4~42COUT1_62 ;
wire \crtc|Add4~10_combout ;
wire \crtc|Add4~12COUT1_64 ;
wire \crtc|Add4~17 ;
wire \crtc|Add4~17COUT1_66 ;
wire \crtc|Add4~0_combout ;
wire \crtc|Add4~5_combout ;
wire \crtc|Add4~2 ;
wire \crtc|Add4~7 ;
wire \crtc|Add4~7COUT1_68 ;
wire \crtc|Add4~27 ;
wire \crtc|Add4~27COUT1_70 ;
wire \crtc|Add4~20_combout ;
wire \crtc|Add4~12 ;
wire \crtc|Add4~15_combout ;
wire \crtc|Add4~45_combout ;
wire \crtc|Equal15~1 ;
wire \crtc|Add4~40_combout ;
wire \crtc|burst~2 ;
wire \crtc|Add4~22 ;
wire \crtc|Add4~22COUT1_72 ;
wire \crtc|Add4~32 ;
wire \crtc|Add4~32COUT1_74 ;
wire \crtc|Add4~35_combout ;
wire \crtc|Equal15~0_combout ;
wire \crtc|Add4~30_combout ;
wire \crtc|Add4~25_combout ;
wire \rtc|Add0~0_combout ;
wire \rtc|Add0~2 ;
wire \rtc|Add0~20_combout ;
wire \rtc|Add0~10_combout ;
wire \rtc|Add0~12 ;
wire \rtc|Add0~12COUT1_134 ;
wire \rtc|Add0~5_combout ;
wire \rtc|Add0~7 ;
wire \rtc|Add0~7COUT1_136 ;
wire \rtc|Add0~15_combout ;
wire \rtc|Add0~17 ;
wire \rtc|Add0~17COUT1_138 ;
wire \rtc|Add0~25_combout ;
wire \rtc|Add0~27 ;
wire \rtc|Add0~27COUT1_140 ;
wire \rtc|Add0~30_combout ;
wire \rtc|Add0~32 ;
wire \rtc|Add0~22 ;
wire \rtc|Add0~22COUT1_142 ;
wire \rtc|Add0~35_combout ;
wire \rtc|Add0~37 ;
wire \rtc|Add0~37COUT1_144 ;
wire \rtc|Add0~45_combout ;
wire \rtc|Add0~47 ;
wire \rtc|Add0~47COUT1_146 ;
wire \rtc|Add0~40_combout ;
wire \rtc|Add0~42 ;
wire \rtc|Add0~42COUT1_148 ;
wire \rtc|Add0~50_combout ;
wire \rtc|Add0~52 ;
wire \rtc|Add0~60_combout ;
wire \rtc|Add0~62 ;
wire \rtc|Add0~62COUT1_150 ;
wire \rtc|Add0~65_combout ;
wire \rtc|Add0~67 ;
wire \rtc|Add0~67COUT1_152 ;
wire \rtc|Add0~70_combout ;
wire \rtc|Add0~72 ;
wire \rtc|Add0~72COUT1_154 ;
wire \rtc|Add0~55_combout ;
wire \rtc|Equal5~3 ;
wire \rtc|Equal5~1 ;
wire \rtc|Equal5~2 ;
wire \rtc|Equal5~0 ;
wire \rtc|Equal5~4_combout ;
wire \rtc|Add0~85_combout ;
wire \rtc|Add0~87 ;
wire \rtc|Add0~87COUT1_158 ;
wire \rtc|Add0~80_combout ;
wire \rtc|Add0~57 ;
wire \rtc|Add0~57COUT1_156 ;
wire \rtc|Add0~75_combout ;
wire \rtc|Add0~77 ;
wire \rtc|Add0~82 ;
wire \rtc|Add0~82COUT1_160 ;
wire \rtc|Add0~92 ;
wire \rtc|Add0~92COUT1_162 ;
wire \rtc|Add0~100_combout ;
wire \rtc|Add0~102 ;
wire \rtc|Add0~102COUT1_164 ;
wire \rtc|Add0~95_combout ;
wire \rtc|Add0~97 ;
wire \rtc|Add0~107 ;
wire \rtc|Add0~107COUT1_166 ;
wire \rtc|Add0~110_combout ;
wire \rtc|Equal5~6 ;
wire \rtc|Add0~90_combout ;
wire \rtc|Equal5~5 ;
wire \rtc|Equal5~7_combout ;
wire \Z80|Mux5~0_combout ;
wire \Z80|Mux4~0_combout ;
wire \Z80|Mux4~1 ;
wire \Z80|Mux6~0_combout ;
wire \Z80|Mux6~1 ;
wire \Z80|Mux27~2_combout ;
wire \Z80|Mux27~3_combout ;
wire \Z80|Mux27~0_combout ;
wire \Z80|Mux27~1_combout ;
wire \Z80|Mux27~4_combout ;
wire \Z80|Mux27~5_combout ;
wire \Z80|Mux27~6_combout ;
wire \Z80|Mux27~7_combout ;
wire \Z80|Mux27~8_combout ;
wire \Z80|Mux27~9_combout ;
wire \Z80|Mux3~0_combout ;
wire \Z80|Mux3~1 ;
wire \Z80|Mux1~0_combout ;
wire \Z80|Mux1~1 ;
wire \crtc|Equal1~0_combout ;
wire \Z80|Mux2~0_combout ;
wire \Equal1~4 ;
wire \Z80|seq|comb~2 ;
wire \always6~0_combout ;
wire \Z80|Mux2~1 ;
wire \crtc|Equal1~1_combout ;
wire \crtc|seq[1]~8_combout ;
wire \crtc|seq[1]~0_combout ;
wire \always7~0_combout ;
wire \comb~1_combout ;
wire \crtc|seq[1]~4_combout ;
wire \crtc|seq[0]~5_combout ;
wire \crtc|seq[1]~7_combout ;
wire \crtc|xcurs[6]~0_combout ;
wire \crtc|xcurs[6]~1_combout ;
wire \Z80|Mux5~1 ;
wire \rtc|cclk1~regout ;
wire \cclk~regout ;
wire \cin[3]~2_combout ;
wire \cstb~regout ;
wire \rtc|cstb1~regout ;
wire \rtc|load~0 ;
wire \rtc|c_month|q[0]~11_combout ;
wire \rtc|c_month|Add0~0_combout ;
wire \rtc|always0~0 ;
wire \rtc|sr[9]~1_combout ;
wire \rtc|c_month|q[3]~6_combout ;
wire \rtc|c_month|q~10_combout ;
wire \rtc|c_month|q[2]~12 ;
wire \rtc|c_month|Add0~1_combout ;
wire \rtc|c_month|q[2]~8_combout ;
wire \rtc|c_month|always0~0_combout ;
wire \rtc|c_month|q[0]~4_combout ;
wire \rtc|c_hour0|Add0~2_combout ;
wire \rtc|c_minute1|Add0~1_combout ;
wire \rtc|c_minute0|Add0~1_combout ;
wire \rtc|c_second0|Add0~1_combout ;
wire \rtc|c_second0|q[3]~1_combout ;
wire \rtc|c_second1|Add0~0_combout ;
wire \rtc|c_second0|q~5_combout ;
wire \rtc|c_minute0|q[3]~1_combout ;
wire \rtc|c_minute0|Add0~2_combout ;
wire \rtc|c_second1|co~combout ;
wire \rtc|c_minute0|co~0_combout ;
wire \rtc|c_minute0|Add0~0_combout ;
wire \rtc|c_minute0|q~5_combout ;
wire \rtc|c_hour0|q[0]~0_combout ;
wire \rtc|c_minute1|Add0~0_combout ;
wire \rtc|cy5~0_combout ;
wire \rtc|c_hour1|Add0~0_combout ;
wire \rtc|cy5~combout ;
wire \rtc|c_hour0|q~2_combout ;
wire \rtc|c_hour0|Add0~1_combout ;
wire \rtc|c_hour1|Add0~1_combout ;
wire \rtc|c_hour0|Add0~0_combout ;
wire \rtc|c_day0|q[1]~1_combout ;
wire \rtc|c_day0|Add0~2_combout ;
wire \rtc|c_day0|co~combout ;
wire \rtc|c_day0|q~2_combout ;
wire \rtc|c_day1|Add0~0_combout ;
wire \rtc|c_day1|Add0~1_combout ;
wire \rtc|c_day0|Add0~1_combout ;
wire \rtc|c_day0|Add0~0_combout ;
wire \rtc|cy7~2_combout ;
wire \rtc|cy7~3_combout ;
wire \rtc|cy7~0_combout ;
wire \rtc|cy7~1_combout ;
wire \rtc|cy7~combout ;
wire \rtc|load ;
wire \rtc|c_second1|Add0~1_combout ;
wire \rtc|c_second0|Add0~2_combout ;
wire \rtc|c_second0|Add0~0_combout ;
wire \rtc|c_second0|co~0_combout ;
wire \Mux3~0_combout ;
wire \Z80|reg_adrl|q[4]~COMBOUT ;
wire \Z80|i[4]~6 ;
wire \Z80|Decoder1~12_combout ;
wire \Z80|alu|b1~10_combout ;
wire \Z80|alu|b1[4]~11_combout ;
wire \Z80|Mux0~0_combout ;
wire \Z80|Mux0~1_combout ;
wire \crtc|seq[1]~2_combout ;
wire \crtc|seq[2]~1_combout ;
wire \crtc|lpc[3]~0_combout ;
wire \crtc|Add3~2 ;
wire \crtc|Add3~2COUT1_54 ;
wire \crtc|Add3~7COUT1_56 ;
wire \crtc|Add3~32COUT1_58 ;
wire \crtc|Add3~10_combout ;
wire \crtc|Equal15~2_combout ;
wire \crtc|Equal7~0 ;
wire \crtc|Add3~0_combout ;
wire \crtc|Equal7~1 ;
wire \crtc|Add3~37 ;
wire \crtc|Add3~37COUT1_62 ;
wire \crtc|Add3~22 ;
wire \crtc|Add3~22COUT1_64 ;
wire \crtc|Add3~27 ;
wire \crtc|Add3~27COUT1_66 ;
wire \crtc|Add3~40_combout ;
wire \crtc|Equal7~2_combout ;
wire \crtc|Add3~5_combout ;
wire \crtc|Add3~7 ;
wire \crtc|Add3~30_combout ;
wire \crtc|Add3~32 ;
wire \crtc|Add3~12 ;
wire \crtc|Add3~12COUT1_60 ;
wire \crtc|Add3~17 ;
wire \crtc|Add3~20_combout ;
wire \crtc|Add3~35_combout ;
wire \crtc|Add3~15_combout ;
wire \crtc|vvalid~1 ;
wire \crtc|Add3~25_combout ;
wire \crtc|vvalid~0 ;
wire \crtc|vvalid~2_combout ;
wire \crtc|chcnt[2]~10_combout ;
wire \crtc|Equal0~1_combout ;
wire \crtc|chcnt~4 ;
wire \crtc|chcnt~5_combout ;
wire \crtc|Add2~0_combout ;
wire \crtc|Equal0~0 ;
wire \crtc|Equal0~2 ;
wire \crtc|always2~1_combout ;
wire \crtc|always2~2_combout ;
wire \crtc|Equal16~0_combout ;
wire \crtc|dma_dst_adr[0]~14_combout ;
wire \crtc|dma_dst_adr[0]~3 ;
wire \crtc|dma_dst_adr[0]~3COUT1_22 ;
wire \crtc|dma_dst_adr[1]~5 ;
wire \crtc|dma_dst_adr[1]~5COUT1_24 ;
wire \crtc|dma_dst_adr[2]~7 ;
wire \crtc|dma_dst_adr[2]~7COUT1_26 ;
wire \crtc|state~11_combout ;
wire \crtc|dma_dst_adr[3]~1 ;
wire \crtc|dma_dst_adr[4]~9 ;
wire \crtc|dma_dst_adr[4]~9COUT1_28 ;
wire \crtc|dma_dst_adr[5]~11 ;
wire \crtc|dma_dst_adr[5]~11COUT1_30 ;
wire \crtc|state~12_combout ;
wire \crtc|state~16 ;
wire \crtc|state~13_combout ;
wire \crtc|state.01~regout ;
wire \crtc|always2~3_combout ;
wire \crtc|state.10~regout ;
wire \crtc|state.11~regout ;
wire \crtc|state.00~regout ;
wire \Z80|seq|busack~0 ;
wire \Z80|seq|busack~regout ;
wire \reset2~regout ;
wire \reset~combout ;
wire \Z80|seq|state~10_combout ;
wire \Z80|seq|state~11_combout ;
wire \Z80|seq|state~59_combout ;
wire \Z80|seq|state~12_combout ;
wire \Z80|seq|state~14_combout ;
wire \Z80|seq|state~15_combout ;
wire \Z80|seq|state~16_combout ;
wire \Z80|seq|state~17_combout ;
wire \Z80|seq|state~9_combout ;
wire \Z80|seq|state~6_combout ;
wire \Z80|seq|state~8_combout ;
wire \Z80|seq|state~58_combout ;
wire \Z80|seq|state~18_combout ;
wire \Z80|seq|Equal1~0_combout ;
wire \Z80|i[5]~1 ;
wire \Z80|Decoder1~11_combout ;
wire \Z80|imm1~1_combout ;
wire \Z80|seq|always0~6_combout ;
wire \Z80|seq|state~40_combout ;
wire \Z80|seq|state~45_combout ;
wire \Z80|seq|state~47_combout ;
wire \Z80|seq|state~46_combout ;
wire \Z80|seq|state~48_combout ;
wire \Z80|seq|state~49_combout ;
wire \Z80|seq|state~50_combout ;
wire \Z80|seq|state~53_combout ;
wire \Z80|seq|state~54_combout ;
wire \Z80|seq|state~52_combout ;
wire \Z80|seq|state~55_combout ;
wire \Z80|seq|state~51_combout ;
wire \Z80|seq|state~56_combout ;
wire \Z80|seq|state~23_combout ;
wire \Z80|seq|state~22_combout ;
wire \Z80|seq|state~20_combout ;
wire \Z80|seq|state~21_combout ;
wire \Z80|seq|state~24_combout ;
wire \Z80|seq|state~25_combout ;
wire \Z80|seq|state~26_combout ;
wire \Z80|seq|state~60_combout ;
wire \Z80|seq|state~27_combout ;
wire \Z80|seq|state~28_combout ;
wire \Z80|seq|state~29_combout ;
wire \Z80|seq|Equal3~4_combout ;
wire \Z80|sel_fr~0_combout ;
wire \Z80|Mux7~0_combout ;
wire \comb~0_combout ;
wire \Z80|Mux7~1 ;
wire \w_io_data~24_combout ;
wire \vcoclk~combout ;
wire \crtc|LessThan7~0_combout ;
wire \crtc|dma_src_adr[5]~24_combout ;
wire \crtc|dma_src_adr[5]~25_combout ;
wire \w_o_address~0_combout ;
wire \crtc|dma_src_adr[0]~1 ;
wire \w_o_address~1_combout ;
wire \crtc|dma_src_adr[1]~3 ;
wire \crtc|dma_src_adr[1]~3COUT1_36 ;
wire \w_o_address~2_combout ;
wire \crtc|dma_src_adr[2]~5 ;
wire \crtc|dma_src_adr[2]~5COUT1_38 ;
wire \w_o_address~3_combout ;
wire \crtc|dma_src_adr[3]~7 ;
wire \crtc|dma_src_adr[3]~7COUT1_40 ;
wire \w_o_address~4_combout ;
wire \crtc|dma_src_adr[4]~9 ;
wire \crtc|dma_src_adr[4]~9COUT1_42 ;
wire \w_o_address~5_combout ;
wire \crtc|dma_src_adr[5]~11 ;
wire \w_o_address~6_combout ;
wire \crtc|dma_src_adr[6]~13 ;
wire \crtc|dma_src_adr[6]~13COUT1_44 ;
wire \w_o_address~7_combout ;
wire \Z80|selah[0]~1_combout ;
wire \Z80|Decoder0~9_combout ;
wire \Z80|selah[1]~2_combout ;
wire \Z80|selah[1]~3_combout ;
wire \w_o_address~10_combout ;
wire \w_o_address~11_combout ;
wire \w_o_address~8_combout ;
wire \w_o_address~9_combout ;
wire \w_o_address~12_combout ;
wire \crtc|dma_src_adr[7]~15 ;
wire \crtc|dma_src_adr[7]~15COUT1_46 ;
wire \w_o_address~13_combout ;
wire \crtc|dma_src_adr[8]~17 ;
wire \crtc|dma_src_adr[8]~17COUT1_48 ;
wire \w_o_address~16_combout ;
wire \w_o_address~17_combout ;
wire \w_o_address~14_combout ;
wire \w_o_address~15_combout ;
wire \w_o_address~18_combout ;
wire \w_o_address~19_combout ;
wire \w_o_address~20_combout ;
wire \w_o_address~21_combout ;
wire \w_o_address~22_combout ;
wire \w_o_address~23_combout ;
wire \w_o_address~24_combout ;
wire \crtc|dma_src_adr[9]~19 ;
wire \crtc|dma_src_adr[9]~19COUT1_50 ;
wire \w_o_address~25_combout ;
wire \crtc|dma_src_adr[10]~21 ;
wire \w_o_address~28_combout ;
wire \w_o_address~29_combout ;
wire \w_o_address~26_combout ;
wire \w_o_address~27_combout ;
wire \w_o_address~30_combout ;
wire \w_o_address~31_combout ;
wire \w_o_address~32_combout ;
wire \w_o_address~33_combout ;
wire \w_o_address~34_combout ;
wire \w_o_address~35_combout ;
wire \w_o_address~36_combout ;
wire \w_o_address~39_combout ;
wire \w_o_address~40_combout ;
wire \w_o_address~37_combout ;
wire \w_o_address~38_combout ;
wire \w_o_address~41_combout ;
wire \w_o_address~44_combout ;
wire \w_o_address~45_combout ;
wire \w_o_address~42_combout ;
wire \w_o_address~43_combout ;
wire \w_o_address~46_combout ;
wire \Z80|Mux8~2_combout ;
wire \Z80|Mux8~3_combout ;
wire \Z80|Mux8~0_combout ;
wire \Z80|Mux8~1_combout ;
wire \w_o_address~47_combout ;
wire \w_romram_n_oe~0_combout ;
wire \w_ram_n_we~0_combout ;
wire \Z80|Mux8~4_combout ;
wire \w_ram_n_ce~0_combout ;
wire \crtc|colormode~regout ;
wire \crtc|hvalid~1 ;
wire \crtc|always3~2_combout ;
wire \crtc|rowbuf_adr[0]~0_combout ;
wire \crtc|text_adr[0]~3 ;
wire \crtc|text_adr[0]~3COUT1_21 ;
wire \crtc|text_adr[1]~1 ;
wire \crtc|text_adr[1]~1COUT1_23 ;
wire \crtc|text_adr[2]~11 ;
wire \crtc|text_adr[2]~11COUT1_25 ;
wire \crtc|atr_adr[0]~1 ;
wire \crtc|atr_adr[0]~1COUT1_18 ;
wire \crtc|rowbuf_adr[2]~2_combout ;
wire \crtc|atr_adr[1]~3 ;
wire \crtc|atr_adr[1]~3COUT1_20 ;
wire \crtc|rowbuf_adr[3]~3_combout ;
wire \crtc|atr_adr[2]~5 ;
wire \crtc|atr_adr[2]~5COUT1_22 ;
wire \crtc|text_adr[3]~9 ;
wire \crtc|rowbuf_adr[4]~4_combout ;
wire \crtc|atr_adr[3]~7 ;
wire \crtc|text_adr[4]~7 ;
wire \crtc|text_adr[4]~7COUT1_27 ;
wire \crtc|rowbuf_adr[5]~5_combout ;
wire \crtc|text_adr[5]~5 ;
wire \crtc|text_adr[5]~5COUT1_29 ;
wire \crtc|atr_adr[4]~9 ;
wire \crtc|atr_adr[4]~9COUT1_24 ;
wire \crtc|rowbuf_adr[6]~6_combout ;
wire \w_io_data[2]~25_combout ;
wire \w_io_data[1]~26_combout ;
wire \w_io_data[0]~27_combout ;
wire \w_io_data[3]~28_combout ;
wire \w_io_data[4]~29_combout ;
wire \w_io_data[5]~30_combout ;
wire \w_io_data[6]~31_combout ;
wire \w_io_data[7]~32_combout ;
wire \crtc|Equal11~0_combout ;
wire \crtc|always4~1 ;
wire \crtc|always4~2 ;
wire \crtc|always4~0 ;
wire \crtc|always4~3_combout ;
wire \crtc|always4~4 ;
wire \crtc|always4~5_combout ;
wire \crtc|rowbuf_adr[1]~1_combout ;
wire \crtc|Equal12~1_combout ;
wire \crtc|atr~2_combout ;
wire \crtc|atr0[4]~0_combout ;
wire \crtc|atr[0]~4_combout ;
wire \crtc|atr[6]~12_combout ;
wire \crtc|Equal12~0_combout ;
wire \crtc|width80~regout ;
wire \crtc|always5~0_combout ;
wire \crtc|atr[0]~7 ;
wire \crtc|qrev~regout ;
wire \crtc|Equal19~0_combout ;
wire \crtc|qcurs~1 ;
wire \crtc|qcurs~2_combout ;
wire \crtc|qcurs~0 ;
wire \crtc|ycurs[4]~10_combout ;
wire \crtc|ycurs[4]~11_combout ;
wire \crtc|ycnt[0]~1 ;
wire \crtc|ycnt[0]~1COUT1_16 ;
wire \crtc|ycnt[1]~5 ;
wire \crtc|ycnt[1]~5COUT1_18 ;
wire \crtc|ycnt[2]~3 ;
wire \crtc|ycnt[2]~3COUT1_20 ;
wire \crtc|ycnt[3]~9 ;
wire \crtc|ycnt[3]~9COUT1_22 ;
wire \crtc|qcurs~5_combout ;
wire \crtc|vcnt[4]~15_combout ;
wire \crtc|vcnt[1]~13 ;
wire \crtc|vcnt[1]~13COUT1_22 ;
wire \crtc|vcnt[2]~11 ;
wire \crtc|vcnt[2]~11COUT1_24 ;
wire \crtc|vcnt[3]~9 ;
wire \crtc|vcnt[3]~9COUT1_26 ;
wire \crtc|vcnt[4]~7 ;
wire \crtc|qcurs~4_combout ;
wire \crtc|qcurs~3_combout ;
wire \crtc|qcurs~6_combout ;
wire \crtc|qcurs~regout ;
wire \crtc|vcnt[5]~3 ;
wire \crtc|vcnt[5]~3COUT1_28 ;
wire \crtc|qinh~regout ;
wire \crtc|Mux0~0_combout ;
wire \crtc|Mux0~1_combout ;
wire \crtc|atr~13 ;
wire \crtc|atr~14 ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \crtc|chrline~2_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a6 ;
wire \crtc|chrline~6_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \crtc|chrline~8_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \crtc|Mux1~0_combout ;
wire \crtc|Mux1~1_combout ;
wire \crtc|chrline~12_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \crtc|chrline~17_combout ;
wire \crtc|chrline[2]~5_combout ;
wire \crtc|chrline~16_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a0 ;
wire \crtc|chrline~18_combout ;
wire \crtc|chrline~3_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a2 ;
wire \crtc|chrline~14_combout ;
wire \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a4 ;
wire \crtc|chrline~10_combout ;
wire \crtc|y0~0_combout ;
wire \crtc|y_out[0]~0_combout ;
wire \crtc|y_out[1]~1_combout ;
wire \crtc|LessThan6~0_combout ;
wire \crtc|hvalid~0_combout ;
wire \crtc|LessThan6~1_combout ;
wire \crtc|q0~regout ;
wire \crtc|y_out[2]~2_combout ;
wire \crtc|y_out[3]~3_combout ;
wire \crtc|burst~0 ;
wire \crtc|burst~1_combout ;
wire \crtc|colordata|Decoder1~2_combout ;
wire \crtc|c_out[0]~0 ;
wire \crtc|colordata|Decoder0~0_combout ;
wire \crtc|ctmp~1_combout ;
wire \crtc|comb~0_combout ;
wire \crtc|ctmp~0_combout ;
wire \crtc|colordata|Decoder0~1_combout ;
wire \crtc|colordata|WideOr2~3_combout ;
wire \crtc|colordata|WideOr2~5_combout ;
wire \crtc|colordata|WideOr2~2_combout ;
wire \crtc|c_out[1]~1_combout ;
wire \crtc|colordata|WideOr1~4_combout ;
wire \crtc|colordata|WideOr1~2_combout ;
wire \crtc|c_out[2]~2_combout ;
wire \crtc|colordata|WideOr0~0_combout ;
wire \crtc|c_out[3]~3_combout ;
wire \beep_gate~regout ;
wire \cin[3]~3_combout ;
wire \motor~reg0_regout ;
wire [7:0] \crtc|rowbuf|altsyncram_component|auto_generated|q_a ;
wire [14:0] \crtc|atr_data ;
wire [9:0] \crtc|dotcnt ;
wire [7:0] \Z80|reg_data|q ;
wire [7:0] \Z80|reg_b|q1 ;
wire [7:0] \Z80|seq|inst_reg ;
wire [15:0] \Z80|asu|z ;
wire [7:0] \Z80|alu|z ;
wire [5:0] vrtc;
wire [2:0] \rtc|c_second1|q ;
wire [2:0] \ukp|timing ;
wire [3:0] \crtc|colordata|data ;
wire [7:0] \crtc|chrline ;
wire [7:0] \Z80|reg_h|q1 ;
wire [7:0] \Z80|reg_f|q1 ;
wire [7:0] \Z80|alu|a1 ;
wire [1:0] \Z80|self ;
wire [4:0] waitcount;
wire [7:0] \Z80|reg_e|q0 ;
wire [1:0] \rtc|c_day1|q ;
wire [3:0] \rtc|c_day0|q ;
wire [7:0] \ukp|keyboard|altsyncram_component|auto_generated|q_b ;
wire [4:0] \ukp|clockgen|cnt_a ;
wire [7:0] \ukp|data ;
wire [9:0] \ukp|pc ;
wire [6:0] \crtc|atr0 ;
wire [3:0] \crtc|chcnt ;
wire [6:0] \crtc|dma_dst_adr ;
wire [3:0] \crtc|lpc ;
wire [6:0] \crtc|vcnt ;
wire [4:0] \crtc|ycurs ;
wire [7:0] \Z80|reg_pcl|q ;
wire [7:0] \Z80|reg_pch|q ;
wire [7:0] \Z80|reg_h|q0 ;
wire [7:0] \Z80|reg_f|q0 ;
wire [7:0] \Z80|reg_a|q0 ;
wire [7:0] \Z80|alu|co ;
wire [7:0] input_data;
wire [3:0] \rtc|c_minute0|q ;
wire [7:0] \Z80|reg_l|q0 ;
wire [7:0] \Z80|reg_l|qx ;
wire [7:0] \Z80|reg_d|q0 ;
wire [1:0] \rtc|c_hour1|q ;
wire [3:0] \rtc|c_hour0|q ;
wire [3:0] \rtc|c_second0|q ;
wire [39:0] \rtc|sr ;
wire [1:0] \ukp|clockgen|cnt ;
wire [5:0] \ukp|bitadr ;
wire [7:0] \ukp|w ;
wire [6:0] \crtc|atr ;
wire [8:0] \crtc|hcnt ;
wire [6:0] \crtc|text_adr ;
wire [4:0] \crtc|ycnt ;
wire [7:0] \Z80|reg_i|q ;
wire [7:0] \Z80|reg_sph|q ;
wire [7:0] \Z80|reg_h|qy ;
wire [3:0] \Z80|seq|state ;
wire [7:0] \Z80|asu|b1 ;
wire [2:0] \Z80|asu_i ;
wire [3:0] cin;
wire [2:0] \rtc|c_minute1|q ;
wire [7:0] \Z80|reg_spl|q ;
wire [7:0] \Z80|reg_l|qy ;
wire [7:0] \Z80|reg_e|q1 ;
wire [7:0] \Z80|reg_c|q0 ;
wire [23:0] \rtc|cnt ;
wire [7:0] \ukp|keymap|data ;
wire [3:0] \ukp|tmp ;
wire [2:0] \crtc|color ;
wire [2:0] \crtc|seq ;
wire [7:0] \Z80|reg_r|q ;
wire [6:0] \Z80|reg_pch|c ;
wire [7:0] \Z80|reg_h|qx ;
wire [7:0] \Z80|asu|a1 ;
wire [7:0] \Z80|reg_adrl|q ;
wire [7:0] \Z80|reg_l|q1 ;
wire [7:0] \Z80|reg_d|q1 ;
wire [3:0] \rtc|c_month|q ;
wire [5:0] \ukp|clockgen|cnt_b ;
wire [13:0] \ukp|interval ;
wire [5:0] \crtc|atr_adr ;
wire [11:0] \crtc|dma_src_adr ;
wire [6:0] \crtc|xcurs ;
wire [7:0] \Z80|reg_adrh|q ;
wire [7:0] \Z80|reg_b|q0 ;
wire [7:0] \Z80|reg_a|q1 ;
wire [14:0] \Z80|asu|tor ;
wire [7:0] \Z80|alu|tor ;
wire [3:0] kbd_adr;
wire [7:0] \Z80|reg_c|q1 ;

wire [3:0] \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [7:0] \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [7:0] \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout  = \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  = \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  = \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  = \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];

assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [2] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [1] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [0] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [3] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [4] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [5] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [6] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \crtc|rowbuf|altsyncram_component|auto_generated|q_a [7] = \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];

assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a6  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [1] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [3] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [2] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [0] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [5] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [7] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [6] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \ukp|keyboard|altsyncram_component|auto_generated|q_b [4] = \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];

assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a4  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a2  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a0  = \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

// Location: LC_X50_Y21_N4
cyclone_lcell \ukp|clockgen|Add1~0 (
// Equation(s):
// \ukp|clockgen|Add1~0_combout  = (\ukp|clockgen|cnt_b [3] $ ((\ukp|clockgen|Add1~7 )))
// \ukp|clockgen|Add1~2  = CARRY(((!\ukp|clockgen|Add1~7COUT1_40 ) # (!\ukp|clockgen|cnt_b [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_b [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add1~7 ),
	.cin1(\ukp|clockgen|Add1~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add1~0_combout ),
	.regout(),
	.cout(\ukp|clockgen|Add1~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|Add1~0 .cin0_used = "true";
defparam \ukp|clockgen|Add1~0 .cin1_used = "true";
defparam \ukp|clockgen|Add1~0 .lut_mask = "3c3f";
defparam \ukp|clockgen|Add1~0 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add1~0 .output_mode = "comb_only";
defparam \ukp|clockgen|Add1~0 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add1~0 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N3
cyclone_lcell \ukp|clockgen|Add1~5 (
// Equation(s):
// \ukp|clockgen|Add1~5_combout  = (\ukp|clockgen|cnt_b [2] $ ((!\ukp|clockgen|Add1~12 )))
// \ukp|clockgen|Add1~7  = CARRY(((\ukp|clockgen|cnt_b [2] & !\ukp|clockgen|Add1~12 )))
// \ukp|clockgen|Add1~7COUT1_40  = CARRY(((\ukp|clockgen|cnt_b [2] & !\ukp|clockgen|Add1~12COUT1_38 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_b [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add1~12 ),
	.cin1(\ukp|clockgen|Add1~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add1~7 ),
	.cout1(\ukp|clockgen|Add1~7COUT1_40 ));
// synopsys translate_off
defparam \ukp|clockgen|Add1~5 .cin0_used = "true";
defparam \ukp|clockgen|Add1~5 .cin1_used = "true";
defparam \ukp|clockgen|Add1~5 .lut_mask = "c30c";
defparam \ukp|clockgen|Add1~5 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add1~5 .output_mode = "comb_only";
defparam \ukp|clockgen|Add1~5 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add1~5 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N2
cyclone_lcell \ukp|clockgen|Add1~10 (
// Equation(s):
// \ukp|clockgen|Add1~10_combout  = (\ukp|clockgen|cnt_b [1] $ ((\ukp|clockgen|Add1~17 )))
// \ukp|clockgen|Add1~12  = CARRY(((!\ukp|clockgen|Add1~17 ) # (!\ukp|clockgen|cnt_b [1])))
// \ukp|clockgen|Add1~12COUT1_38  = CARRY(((!\ukp|clockgen|Add1~17COUT1_36 ) # (!\ukp|clockgen|cnt_b [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_b [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add1~17 ),
	.cin1(\ukp|clockgen|Add1~17COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add1~12 ),
	.cout1(\ukp|clockgen|Add1~12COUT1_38 ));
// synopsys translate_off
defparam \ukp|clockgen|Add1~10 .cin0_used = "true";
defparam \ukp|clockgen|Add1~10 .cin1_used = "true";
defparam \ukp|clockgen|Add1~10 .lut_mask = "3c3f";
defparam \ukp|clockgen|Add1~10 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add1~10 .output_mode = "comb_only";
defparam \ukp|clockgen|Add1~10 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add1~10 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N1
cyclone_lcell \ukp|clockgen|Add1~15 (
// Equation(s):
// \ukp|clockgen|Add1~15_combout  = ((!\ukp|clockgen|cnt_b [0]))
// \ukp|clockgen|Add1~17  = CARRY(((\ukp|clockgen|cnt_b [0])))
// \ukp|clockgen|Add1~17COUT1_36  = CARRY(((\ukp|clockgen|cnt_b [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_b [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add1~17 ),
	.cout1(\ukp|clockgen|Add1~17COUT1_36 ));
// synopsys translate_off
defparam \ukp|clockgen|Add1~15 .lut_mask = "33cc";
defparam \ukp|clockgen|Add1~15 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add1~15 .output_mode = "comb_only";
defparam \ukp|clockgen|Add1~15 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add1~15 .sum_lutc_input = "datac";
defparam \ukp|clockgen|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N5
cyclone_lcell \ukp|clockgen|Add1~20 (
// Equation(s):
// \ukp|clockgen|Add1~20_combout  = \ukp|clockgen|cnt_b [4] $ ((((!\ukp|clockgen|Add1~2 ))))
// \ukp|clockgen|Add1~22  = CARRY((\ukp|clockgen|cnt_b [4] & ((!\ukp|clockgen|Add1~2 ))))
// \ukp|clockgen|Add1~22COUT1_42  = CARRY((\ukp|clockgen|cnt_b [4] & ((!\ukp|clockgen|Add1~2 ))))

	.clk(gnd),
	.dataa(\ukp|clockgen|cnt_b [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|clockgen|Add1~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add1~22 ),
	.cout1(\ukp|clockgen|Add1~22COUT1_42 ));
// synopsys translate_off
defparam \ukp|clockgen|Add1~20 .cin_used = "true";
defparam \ukp|clockgen|Add1~20 .lut_mask = "a50a";
defparam \ukp|clockgen|Add1~20 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add1~20 .output_mode = "comb_only";
defparam \ukp|clockgen|Add1~20 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add1~20 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N6
cyclone_lcell \ukp|clockgen|Add1~25 (
// Equation(s):
// \ukp|clockgen|Add1~25_combout  = \ukp|clockgen|cnt_b [5] $ (((((!\ukp|clockgen|Add1~2  & \ukp|clockgen|Add1~22 ) # (\ukp|clockgen|Add1~2  & \ukp|clockgen|Add1~22COUT1_42 )))))

	.clk(gnd),
	.dataa(\ukp|clockgen|cnt_b [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|clockgen|Add1~2 ),
	.cin0(\ukp|clockgen|Add1~22 ),
	.cin1(\ukp|clockgen|Add1~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|Add1~25 .cin0_used = "true";
defparam \ukp|clockgen|Add1~25 .cin1_used = "true";
defparam \ukp|clockgen|Add1~25 .cin_used = "true";
defparam \ukp|clockgen|Add1~25 .lut_mask = "5a5a";
defparam \ukp|clockgen|Add1~25 .operation_mode = "normal";
defparam \ukp|clockgen|Add1~25 .output_mode = "comb_only";
defparam \ukp|clockgen|Add1~25 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add1~25 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X49_Y21_N5
cyclone_lcell \ukp|clockgen|carry_b (
// Equation(s):
// \ukp|clockgen|carry_b~regout  = DFFEAS((\ukp|clockgen|cnt_b [4] & (((\ukp|clockgen|cnt_b [5] & \ukp|clockgen|Equal1~0 )))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(\ukp|clockgen|cnt_b [4]),
	.datab(vcc),
	.datac(\ukp|clockgen|cnt_b [5]),
	.datad(\ukp|clockgen|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|carry_b~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|carry_b .lut_mask = "a000";
defparam \ukp|clockgen|carry_b .operation_mode = "normal";
defparam \ukp|clockgen|carry_b .output_mode = "reg_only";
defparam \ukp|clockgen|carry_b .register_cascade_mode = "off";
defparam \ukp|clockgen|carry_b .sum_lutc_input = "datac";
defparam \ukp|clockgen|carry_b .synch_mode = "off";
// synopsys translate_on

// Location: LC_X49_Y21_N7
cyclone_lcell \ukp|clockgen|cnt_b[3] (
// Equation(s):
// \ukp|clockgen|cnt_b [3] = DFFEAS((\ukp|clockgen|Add1~0_combout  & (((!\ukp|clockgen|Equal1~0 ) # (!\ukp|clockgen|cnt_b [5])) # (!\ukp|clockgen|cnt_b [4]))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(\ukp|clockgen|cnt_b [4]),
	.datab(\ukp|clockgen|cnt_b [5]),
	.datac(\ukp|clockgen|Equal1~0 ),
	.datad(\ukp|clockgen|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_b [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_b[3] .lut_mask = "7f00";
defparam \ukp|clockgen|cnt_b[3] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_b[3] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_b[3] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_b[3] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_b[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N8
cyclone_lcell \ukp|clockgen|cnt_b[1] (
// Equation(s):
// \ukp|clockgen|cnt_b [1] = DFFEAS(GND, GLOBAL(\vcoclk~combout ), VCC, , , \ukp|clockgen|Add1~10_combout , , , VCC)

	.clk(\vcoclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|clockgen|Add1~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_b [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_b[1] .lut_mask = "0000";
defparam \ukp|clockgen|cnt_b[1] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_b[1] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_b[1] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_b[1] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_b[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X50_Y21_N0
cyclone_lcell \ukp|clockgen|cnt_b[0] (
// Equation(s):
// \ukp|clockgen|cnt_b [0] = DFFEAS((\ukp|clockgen|Add1~15_combout  & (((!\ukp|clockgen|Equal1~0 ) # (!\ukp|clockgen|cnt_b [5])) # (!\ukp|clockgen|cnt_b [4]))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(\ukp|clockgen|cnt_b [4]),
	.datab(\ukp|clockgen|cnt_b [5]),
	.datac(\ukp|clockgen|Equal1~0 ),
	.datad(\ukp|clockgen|Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_b [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_b[0] .lut_mask = "7f00";
defparam \ukp|clockgen|cnt_b[0] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_b[0] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_b[0] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_b[0] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_b[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X49_Y21_N9
cyclone_lcell \ukp|clockgen|cnt_b[2] (
// Equation(s):
// \ukp|clockgen|Equal1~0  = (\ukp|clockgen|cnt_b [3] & (!\ukp|clockgen|cnt_b [0] & (!KB1_cnt_b[2] & !\ukp|clockgen|cnt_b [1])))
// \ukp|clockgen|cnt_b [2] = DFFEAS(\ukp|clockgen|Equal1~0 , GLOBAL(\vcoclk~combout ), VCC, , , \ukp|clockgen|Add1~5_combout , , , VCC)

	.clk(\vcoclk~combout ),
	.dataa(\ukp|clockgen|cnt_b [3]),
	.datab(\ukp|clockgen|cnt_b [0]),
	.datac(\ukp|clockgen|Add1~5_combout ),
	.datad(\ukp|clockgen|cnt_b [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Equal1~0 ),
	.regout(\ukp|clockgen|cnt_b [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_b[2] .lut_mask = "0002";
defparam \ukp|clockgen|cnt_b[2] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_b[2] .output_mode = "reg_and_comb";
defparam \ukp|clockgen|cnt_b[2] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_b[2] .sum_lutc_input = "qfbk";
defparam \ukp|clockgen|cnt_b[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X50_Y21_N7
cyclone_lcell \ukp|clockgen|cnt_b[4] (
// Equation(s):
// \ukp|clockgen|cnt_b [4] = DFFEAS((\ukp|clockgen|Add1~20_combout  & (((!\ukp|clockgen|cnt_b [5]) # (!\ukp|clockgen|Equal1~0 )) # (!\ukp|clockgen|cnt_b [4]))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(\ukp|clockgen|cnt_b [4]),
	.datab(\ukp|clockgen|Equal1~0 ),
	.datac(\ukp|clockgen|cnt_b [5]),
	.datad(\ukp|clockgen|Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_b [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_b[4] .lut_mask = "7f00";
defparam \ukp|clockgen|cnt_b[4] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_b[4] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_b[4] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_b[4] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_b[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X50_Y21_N9
cyclone_lcell \ukp|clockgen|cnt_b[5] (
// Equation(s):
// \ukp|clockgen|cnt_b [5] = DFFEAS((\ukp|clockgen|Add1~25_combout  & (((!\ukp|clockgen|cnt_b [5]) # (!\ukp|clockgen|Equal1~0 )) # (!\ukp|clockgen|cnt_b [4]))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(\ukp|clockgen|cnt_b [4]),
	.datab(\ukp|clockgen|Equal1~0 ),
	.datac(\ukp|clockgen|cnt_b [5]),
	.datad(\ukp|clockgen|Add1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_b [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_b[5] .lut_mask = "7f00";
defparam \ukp|clockgen|cnt_b[5] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_b[5] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_b[5] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_b[5] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_b[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \usb_dp~I (
	.datain(\ukp|p~regout ),
	.oe(\ukp|g~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\usb_dp~0 ),
	.regout(),
	.padio(usb_dp));
// synopsys translate_off
defparam \usb_dp~I .input_async_reset = "none";
defparam \usb_dp~I .input_power_up = "low";
defparam \usb_dp~I .input_register_mode = "none";
defparam \usb_dp~I .input_sync_reset = "none";
defparam \usb_dp~I .oe_async_reset = "none";
defparam \usb_dp~I .oe_power_up = "low";
defparam \usb_dp~I .oe_register_mode = "none";
defparam \usb_dp~I .oe_sync_reset = "none";
defparam \usb_dp~I .operation_mode = "bidir";
defparam \usb_dp~I .output_async_reset = "none";
defparam \usb_dp~I .output_power_up = "low";
defparam \usb_dp~I .output_register_mode = "none";
defparam \usb_dp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_216,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \usb_dm~I (
	.datain(\ukp|m~regout ),
	.oe(\ukp|g~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\usb_dm~0 ),
	.regout(),
	.padio(usb_dm));
// synopsys translate_off
defparam \usb_dm~I .input_async_reset = "none";
defparam \usb_dm~I .input_power_up = "low";
defparam \usb_dm~I .input_register_mode = "none";
defparam \usb_dm~I .input_sync_reset = "none";
defparam \usb_dm~I .oe_async_reset = "none";
defparam \usb_dm~I .oe_power_up = "low";
defparam \usb_dm~I .oe_register_mode = "none";
defparam \usb_dm~I .oe_sync_reset = "none";
defparam \usb_dm~I .operation_mode = "bidir";
defparam \usb_dm~I .output_async_reset = "none";
defparam \usb_dm~I .output_power_up = "low";
defparam \usb_dm~I .output_register_mode = "none";
defparam \usb_dm~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X26_Y8_N5
cyclone_lcell \ukp|clockgen|Add0~5 (
// Equation(s):
// \ukp|clockgen|Add0~5_combout  = ((!\ukp|clockgen|cnt_a [0]))
// \ukp|clockgen|Add0~7  = CARRY(((\ukp|clockgen|cnt_a [0])))
// \ukp|clockgen|Add0~7COUT1_31  = CARRY(((\ukp|clockgen|cnt_a [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add0~7 ),
	.cout1(\ukp|clockgen|Add0~7COUT1_31 ));
// synopsys translate_off
defparam \ukp|clockgen|Add0~5 .lut_mask = "33cc";
defparam \ukp|clockgen|Add0~5 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add0~5 .output_mode = "comb_only";
defparam \ukp|clockgen|Add0~5 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add0~5 .sum_lutc_input = "datac";
defparam \ukp|clockgen|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N6
cyclone_lcell \ukp|clockgen|Add0~10 (
// Equation(s):
// \ukp|clockgen|Add0~10_combout  = \ukp|clockgen|cnt_a [1] $ ((((\ukp|clockgen|Add0~7 ))))
// \ukp|clockgen|Add0~12  = CARRY(((!\ukp|clockgen|Add0~7 )) # (!\ukp|clockgen|cnt_a [1]))
// \ukp|clockgen|Add0~12COUT1_33  = CARRY(((!\ukp|clockgen|Add0~7COUT1_31 )) # (!\ukp|clockgen|cnt_a [1]))

	.clk(gnd),
	.dataa(\ukp|clockgen|cnt_a [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add0~7 ),
	.cin1(\ukp|clockgen|Add0~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add0~12 ),
	.cout1(\ukp|clockgen|Add0~12COUT1_33 ));
// synopsys translate_off
defparam \ukp|clockgen|Add0~10 .cin0_used = "true";
defparam \ukp|clockgen|Add0~10 .cin1_used = "true";
defparam \ukp|clockgen|Add0~10 .lut_mask = "5a5f";
defparam \ukp|clockgen|Add0~10 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add0~10 .output_mode = "comb_only";
defparam \ukp|clockgen|Add0~10 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add0~10 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N7
cyclone_lcell \ukp|clockgen|Add0~15 (
// Equation(s):
// \ukp|clockgen|Add0~15_combout  = (\ukp|clockgen|cnt_a [2] $ ((!\ukp|clockgen|Add0~12 )))
// \ukp|clockgen|Add0~17  = CARRY(((\ukp|clockgen|cnt_a [2] & !\ukp|clockgen|Add0~12 )))
// \ukp|clockgen|Add0~17COUT1_35  = CARRY(((\ukp|clockgen|cnt_a [2] & !\ukp|clockgen|Add0~12COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add0~12 ),
	.cin1(\ukp|clockgen|Add0~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add0~17 ),
	.cout1(\ukp|clockgen|Add0~17COUT1_35 ));
// synopsys translate_off
defparam \ukp|clockgen|Add0~15 .cin0_used = "true";
defparam \ukp|clockgen|Add0~15 .cin1_used = "true";
defparam \ukp|clockgen|Add0~15 .lut_mask = "c30c";
defparam \ukp|clockgen|Add0~15 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add0~15 .output_mode = "comb_only";
defparam \ukp|clockgen|Add0~15 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add0~15 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N8
cyclone_lcell \ukp|clockgen|Add0~20 (
// Equation(s):
// \ukp|clockgen|Add0~20_combout  = (\ukp|clockgen|cnt_a [3] $ ((\ukp|clockgen|Add0~17 )))
// \ukp|clockgen|Add0~22  = CARRY(((!\ukp|clockgen|Add0~17 ) # (!\ukp|clockgen|cnt_a [3])))
// \ukp|clockgen|Add0~22COUT1_37  = CARRY(((!\ukp|clockgen|Add0~17COUT1_35 ) # (!\ukp|clockgen|cnt_a [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add0~17 ),
	.cin1(\ukp|clockgen|Add0~17COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|clockgen|Add0~22 ),
	.cout1(\ukp|clockgen|Add0~22COUT1_37 ));
// synopsys translate_off
defparam \ukp|clockgen|Add0~20 .cin0_used = "true";
defparam \ukp|clockgen|Add0~20 .cin1_used = "true";
defparam \ukp|clockgen|Add0~20 .lut_mask = "3c3f";
defparam \ukp|clockgen|Add0~20 .operation_mode = "arithmetic";
defparam \ukp|clockgen|Add0~20 .output_mode = "comb_only";
defparam \ukp|clockgen|Add0~20 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add0~20 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N3
cyclone_lcell \ukp|clockgen|cnt_a[3] (
// Equation(s):
// \ukp|clockgen|cnt_a [3] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , , \ukp|clockgen|Add0~20_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|clockgen|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_a[3] .lut_mask = "0000";
defparam \ukp|clockgen|cnt_a[3] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_a[3] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_a[3] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_a[3] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_a[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y8_N9
cyclone_lcell \ukp|clockgen|Add0~0 (
// Equation(s):
// \ukp|clockgen|Add0~0_combout  = ((\ukp|clockgen|Add0~22  $ (!\ukp|clockgen|cnt_a [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|clockgen|cnt_a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|clockgen|Add0~22 ),
	.cin1(\ukp|clockgen|Add0~22COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|Add0~0 .cin0_used = "true";
defparam \ukp|clockgen|Add0~0 .cin1_used = "true";
defparam \ukp|clockgen|Add0~0 .lut_mask = "f00f";
defparam \ukp|clockgen|Add0~0 .operation_mode = "normal";
defparam \ukp|clockgen|Add0~0 .output_mode = "comb_only";
defparam \ukp|clockgen|Add0~0 .register_cascade_mode = "off";
defparam \ukp|clockgen|Add0~0 .sum_lutc_input = "cin";
defparam \ukp|clockgen|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N0
cyclone_lcell \ukp|clockgen|cnt_a[4] (
// Equation(s):
// \ukp|clockgen|cnt_a [4] = DFFEAS((!\ukp|clockgen|Equal0~1  & (((\ukp|clockgen|Add0~0_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|clockgen|Equal0~1 ),
	.datab(vcc),
	.datac(\ukp|clockgen|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_a[4] .lut_mask = "5050";
defparam \ukp|clockgen|cnt_a[4] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_a[4] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_a[4] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_a[4] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N1
cyclone_lcell \ukp|clockgen|cnt_a[1] (
// Equation(s):
// \ukp|clockgen|Equal0~0  = ((!\ukp|clockgen|cnt_a [0] & (!KB1_cnt_a[1])))
// \ukp|clockgen|cnt_a [1] = DFFEAS(\ukp|clockgen|Equal0~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \ukp|clockgen|Add0~10_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\ukp|clockgen|cnt_a [0]),
	.datac(\ukp|clockgen|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Equal0~0 ),
	.regout(\ukp|clockgen|cnt_a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_a[1] .lut_mask = "0303";
defparam \ukp|clockgen|cnt_a[1] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_a[1] .output_mode = "reg_and_comb";
defparam \ukp|clockgen|cnt_a[1] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_a[1] .sum_lutc_input = "qfbk";
defparam \ukp|clockgen|cnt_a[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y8_N2
cyclone_lcell \ukp|clockgen|carry_a (
// Equation(s):
// \ukp|clockgen|Equal0~1  = (!\ukp|clockgen|cnt_a [2] & (\ukp|clockgen|cnt_a [4] & (!\ukp|clockgen|cnt_a [3] & \ukp|clockgen|Equal0~0 )))
// \ukp|clockgen|carry_a~regout  = DFFEAS(\ukp|clockgen|Equal0~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|clockgen|cnt_a [2]),
	.datab(\ukp|clockgen|cnt_a [4]),
	.datac(\ukp|clockgen|cnt_a [3]),
	.datad(\ukp|clockgen|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|Equal0~1 ),
	.regout(\ukp|clockgen|carry_a~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|carry_a .lut_mask = "0400";
defparam \ukp|clockgen|carry_a .operation_mode = "normal";
defparam \ukp|clockgen|carry_a .output_mode = "reg_and_comb";
defparam \ukp|clockgen|carry_a .register_cascade_mode = "off";
defparam \ukp|clockgen|carry_a .sum_lutc_input = "datac";
defparam \ukp|clockgen|carry_a .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N4
cyclone_lcell \ukp|clockgen|cnt_a[0] (
// Equation(s):
// \ukp|clockgen|cnt_a [0] = DFFEAS((((!\ukp|clockgen|Equal0~1  & \ukp|clockgen|Add0~5_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|clockgen|Equal0~1 ),
	.datad(\ukp|clockgen|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_a[0] .lut_mask = "0f00";
defparam \ukp|clockgen|cnt_a[0] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_a[0] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_a[0] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_a[0] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y8_N9
cyclone_lcell \ukp|clockgen|cnt_a[2] (
// Equation(s):
// \ukp|clockgen|cnt_a [2] = DFFEAS((((\ukp|clockgen|Add0~15_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|clockgen|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt_a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt_a[2] .lut_mask = "ff00";
defparam \ukp|clockgen|cnt_a[2] .operation_mode = "normal";
defparam \ukp|clockgen|cnt_a[2] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt_a[2] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt_a[2] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt_a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y17_N2
cyclone_lcell \ukp|clockgen|phase_b~0 (
// Equation(s):
// \ukp|clockgen|phase_b~0_regout  = DFFEAS(VCC, \ukp|clockgen|carry_b~regout , !GLOBAL(\ukp|clockgen|ph_sync~combout ), , , , , , )

	.clk(\ukp|clockgen|carry_b~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\ukp|clockgen|ph_sync~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|phase_b~0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|phase_b~0 .lut_mask = "ffff";
defparam \ukp|clockgen|phase_b~0 .operation_mode = "normal";
defparam \ukp|clockgen|phase_b~0 .output_mode = "reg_only";
defparam \ukp|clockgen|phase_b~0 .register_cascade_mode = "off";
defparam \ukp|clockgen|phase_b~0 .sum_lutc_input = "datac";
defparam \ukp|clockgen|phase_b~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y17_N5
cyclone_lcell \ukp|clockgen|ph_sync (
// Equation(s):
// \ukp|clockgen|ph_sync~combout  = (((\ukp|clockgen|phase_b~0_regout  & \ukp|clockgen|phase_a~0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|clockgen|phase_b~0_regout ),
	.datad(\ukp|clockgen|phase_a~0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|ph_sync~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|ph_sync .lut_mask = "f000";
defparam \ukp|clockgen|ph_sync .operation_mode = "normal";
defparam \ukp|clockgen|ph_sync .output_mode = "comb_only";
defparam \ukp|clockgen|ph_sync .register_cascade_mode = "off";
defparam \ukp|clockgen|ph_sync .sum_lutc_input = "datac";
defparam \ukp|clockgen|ph_sync .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y17_N3
cyclone_lcell \ukp|clockgen|phase_a~0 (
// Equation(s):
// \ukp|clockgen|phase_a~0_regout  = DFFEAS(VCC, \ukp|clockgen|carry_a~regout , !GLOBAL(\ukp|clockgen|ph_sync~combout ), , , , , , )

	.clk(\ukp|clockgen|carry_a~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\ukp|clockgen|ph_sync~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|phase_a~0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|phase_a~0 .lut_mask = "ffff";
defparam \ukp|clockgen|phase_a~0 .operation_mode = "normal";
defparam \ukp|clockgen|phase_a~0 .output_mode = "reg_only";
defparam \ukp|clockgen|phase_a~0 .register_cascade_mode = "off";
defparam \ukp|clockgen|phase_a~0 .sum_lutc_input = "datac";
defparam \ukp|clockgen|phase_a~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y17_N6
cyclone_lcell \ukp|clockgen|vtune~0 (
// Equation(s):
// \ukp|clockgen|vtune~0_combout  = ((\ukp|clockgen|phase_a~0_regout ) # ((\ukp|clockgen|phase_b~0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|clockgen|phase_a~0_regout ),
	.datac(\ukp|clockgen|phase_b~0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|clockgen|vtune~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|vtune~0 .lut_mask = "fcfc";
defparam \ukp|clockgen|vtune~0 .operation_mode = "normal";
defparam \ukp|clockgen|vtune~0 .output_mode = "comb_only";
defparam \ukp|clockgen|vtune~0 .register_cascade_mode = "off";
defparam \ukp|clockgen|vtune~0 .sum_lutc_input = "datac";
defparam \ukp|clockgen|vtune~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \usbclk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\usbclk~combout ),
	.regout(),
	.padio(usbclk));
// synopsys translate_off
defparam \usbclk~I .input_async_reset = "none";
defparam \usbclk~I .input_power_up = "low";
defparam \usbclk~I .input_register_mode = "none";
defparam \usbclk~I .input_sync_reset = "none";
defparam \usbclk~I .oe_async_reset = "none";
defparam \usbclk~I .oe_power_up = "low";
defparam \usbclk~I .oe_register_mode = "none";
defparam \usbclk~I .oe_sync_reset = "none";
defparam \usbclk~I .operation_mode = "input";
defparam \usbclk~I .output_async_reset = "none";
defparam \usbclk~I .output_power_up = "low";
defparam \usbclk~I .output_register_mode = "none";
defparam \usbclk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X27_Y21_N7
cyclone_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y16_N0
cyclone_lcell \ukp|pc[0] (
// Equation(s):
// \ukp|pc [0] = DFFEAS(((!\ukp|pc [0])), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \~GND~combout , , , \ukp|branch~combout )
// \ukp|pc[0]~1  = CARRY(((\ukp|pc [0])))
// \ukp|pc[0]~1COUT1_30  = CARRY(((\ukp|pc [0])))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|pc [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [0]),
	.cout(),
	.cout0(\ukp|pc[0]~1 ),
	.cout1(\ukp|pc[0]~1COUT1_30 ));
// synopsys translate_off
defparam \ukp|pc[0] .lut_mask = "33cc";
defparam \ukp|pc[0] .operation_mode = "arithmetic";
defparam \ukp|pc[0] .output_mode = "reg_only";
defparam \ukp|pc[0] .register_cascade_mode = "off";
defparam \ukp|pc[0] .sum_lutc_input = "datac";
defparam \ukp|pc[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N1
cyclone_lcell \ukp|pc[1] (
// Equation(s):
// \ukp|pc [1] = DFFEAS(\ukp|pc [1] $ ((((\ukp|pc[0]~1 )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \~GND~combout , , , \ukp|branch~combout )
// \ukp|pc[1]~3  = CARRY(((!\ukp|pc[0]~1 )) # (!\ukp|pc [1]))
// \ukp|pc[1]~3COUT1_32  = CARRY(((!\ukp|pc[0]~1COUT1_30 )) # (!\ukp|pc [1]))

	.clk(\usbclk~combout ),
	.dataa(\ukp|pc [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(gnd),
	.cin0(\ukp|pc[0]~1 ),
	.cin1(\ukp|pc[0]~1COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [1]),
	.cout(),
	.cout0(\ukp|pc[1]~3 ),
	.cout1(\ukp|pc[1]~3COUT1_32 ));
// synopsys translate_off
defparam \ukp|pc[1] .cin0_used = "true";
defparam \ukp|pc[1] .cin1_used = "true";
defparam \ukp|pc[1] .lut_mask = "5a5f";
defparam \ukp|pc[1] .operation_mode = "arithmetic";
defparam \ukp|pc[1] .output_mode = "reg_only";
defparam \ukp|pc[1] .register_cascade_mode = "off";
defparam \ukp|pc[1] .sum_lutc_input = "cin";
defparam \ukp|pc[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y17_N6
cyclone_lcell \ukp|state.S_B1 (
// Equation(s):
// \ukp|state.S_B1~regout  = DFFEAS((\ukp|state.S_B1~regout  & (((!\ukp|inst_ready~regout )))) # (!\ukp|state.S_B1~regout  & (((\ukp|state.S_B0~regout  & \ukp|inst_ready~regout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_B1~regout ),
	.datab(vcc),
	.datac(\ukp|state.S_B0~regout ),
	.datad(\ukp|inst_ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|state.S_B1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_B1 .lut_mask = "50aa";
defparam \ukp|state.S_B1 .operation_mode = "normal";
defparam \ukp|state.S_B1 .output_mode = "reg_only";
defparam \ukp|state.S_B1 .register_cascade_mode = "off";
defparam \ukp|state.S_B1 .sum_lutc_input = "datac";
defparam \ukp|state.S_B1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N7
cyclone_lcell \ukp|state.S_LDI0~0 (
// Equation(s):
// \ukp|state.S_LDI0~0_combout  = ((\ukp|state.S_LDI0~regout  & ((!\ukp|inst_ready~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|state.S_LDI0~regout ),
	.datac(vcc),
	.datad(\ukp|inst_ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|state.S_LDI0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_LDI0~0 .lut_mask = "00cc";
defparam \ukp|state.S_LDI0~0 .operation_mode = "normal";
defparam \ukp|state.S_LDI0~0 .output_mode = "comb_only";
defparam \ukp|state.S_LDI0~0 .register_cascade_mode = "off";
defparam \ukp|state.S_LDI0~0 .sum_lutc_input = "datac";
defparam \ukp|state.S_LDI0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y18_N6
cyclone_lcell \ukp|tmp[1] (
// Equation(s):
// \ukp|tmp [1] = DFFEAS((((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|state~14_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|state~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|tmp[1] .lut_mask = "ff00";
defparam \ukp|tmp[1] .operation_mode = "normal";
defparam \ukp|tmp[1] .output_mode = "reg_only";
defparam \ukp|tmp[1] .register_cascade_mode = "off";
defparam \ukp|tmp[1] .sum_lutc_input = "datac";
defparam \ukp|tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y16_N2
cyclone_lcell \ukp|pc[2] (
// Equation(s):
// \ukp|pc [2] = DFFEAS(\ukp|pc [2] $ ((((!\ukp|pc[1]~3 )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|tmp [0], , , \ukp|branch~combout )
// \ukp|pc[2]~5  = CARRY((\ukp|pc [2] & ((!\ukp|pc[1]~3 ))))
// \ukp|pc[2]~5COUT1_34  = CARRY((\ukp|pc [2] & ((!\ukp|pc[1]~3COUT1_32 ))))

	.clk(\usbclk~combout ),
	.dataa(\ukp|pc [2]),
	.datab(vcc),
	.datac(\ukp|tmp [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(gnd),
	.cin0(\ukp|pc[1]~3 ),
	.cin1(\ukp|pc[1]~3COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [2]),
	.cout(),
	.cout0(\ukp|pc[2]~5 ),
	.cout1(\ukp|pc[2]~5COUT1_34 ));
// synopsys translate_off
defparam \ukp|pc[2] .cin0_used = "true";
defparam \ukp|pc[2] .cin1_used = "true";
defparam \ukp|pc[2] .lut_mask = "a50a";
defparam \ukp|pc[2] .operation_mode = "arithmetic";
defparam \ukp|pc[2] .output_mode = "reg_only";
defparam \ukp|pc[2] .register_cascade_mode = "off";
defparam \ukp|pc[2] .sum_lutc_input = "cin";
defparam \ukp|pc[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N3
cyclone_lcell \ukp|pc[3] (
// Equation(s):
// \ukp|pc [3] = DFFEAS((\ukp|pc [3] $ ((\ukp|pc[2]~5 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|tmp [1], , , \ukp|branch~combout )
// \ukp|pc[3]~7  = CARRY(((!\ukp|pc[2]~5 ) # (!\ukp|pc [3])))
// \ukp|pc[3]~7COUT1_36  = CARRY(((!\ukp|pc[2]~5COUT1_34 ) # (!\ukp|pc [3])))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|pc [3]),
	.datac(\ukp|tmp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(gnd),
	.cin0(\ukp|pc[2]~5 ),
	.cin1(\ukp|pc[2]~5COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [3]),
	.cout(),
	.cout0(\ukp|pc[3]~7 ),
	.cout1(\ukp|pc[3]~7COUT1_36 ));
// synopsys translate_off
defparam \ukp|pc[3] .cin0_used = "true";
defparam \ukp|pc[3] .cin1_used = "true";
defparam \ukp|pc[3] .lut_mask = "3c3f";
defparam \ukp|pc[3] .operation_mode = "arithmetic";
defparam \ukp|pc[3] .output_mode = "reg_only";
defparam \ukp|pc[3] .register_cascade_mode = "off";
defparam \ukp|pc[3] .sum_lutc_input = "cin";
defparam \ukp|pc[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y18_N5
cyclone_lcell \ukp|tmp[3] (
// Equation(s):
// \ukp|tmp [3] = DFFEAS((((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|state~14_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|state~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|tmp[3] .lut_mask = "ff00";
defparam \ukp|tmp[3] .operation_mode = "normal";
defparam \ukp|tmp[3] .output_mode = "reg_only";
defparam \ukp|tmp[3] .register_cascade_mode = "off";
defparam \ukp|tmp[3] .sum_lutc_input = "datac";
defparam \ukp|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y16_N4
cyclone_lcell \ukp|pc[4] (
// Equation(s):
// \ukp|pc [4] = DFFEAS((\ukp|pc [4] $ ((!\ukp|pc[3]~7 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|tmp [2], , , \ukp|branch~combout )
// \ukp|pc[4]~9  = CARRY(((\ukp|pc [4] & !\ukp|pc[3]~7COUT1_36 )))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|pc [4]),
	.datac(\ukp|tmp [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(gnd),
	.cin0(\ukp|pc[3]~7 ),
	.cin1(\ukp|pc[3]~7COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [4]),
	.cout(\ukp|pc[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|pc[4] .cin0_used = "true";
defparam \ukp|pc[4] .cin1_used = "true";
defparam \ukp|pc[4] .lut_mask = "c30c";
defparam \ukp|pc[4] .operation_mode = "arithmetic";
defparam \ukp|pc[4] .output_mode = "reg_only";
defparam \ukp|pc[4] .register_cascade_mode = "off";
defparam \ukp|pc[4] .sum_lutc_input = "cin";
defparam \ukp|pc[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N5
cyclone_lcell \ukp|pc[5] (
// Equation(s):
// \ukp|pc [5] = DFFEAS((\ukp|pc [5] $ ((\ukp|pc[4]~9 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|tmp [3], , , \ukp|branch~combout )
// \ukp|pc[5]~11  = CARRY(((!\ukp|pc[4]~9 ) # (!\ukp|pc [5])))
// \ukp|pc[5]~11COUT1_38  = CARRY(((!\ukp|pc[4]~9 ) # (!\ukp|pc [5])))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|pc [5]),
	.datac(\ukp|tmp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(\ukp|pc[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [5]),
	.cout(),
	.cout0(\ukp|pc[5]~11 ),
	.cout1(\ukp|pc[5]~11COUT1_38 ));
// synopsys translate_off
defparam \ukp|pc[5] .cin_used = "true";
defparam \ukp|pc[5] .lut_mask = "3c3f";
defparam \ukp|pc[5] .operation_mode = "arithmetic";
defparam \ukp|pc[5] .output_mode = "reg_only";
defparam \ukp|pc[5] .register_cascade_mode = "off";
defparam \ukp|pc[5] .sum_lutc_input = "cin";
defparam \ukp|pc[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N6
cyclone_lcell \ukp|pc[6] (
// Equation(s):
// \ukp|pc [6] = DFFEAS(\ukp|pc [6] $ ((((!(!\ukp|pc[4]~9  & \ukp|pc[5]~11 ) # (\ukp|pc[4]~9  & \ukp|pc[5]~11COUT1_38 ))))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 , , , 
// \ukp|branch~combout )
// \ukp|pc[6]~13  = CARRY((\ukp|pc [6] & ((!\ukp|pc[5]~11 ))))
// \ukp|pc[6]~13COUT1_40  = CARRY((\ukp|pc [6] & ((!\ukp|pc[5]~11COUT1_38 ))))

	.clk(\usbclk~combout ),
	.dataa(\ukp|pc [6]),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(\ukp|pc[4]~9 ),
	.cin0(\ukp|pc[5]~11 ),
	.cin1(\ukp|pc[5]~11COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [6]),
	.cout(),
	.cout0(\ukp|pc[6]~13 ),
	.cout1(\ukp|pc[6]~13COUT1_40 ));
// synopsys translate_off
defparam \ukp|pc[6] .cin0_used = "true";
defparam \ukp|pc[6] .cin1_used = "true";
defparam \ukp|pc[6] .cin_used = "true";
defparam \ukp|pc[6] .lut_mask = "a50a";
defparam \ukp|pc[6] .operation_mode = "arithmetic";
defparam \ukp|pc[6] .output_mode = "reg_only";
defparam \ukp|pc[6] .register_cascade_mode = "off";
defparam \ukp|pc[6] .sum_lutc_input = "cin";
defparam \ukp|pc[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N7
cyclone_lcell \ukp|pc[7] (
// Equation(s):
// \ukp|pc [7] = DFFEAS(\ukp|pc [7] $ (((((!\ukp|pc[4]~9  & \ukp|pc[6]~13 ) # (\ukp|pc[4]~9  & \ukp|pc[6]~13COUT1_40 ))))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 , , , 
// \ukp|branch~combout )
// \ukp|pc[7]~15  = CARRY(((!\ukp|pc[6]~13 )) # (!\ukp|pc [7]))
// \ukp|pc[7]~15COUT1_42  = CARRY(((!\ukp|pc[6]~13COUT1_40 )) # (!\ukp|pc [7]))

	.clk(\usbclk~combout ),
	.dataa(\ukp|pc [7]),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(\ukp|pc[4]~9 ),
	.cin0(\ukp|pc[6]~13 ),
	.cin1(\ukp|pc[6]~13COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [7]),
	.cout(),
	.cout0(\ukp|pc[7]~15 ),
	.cout1(\ukp|pc[7]~15COUT1_42 ));
// synopsys translate_off
defparam \ukp|pc[7] .cin0_used = "true";
defparam \ukp|pc[7] .cin1_used = "true";
defparam \ukp|pc[7] .cin_used = "true";
defparam \ukp|pc[7] .lut_mask = "5a5f";
defparam \ukp|pc[7] .operation_mode = "arithmetic";
defparam \ukp|pc[7] .output_mode = "reg_only";
defparam \ukp|pc[7] .register_cascade_mode = "off";
defparam \ukp|pc[7] .sum_lutc_input = "cin";
defparam \ukp|pc[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N8
cyclone_lcell \ukp|pc[8] (
// Equation(s):
// \ukp|pc [8] = DFFEAS((\ukp|pc [8] $ ((!(!\ukp|pc[4]~9  & \ukp|pc[7]~15 ) # (\ukp|pc[4]~9  & \ukp|pc[7]~15COUT1_42 )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout , , , 
// \ukp|branch~combout )
// \ukp|pc[8]~17  = CARRY(((\ukp|pc [8] & !\ukp|pc[7]~15 )))
// \ukp|pc[8]~17COUT1_44  = CARRY(((\ukp|pc [8] & !\ukp|pc[7]~15COUT1_42 )))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|pc [8]),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(\ukp|pc[4]~9 ),
	.cin0(\ukp|pc[7]~15 ),
	.cin1(\ukp|pc[7]~15COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [8]),
	.cout(),
	.cout0(\ukp|pc[8]~17 ),
	.cout1(\ukp|pc[8]~17COUT1_44 ));
// synopsys translate_off
defparam \ukp|pc[8] .cin0_used = "true";
defparam \ukp|pc[8] .cin1_used = "true";
defparam \ukp|pc[8] .cin_used = "true";
defparam \ukp|pc[8] .lut_mask = "c30c";
defparam \ukp|pc[8] .operation_mode = "arithmetic";
defparam \ukp|pc[8] .output_mode = "reg_only";
defparam \ukp|pc[8] .register_cascade_mode = "off";
defparam \ukp|pc[8] .sum_lutc_input = "cin";
defparam \ukp|pc[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y16_N9
cyclone_lcell \ukp|pc[9] (
// Equation(s):
// \ukp|pc [9] = DFFEAS(\ukp|pc [9] $ (((((!\ukp|pc[4]~9  & \ukp|pc[8]~17 ) # (\ukp|pc[4]~9  & \ukp|pc[8]~17COUT1_44 ))))), GLOBAL(\usbclk~combout ), VCC, , \ukp|inst_ready~0_combout , \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 , , , 
// \ukp|branch~combout )

	.clk(\usbclk~combout ),
	.dataa(\ukp|pc [9]),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ukp|branch~combout ),
	.ena(\ukp|inst_ready~0_combout ),
	.cin(\ukp|pc[4]~9 ),
	.cin0(\ukp|pc[8]~17 ),
	.cin1(\ukp|pc[8]~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|pc [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|pc[9] .cin0_used = "true";
defparam \ukp|pc[9] .cin1_used = "true";
defparam \ukp|pc[9] .cin_used = "true";
defparam \ukp|pc[9] .lut_mask = "5a5a";
defparam \ukp|pc[9] .operation_mode = "normal";
defparam \ukp|pc[9] .output_mode = "reg_only";
defparam \ukp|pc[9] .register_cascade_mode = "off";
defparam \ukp|pc[9] .sum_lutc_input = "cin";
defparam \ukp|pc[9] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X19_Y17
cyclone_ram_block \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\usbclk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\ukp|pc [9],\ukp|pc [8],\ukp|pc [7],\ukp|pc [6],\ukp|pc [5],\ukp|pc [4],\ukp|pc [3],\ukp|pc [2],\ukp|pc [1],\ukp|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .init_file = "PC8001.pc80010.rtl.mif";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated|ALTSYNCRAM";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 4;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E004300E004D9911555995995595959500A64E60200240078104D991195599959559595955999559555959595B04ED99116A200000E00;
defparam \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h43D9911555995995595959593AD2EDD200240078104D991199995595959595955999559555959595009AE962002400078104D9911595595599599599995959595959595959595959595959595959595959595959559595595595959595559595555959595991199995595959595955955999555959595BD99115559959955959595C4AC7EC3200240078104D991195955959595959595999559555959595008FE8B2002478104D9911595595599999559995959595959595959595959595959595959595959595959559595995595959595559595555959595991195955959595959595955999555959595B02ED9911B824D09EB0A4101EB00324002286B0064;
// synopsys translate_on

// Location: LC_X18_Y18_N2
cyclone_lcell \ukp|tmp[2] (
// Equation(s):
// \ukp|tmp [2] = DFFEAS(GND, GLOBAL(\usbclk~combout ), VCC, , \ukp|state~14_combout , \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|state~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|tmp[2] .lut_mask = "0000";
defparam \ukp|tmp[2] .operation_mode = "normal";
defparam \ukp|tmp[2] .output_mode = "reg_only";
defparam \ukp|tmp[2] .register_cascade_mode = "off";
defparam \ukp|tmp[2] .sum_lutc_input = "datac";
defparam \ukp|tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y18_N1
cyclone_lcell \ukp|m (
// Equation(s):
// \ukp|m~0  = (((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 )))
// \ukp|m~regout  = DFFEAS(\ukp|m~0 , GLOBAL(\usbclk~combout ), VCC, , \ukp|p~1_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|p~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|m~0 ),
	.regout(\ukp|m~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|m .lut_mask = "0f00";
defparam \ukp|m .operation_mode = "normal";
defparam \ukp|m .output_mode = "reg_and_comb";
defparam \ukp|m .register_cascade_mode = "off";
defparam \ukp|m .sum_lutc_input = "datac";
defparam \ukp|m .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N2
cyclone_lcell \ukp|timing[0] (
// Equation(s):
// \ukp|timing [0] = DFFEAS((!\ukp|timing [0] & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ) # (!\ukp|m~0 )) # (!\ukp|always0~1_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|always0~1_combout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\ukp|m~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|timing [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|timing[0] .lut_mask = "5155";
defparam \ukp|timing[0] .operation_mode = "normal";
defparam \ukp|timing[0] .output_mode = "reg_only";
defparam \ukp|timing[0] .register_cascade_mode = "off";
defparam \ukp|timing[0] .sum_lutc_input = "datac";
defparam \ukp|timing[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N5
cyclone_lcell \ukp|always0~2 (
// Equation(s):
// \ukp|always0~2_combout  = (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & \ukp|always0~1_combout )))

	.clk(gnd),
	.dataa(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|always0~2 .lut_mask = "0400";
defparam \ukp|always0~2 .operation_mode = "normal";
defparam \ukp|always0~2 .output_mode = "comb_only";
defparam \ukp|always0~2 .register_cascade_mode = "off";
defparam \ukp|always0~2 .sum_lutc_input = "datac";
defparam \ukp|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N9
cyclone_lcell \ukp|timing[1] (
// Equation(s):
// \ukp|timing [1] = DFFEAS(((!\ukp|always0~2_combout  & (\ukp|timing [1] $ (\ukp|timing [0])))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|timing [1]),
	.datab(\ukp|timing [0]),
	.datac(vcc),
	.datad(\ukp|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|timing [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|timing[1] .lut_mask = "0066";
defparam \ukp|timing[1] .operation_mode = "normal";
defparam \ukp|timing[1] .output_mode = "reg_only";
defparam \ukp|timing[1] .register_cascade_mode = "off";
defparam \ukp|timing[1] .sum_lutc_input = "datac";
defparam \ukp|timing[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N3
cyclone_lcell \ukp|timing[2] (
// Equation(s):
// \ukp|timing [2] = DFFEAS((!\ukp|always0~2_combout  & (\ukp|timing [2] $ (((\ukp|timing [1] & \ukp|timing [0]))))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|timing [1]),
	.datab(\ukp|timing [2]),
	.datac(\ukp|timing [0]),
	.datad(\ukp|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|timing [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|timing[2] .lut_mask = "006c";
defparam \ukp|timing[2] .operation_mode = "normal";
defparam \ukp|timing[2] .output_mode = "reg_only";
defparam \ukp|timing[2] .register_cascade_mode = "off";
defparam \ukp|timing[2] .sum_lutc_input = "datac";
defparam \ukp|timing[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N2
cyclone_lcell \ukp|p~0 (
// Equation(s):
// \ukp|p~0_combout  = (!\ukp|timing [2] & (!\ukp|timing [0] & (!\ukp|timing [1])))

	.clk(gnd),
	.dataa(\ukp|timing [2]),
	.datab(\ukp|timing [0]),
	.datac(\ukp|timing [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|p~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|p~0 .lut_mask = "0101";
defparam \ukp|p~0 .operation_mode = "normal";
defparam \ukp|p~0 .output_mode = "comb_only";
defparam \ukp|p~0 .register_cascade_mode = "off";
defparam \ukp|p~0 .sum_lutc_input = "datac";
defparam \ukp|p~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N8
cyclone_lcell \ukp|always0~0 (
// Equation(s):
// \ukp|always0~0_combout  = (\ukp|inst_ready~regout  & (((!\ukp|state.000~regout ))))

	.clk(gnd),
	.dataa(\ukp|inst_ready~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|state.000~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|always0~0 .lut_mask = "00aa";
defparam \ukp|always0~0 .operation_mode = "normal";
defparam \ukp|always0~0 .output_mode = "comb_only";
defparam \ukp|always0~0 .register_cascade_mode = "off";
defparam \ukp|always0~0 .sum_lutc_input = "datac";
defparam \ukp|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N7
cyclone_lcell \ukp|p~1 (
// Equation(s):
// \ukp|p~1_combout  = (\ukp|p~0_combout  & (\ukp|always0~0_combout  & (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.clk(gnd),
	.dataa(\ukp|p~0_combout ),
	.datab(\ukp|always0~0_combout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|p~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|p~1 .lut_mask = "0800";
defparam \ukp|p~1 .operation_mode = "normal";
defparam \ukp|p~1 .output_mode = "comb_only";
defparam \ukp|p~1 .register_cascade_mode = "off";
defparam \ukp|p~1 .sum_lutc_input = "datac";
defparam \ukp|p~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N4
cyclone_lcell \ukp|p (
// Equation(s):
// \ukp|Equal9~1  = ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 )))
// \ukp|p~regout  = DFFEAS(\ukp|Equal9~1 , GLOBAL(\usbclk~combout ), VCC, , \ukp|p~1_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|p~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal9~1 ),
	.regout(\ukp|p~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|p .lut_mask = "0c0c";
defparam \ukp|p .operation_mode = "normal";
defparam \ukp|p .output_mode = "reg_and_comb";
defparam \ukp|p .register_cascade_mode = "off";
defparam \ukp|p .sum_lutc_input = "datac";
defparam \ukp|p .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N3
cyclone_lcell \ukp|state.S_LDI0 (
// Equation(s):
// \ukp|state.S_LDI0~regout  = DFFEAS((\ukp|state.S_LDI0~0_combout ) # ((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & (\ukp|Equal9~1  & \ukp|state.S_LDI0~2_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_LDI0~0_combout ),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\ukp|Equal9~1 ),
	.datad(\ukp|state.S_LDI0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|state.S_LDI0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_LDI0 .lut_mask = "baaa";
defparam \ukp|state.S_LDI0 .operation_mode = "normal";
defparam \ukp|state.S_LDI0 .output_mode = "reg_only";
defparam \ukp|state.S_LDI0 .register_cascade_mode = "off";
defparam \ukp|state.S_LDI0 .sum_lutc_input = "datac";
defparam \ukp|state.S_LDI0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N0
cyclone_lcell \ukp|state.S_LDI1 (
// Equation(s):
// \ukp|state.S_LDI1~regout  = DFFEAS((\ukp|state.S_LDI1~regout  & (((!\ukp|inst_ready~regout )))) # (!\ukp|state.S_LDI1~regout  & (\ukp|state.S_LDI0~regout  & (\ukp|inst_ready~regout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_LDI0~regout ),
	.datab(\ukp|state.S_LDI1~regout ),
	.datac(\ukp|inst_ready~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|state.S_LDI1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_LDI1 .lut_mask = "2c2c";
defparam \ukp|state.S_LDI1 .operation_mode = "normal";
defparam \ukp|state.S_LDI1 .output_mode = "reg_only";
defparam \ukp|state.S_LDI1 .register_cascade_mode = "off";
defparam \ukp|state.S_LDI1 .sum_lutc_input = "datac";
defparam \ukp|state.S_LDI1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N5
cyclone_lcell \ukp|state.S_LDI0~1 (
// Equation(s):
// \ukp|state.S_LDI0~1_combout  = ((!\ukp|state.S_LDI1~regout  & (!\ukp|state.S_B0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|state.S_LDI1~regout ),
	.datac(\ukp|state.S_B0~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|state.S_LDI0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_LDI0~1 .lut_mask = "0303";
defparam \ukp|state.S_LDI0~1 .operation_mode = "normal";
defparam \ukp|state.S_LDI0~1 .output_mode = "comb_only";
defparam \ukp|state.S_LDI0~1 .register_cascade_mode = "off";
defparam \ukp|state.S_LDI0~1 .sum_lutc_input = "datac";
defparam \ukp|state.S_LDI0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N2
cyclone_lcell \ukp|state.S_LDI0~2 (
// Equation(s):
// \ukp|state.S_LDI0~2_combout  = (!\ukp|state.S_B1~regout  & (\ukp|state.S_LDI0~1_combout  & (\ukp|always0~1_combout  & !\ukp|state.S_LDI0~regout )))

	.clk(gnd),
	.dataa(\ukp|state.S_B1~regout ),
	.datab(\ukp|state.S_LDI0~1_combout ),
	.datac(\ukp|always0~1_combout ),
	.datad(\ukp|state.S_LDI0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|state.S_LDI0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_LDI0~2 .lut_mask = "0040";
defparam \ukp|state.S_LDI0~2 .operation_mode = "normal";
defparam \ukp|state.S_LDI0~2 .output_mode = "comb_only";
defparam \ukp|state.S_LDI0~2 .register_cascade_mode = "off";
defparam \ukp|state.S_LDI0~2 .sum_lutc_input = "datac";
defparam \ukp|state.S_LDI0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N9
cyclone_lcell \ukp|state.S_B0 (
// Equation(s):
// \ukp|state.S_B0~regout  = DFFEAS((\ukp|state.S_B0~regout  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & \ukp|state.S_LDI0~2_combout )) # (!\ukp|inst_ready~regout ))) # (!\ukp|state.S_B0~regout  & 
// (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & (\ukp|state.S_LDI0~2_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_B0~regout ),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\ukp|state.S_LDI0~2_combout ),
	.datad(\ukp|inst_ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|state.S_B0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.S_B0 .lut_mask = "c0ea";
defparam \ukp|state.S_B0 .operation_mode = "normal";
defparam \ukp|state.S_B0 .output_mode = "reg_only";
defparam \ukp|state.S_B0 .register_cascade_mode = "off";
defparam \ukp|state.S_B0 .sum_lutc_input = "datac";
defparam \ukp|state.S_B0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N8
cyclone_lcell \ukp|state~14 (
// Equation(s):
// \ukp|state~14_combout  = (((\ukp|state.S_B0~regout  & \ukp|inst_ready~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|state.S_B0~regout ),
	.datad(\ukp|inst_ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state~14 .lut_mask = "f000";
defparam \ukp|state~14 .operation_mode = "normal";
defparam \ukp|state~14 .output_mode = "comb_only";
defparam \ukp|state~14 .register_cascade_mode = "off";
defparam \ukp|state~14 .sum_lutc_input = "datac";
defparam \ukp|state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y18_N4
cyclone_lcell \ukp|tmp[0] (
// Equation(s):
// \ukp|tmp [0] = DFFEAS((((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|state~14_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|state~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|tmp[0] .lut_mask = "ff00";
defparam \ukp|tmp[0] .operation_mode = "normal";
defparam \ukp|tmp[0] .output_mode = "reg_only";
defparam \ukp|tmp[0] .register_cascade_mode = "off";
defparam \ukp|tmp[0] .sum_lutc_input = "datac";
defparam \ukp|tmp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N7
cyclone_lcell \ukp|state.000~1 (
// Equation(s):
// \ukp|state.000~1_combout  = (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ) # ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & 
// !\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ))))

	.clk(gnd),
	.dataa(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|state.000~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.000~1 .lut_mask = "00ae";
defparam \ukp|state.000~1 .operation_mode = "normal";
defparam \ukp|state.000~1 .output_mode = "comb_only";
defparam \ukp|state.000~1 .register_cascade_mode = "off";
defparam \ukp|state.000~1 .sum_lutc_input = "datac";
defparam \ukp|state.000~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N3
cyclone_lcell \ukp|state.000~0 (
// Equation(s):
// \ukp|state.000~0_combout  = ((!\ukp|state.S_LDI1~regout  & (!\ukp|state.S_B1~regout  & \ukp|inst_ready~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|state.S_LDI1~regout ),
	.datac(\ukp|state.S_B1~regout ),
	.datad(\ukp|inst_ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|state.000~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.000~0 .lut_mask = "0300";
defparam \ukp|state.000~0 .operation_mode = "normal";
defparam \ukp|state.000~0 .output_mode = "comb_only";
defparam \ukp|state.000~0 .register_cascade_mode = "off";
defparam \ukp|state.000~0 .sum_lutc_input = "datac";
defparam \ukp|state.000~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N6
cyclone_lcell \ukp|state.000 (
// Equation(s):
// \ukp|state.000~regout  = DFFEAS((\ukp|state.000~regout  & (((\ukp|state.000~0_combout ) # (!\ukp|inst_ready~regout )))) # (!\ukp|state.000~regout  & (\ukp|state.000~1_combout  & ((\ukp|state.000~0_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.000~1_combout ),
	.datab(\ukp|state.000~regout ),
	.datac(\ukp|inst_ready~regout ),
	.datad(\ukp|state.000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|state.000~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|state.000 .lut_mask = "ee0c";
defparam \ukp|state.000 .operation_mode = "normal";
defparam \ukp|state.000 .output_mode = "reg_only";
defparam \ukp|state.000 .register_cascade_mode = "off";
defparam \ukp|state.000 .sum_lutc_input = "datac";
defparam \ukp|state.000 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N7
cyclone_lcell \ukp|comb~1 (
// Equation(s):
// \ukp|comb~1_combout  = ((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & \usb_dm~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\usb_dm~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~1 .lut_mask = "3000";
defparam \ukp|comb~1 .operation_mode = "normal";
defparam \ukp|comb~1 .output_mode = "comb_only";
defparam \ukp|comb~1 .register_cascade_mode = "off";
defparam \ukp|comb~1 .sum_lutc_input = "datac";
defparam \ukp|comb~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N8
cyclone_lcell \ukp|comb~2 (
// Equation(s):
// \ukp|comb~2_combout  = (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & ((\ukp|comb~1_combout ) # ((!\ukp|p~0_combout  & \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.clk(gnd),
	.dataa(\ukp|p~0_combout ),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\ukp|comb~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~2 .lut_mask = "0f04";
defparam \ukp|comb~2 .operation_mode = "normal";
defparam \ukp|comb~2 .output_mode = "comb_only";
defparam \ukp|comb~2 .register_cascade_mode = "off";
defparam \ukp|comb~2 .sum_lutc_input = "datac";
defparam \ukp|comb~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N3
cyclone_lcell \ukp|sample~0 (
// Equation(s):
// \ukp|sample~0_combout  = (!\ukp|timing [1] & (\ukp|timing [0] & (!\ukp|timing [2])))

	.clk(gnd),
	.dataa(\ukp|timing [1]),
	.datab(\ukp|timing [0]),
	.datac(\ukp|timing [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|sample~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|sample~0 .lut_mask = "0404";
defparam \ukp|sample~0 .operation_mode = "normal";
defparam \ukp|sample~0 .output_mode = "comb_only";
defparam \ukp|sample~0 .register_cascade_mode = "off";
defparam \ukp|sample~0 .sum_lutc_input = "datac";
defparam \ukp|sample~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N0
cyclone_lcell \ukp|Add0~0 (
// Equation(s):
// \ukp|Add0~0_combout  = (!\ukp|w [0])
// \ukp|Add0~2  = CARRY((\ukp|w [0]))
// \ukp|Add0~2COUT1_48  = CARRY((\ukp|w [0]))

	.clk(gnd),
	.dataa(\ukp|w [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add0~2 ),
	.cout1(\ukp|Add0~2COUT1_48 ));
// synopsys translate_off
defparam \ukp|Add0~0 .lut_mask = "55aa";
defparam \ukp|Add0~0 .operation_mode = "arithmetic";
defparam \ukp|Add0~0 .output_mode = "comb_only";
defparam \ukp|Add0~0 .register_cascade_mode = "off";
defparam \ukp|Add0~0 .sum_lutc_input = "datac";
defparam \ukp|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N0
cyclone_lcell \ukp|always0~3 (
// Equation(s):
// \ukp|always0~3_combout  = (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & (((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & (\ukp|sample~0_combout  & 
// (\ukp|inst_ready~regout  & \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.clk(gnd),
	.dataa(\ukp|sample~0_combout ),
	.datab(\ukp|inst_ready~regout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|always0~3 .lut_mask = "08f0";
defparam \ukp|always0~3 .operation_mode = "normal";
defparam \ukp|always0~3 .output_mode = "comb_only";
defparam \ukp|always0~3 .register_cascade_mode = "off";
defparam \ukp|always0~3 .sum_lutc_input = "datac";
defparam \ukp|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N1
cyclone_lcell \ukp|w[0]~1 (
// Equation(s):
// \ukp|w[0]~1_combout  = (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & (!\ukp|state.000~regout  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & \ukp|always0~3_combout )))

	.clk(gnd),
	.dataa(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ukp|state.000~regout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|w[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[0]~1 .lut_mask = "2000";
defparam \ukp|w[0]~1 .operation_mode = "normal";
defparam \ukp|w[0]~1 .output_mode = "comb_only";
defparam \ukp|w[0]~1 .register_cascade_mode = "off";
defparam \ukp|w[0]~1 .sum_lutc_input = "datac";
defparam \ukp|w[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N2
cyclone_lcell \ukp|w[0]~2 (
// Equation(s):
// \ukp|w[0]~2_combout  = (\ukp|inst_ready~regout  & ((\ukp|state.S_LDI0~regout ) # ((\ukp|w[0]~1_combout ))))

	.clk(gnd),
	.dataa(\ukp|state.S_LDI0~regout ),
	.datab(\ukp|inst_ready~regout ),
	.datac(vcc),
	.datad(\ukp|w[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|w[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[0]~2 .lut_mask = "cc88";
defparam \ukp|w[0]~2 .operation_mode = "normal";
defparam \ukp|w[0]~2 .output_mode = "comb_only";
defparam \ukp|w[0]~2 .register_cascade_mode = "off";
defparam \ukp|w[0]~2 .sum_lutc_input = "datac";
defparam \ukp|w[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N9
cyclone_lcell \ukp|w[0] (
// Equation(s):
// \ukp|w [0] = DFFEAS((\ukp|state.S_LDI0~regout  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 )))) # (!\ukp|state.S_LDI0~regout  & (((\ukp|Add0~0_combout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[0]~2_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_LDI0~regout ),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[0] .lut_mask = "f5a0";
defparam \ukp|w[0] .operation_mode = "normal";
defparam \ukp|w[0] .output_mode = "reg_only";
defparam \ukp|w[0] .register_cascade_mode = "off";
defparam \ukp|w[0] .sum_lutc_input = "datac";
defparam \ukp|w[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N1
cyclone_lcell \ukp|Add0~5 (
// Equation(s):
// \ukp|Add0~5_combout  = \ukp|w [1] $ ((((!\ukp|Add0~2 ))))
// \ukp|Add0~7  = CARRY((!\ukp|w [1] & ((!\ukp|Add0~2 ))))
// \ukp|Add0~7COUT1_50  = CARRY((!\ukp|w [1] & ((!\ukp|Add0~2COUT1_48 ))))

	.clk(gnd),
	.dataa(\ukp|w [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|Add0~2 ),
	.cin1(\ukp|Add0~2COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add0~7 ),
	.cout1(\ukp|Add0~7COUT1_50 ));
// synopsys translate_off
defparam \ukp|Add0~5 .cin0_used = "true";
defparam \ukp|Add0~5 .cin1_used = "true";
defparam \ukp|Add0~5 .lut_mask = "a505";
defparam \ukp|Add0~5 .operation_mode = "arithmetic";
defparam \ukp|Add0~5 .output_mode = "comb_only";
defparam \ukp|Add0~5 .register_cascade_mode = "off";
defparam \ukp|Add0~5 .sum_lutc_input = "cin";
defparam \ukp|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N8
cyclone_lcell \ukp|w[1] (
// Equation(s):
// \ukp|w [1] = DFFEAS((\ukp|state.S_LDI0~regout  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 )))) # (!\ukp|state.S_LDI0~regout  & (((\ukp|Add0~5_combout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[0]~2_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_LDI0~regout ),
	.datab(vcc),
	.datac(\ukp|Add0~5_combout ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[1] .lut_mask = "fa50";
defparam \ukp|w[1] .operation_mode = "normal";
defparam \ukp|w[1] .output_mode = "reg_only";
defparam \ukp|w[1] .register_cascade_mode = "off";
defparam \ukp|w[1] .sum_lutc_input = "datac";
defparam \ukp|w[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N2
cyclone_lcell \ukp|Add0~30 (
// Equation(s):
// \ukp|Add0~30_combout  = (\ukp|w [2] $ ((\ukp|Add0~7 )))
// \ukp|Add0~32  = CARRY(((\ukp|w [2]) # (!\ukp|Add0~7 )))
// \ukp|Add0~32COUT1_52  = CARRY(((\ukp|w [2]) # (!\ukp|Add0~7COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|w [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|Add0~7 ),
	.cin1(\ukp|Add0~7COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add0~32 ),
	.cout1(\ukp|Add0~32COUT1_52 ));
// synopsys translate_off
defparam \ukp|Add0~30 .cin0_used = "true";
defparam \ukp|Add0~30 .cin1_used = "true";
defparam \ukp|Add0~30 .lut_mask = "3ccf";
defparam \ukp|Add0~30 .operation_mode = "arithmetic";
defparam \ukp|Add0~30 .output_mode = "comb_only";
defparam \ukp|Add0~30 .register_cascade_mode = "off";
defparam \ukp|Add0~30 .sum_lutc_input = "cin";
defparam \ukp|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N6
cyclone_lcell \ukp|w[2] (
// Equation(s):
// \ukp|w [2] = DFFEAS((\ukp|state.S_LDI0~regout  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\ukp|state.S_LDI0~regout  & (((\ukp|Add0~30_combout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[0]~2_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_LDI0~regout ),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\ukp|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[2] .lut_mask = "f5a0";
defparam \ukp|w[2] .operation_mode = "normal";
defparam \ukp|w[2] .output_mode = "reg_only";
defparam \ukp|w[2] .register_cascade_mode = "off";
defparam \ukp|w[2] .sum_lutc_input = "datac";
defparam \ukp|w[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N3
cyclone_lcell \ukp|Add0~35 (
// Equation(s):
// \ukp|Add0~35_combout  = (\ukp|w [3] $ ((!\ukp|Add0~32 )))
// \ukp|Add0~37  = CARRY(((!\ukp|w [3] & !\ukp|Add0~32 )))
// \ukp|Add0~37COUT1_54  = CARRY(((!\ukp|w [3] & !\ukp|Add0~32COUT1_52 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|w [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|Add0~32 ),
	.cin1(\ukp|Add0~32COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add0~37 ),
	.cout1(\ukp|Add0~37COUT1_54 ));
// synopsys translate_off
defparam \ukp|Add0~35 .cin0_used = "true";
defparam \ukp|Add0~35 .cin1_used = "true";
defparam \ukp|Add0~35 .lut_mask = "c303";
defparam \ukp|Add0~35 .operation_mode = "arithmetic";
defparam \ukp|Add0~35 .output_mode = "comb_only";
defparam \ukp|Add0~35 .register_cascade_mode = "off";
defparam \ukp|Add0~35 .sum_lutc_input = "cin";
defparam \ukp|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N1
cyclone_lcell \ukp|w[3] (
// Equation(s):
// \ukp|w [3] = DFFEAS((\ukp|state.S_LDI0~regout  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 )))) # (!\ukp|state.S_LDI0~regout  & (((\ukp|Add0~35_combout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[0]~2_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|state.S_LDI0~regout ),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\ukp|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[3] .lut_mask = "f5a0";
defparam \ukp|w[3] .operation_mode = "normal";
defparam \ukp|w[3] .output_mode = "reg_only";
defparam \ukp|w[3] .register_cascade_mode = "off";
defparam \ukp|w[3] .sum_lutc_input = "datac";
defparam \ukp|w[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N5
cyclone_lcell \ukp|Equal3~0 (
// Equation(s):
// \ukp|Equal3~0_combout  = ((!\ukp|w [1] & (\ukp|w [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|w [1]),
	.datac(\ukp|w [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal3~0 .lut_mask = "3030";
defparam \ukp|Equal3~0 .operation_mode = "normal";
defparam \ukp|Equal3~0 .output_mode = "comb_only";
defparam \ukp|Equal3~0 .register_cascade_mode = "off";
defparam \ukp|Equal3~0 .sum_lutc_input = "datac";
defparam \ukp|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N4
cyclone_lcell \ukp|Add0~10 (
// Equation(s):
// \ukp|Add0~10_combout  = \ukp|w [4] $ ((((\ukp|Add0~37 ))))
// \ukp|Add0~12  = CARRY((\ukp|w [4]) # ((!\ukp|Add0~37COUT1_54 )))

	.clk(gnd),
	.dataa(\ukp|w [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|Add0~37 ),
	.cin1(\ukp|Add0~37COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~10_combout ),
	.regout(),
	.cout(\ukp|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Add0~10 .cin0_used = "true";
defparam \ukp|Add0~10 .cin1_used = "true";
defparam \ukp|Add0~10 .lut_mask = "5aaf";
defparam \ukp|Add0~10 .operation_mode = "arithmetic";
defparam \ukp|Add0~10 .output_mode = "comb_only";
defparam \ukp|Add0~10 .register_cascade_mode = "off";
defparam \ukp|Add0~10 .sum_lutc_input = "cin";
defparam \ukp|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N8
cyclone_lcell \ukp|w[4]~5 (
// Equation(s):
// \ukp|w[4]~5_combout  = ((\ukp|inst_ready~regout  & ((\ukp|state.S_LDI1~regout ) # (\ukp|w[0]~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|inst_ready~regout ),
	.datac(\ukp|state.S_LDI1~regout ),
	.datad(\ukp|w[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|w[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[4]~5 .lut_mask = "ccc0";
defparam \ukp|w[4]~5 .operation_mode = "normal";
defparam \ukp|w[4]~5 .output_mode = "comb_only";
defparam \ukp|w[4]~5 .register_cascade_mode = "off";
defparam \ukp|w[4]~5 .sum_lutc_input = "datac";
defparam \ukp|w[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N1
cyclone_lcell \ukp|w[4] (
// Equation(s):
// \ukp|w [4] = DFFEAS(((\ukp|state.S_LDI1~regout  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 )) # (!\ukp|state.S_LDI1~regout  & ((\ukp|Add0~10_combout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[4]~5_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|state.S_LDI1~regout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[4]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[4] .lut_mask = "f3c0";
defparam \ukp|w[4] .operation_mode = "normal";
defparam \ukp|w[4] .output_mode = "reg_only";
defparam \ukp|w[4] .register_cascade_mode = "off";
defparam \ukp|w[4] .sum_lutc_input = "datac";
defparam \ukp|w[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N5
cyclone_lcell \ukp|Add0~15 (
// Equation(s):
// \ukp|Add0~15_combout  = (\ukp|w [5] $ ((!\ukp|Add0~12 )))
// \ukp|Add0~17  = CARRY(((!\ukp|w [5] & !\ukp|Add0~12 )))
// \ukp|Add0~17COUT1_56  = CARRY(((!\ukp|w [5] & !\ukp|Add0~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|w [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add0~17 ),
	.cout1(\ukp|Add0~17COUT1_56 ));
// synopsys translate_off
defparam \ukp|Add0~15 .cin_used = "true";
defparam \ukp|Add0~15 .lut_mask = "c303";
defparam \ukp|Add0~15 .operation_mode = "arithmetic";
defparam \ukp|Add0~15 .output_mode = "comb_only";
defparam \ukp|Add0~15 .register_cascade_mode = "off";
defparam \ukp|Add0~15 .sum_lutc_input = "cin";
defparam \ukp|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N6
cyclone_lcell \ukp|w[5] (
// Equation(s):
// \ukp|w [5] = DFFEAS((\ukp|state.S_LDI1~regout  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 )))) # (!\ukp|state.S_LDI1~regout  & (\ukp|Add0~15_combout )), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[4]~5_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|Add0~15_combout ),
	.datab(\ukp|state.S_LDI1~regout ),
	.datac(vcc),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[4]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[5] .lut_mask = "ee22";
defparam \ukp|w[5] .operation_mode = "normal";
defparam \ukp|w[5] .output_mode = "reg_only";
defparam \ukp|w[5] .register_cascade_mode = "off";
defparam \ukp|w[5] .sum_lutc_input = "datac";
defparam \ukp|w[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N6
cyclone_lcell \ukp|Add0~20 (
// Equation(s):
// \ukp|Add0~20_combout  = \ukp|w [6] $ (((((!\ukp|Add0~12  & \ukp|Add0~17 ) # (\ukp|Add0~12  & \ukp|Add0~17COUT1_56 )))))
// \ukp|Add0~22  = CARRY((\ukp|w [6]) # ((!\ukp|Add0~17 )))
// \ukp|Add0~22COUT1_58  = CARRY((\ukp|w [6]) # ((!\ukp|Add0~17COUT1_56 )))

	.clk(gnd),
	.dataa(\ukp|w [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add0~12 ),
	.cin0(\ukp|Add0~17 ),
	.cin1(\ukp|Add0~17COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add0~22 ),
	.cout1(\ukp|Add0~22COUT1_58 ));
// synopsys translate_off
defparam \ukp|Add0~20 .cin0_used = "true";
defparam \ukp|Add0~20 .cin1_used = "true";
defparam \ukp|Add0~20 .cin_used = "true";
defparam \ukp|Add0~20 .lut_mask = "5aaf";
defparam \ukp|Add0~20 .operation_mode = "arithmetic";
defparam \ukp|Add0~20 .output_mode = "comb_only";
defparam \ukp|Add0~20 .register_cascade_mode = "off";
defparam \ukp|Add0~20 .sum_lutc_input = "cin";
defparam \ukp|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N4
cyclone_lcell \ukp|w[6] (
// Equation(s):
// \ukp|w [6] = DFFEAS(((\ukp|state.S_LDI1~regout  & ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\ukp|state.S_LDI1~regout  & (\ukp|Add0~20_combout ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[4]~5_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|Add0~20_combout ),
	.datac(\ukp|state.S_LDI1~regout ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[4]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[6] .lut_mask = "fc0c";
defparam \ukp|w[6] .operation_mode = "normal";
defparam \ukp|w[6] .output_mode = "reg_only";
defparam \ukp|w[6] .register_cascade_mode = "off";
defparam \ukp|w[6] .sum_lutc_input = "datac";
defparam \ukp|w[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N7
cyclone_lcell \ukp|Add0~25 (
// Equation(s):
// \ukp|Add0~25_combout  = (((!\ukp|Add0~12  & \ukp|Add0~22 ) # (\ukp|Add0~12  & \ukp|Add0~22COUT1_58 ) $ (!\ukp|w [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|w [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add0~12 ),
	.cin0(\ukp|Add0~22 ),
	.cin1(\ukp|Add0~22COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Add0~25 .cin0_used = "true";
defparam \ukp|Add0~25 .cin1_used = "true";
defparam \ukp|Add0~25 .cin_used = "true";
defparam \ukp|Add0~25 .lut_mask = "f00f";
defparam \ukp|Add0~25 .operation_mode = "normal";
defparam \ukp|Add0~25 .output_mode = "comb_only";
defparam \ukp|Add0~25 .register_cascade_mode = "off";
defparam \ukp|Add0~25 .sum_lutc_input = "cin";
defparam \ukp|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N9
cyclone_lcell \ukp|w[7] (
// Equation(s):
// \ukp|w [7] = DFFEAS(((\ukp|state.S_LDI1~regout  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 )) # (!\ukp|state.S_LDI1~regout  & ((\ukp|Add0~25_combout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|w[4]~5_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|state.S_LDI1~regout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\ukp|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|w[4]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|w [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|w[7] .lut_mask = "f3c0";
defparam \ukp|w[7] .operation_mode = "normal";
defparam \ukp|w[7] .output_mode = "reg_only";
defparam \ukp|w[7] .register_cascade_mode = "off";
defparam \ukp|w[7] .sum_lutc_input = "datac";
defparam \ukp|w[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y16_N8
cyclone_lcell \ukp|Equal3~1 (
// Equation(s):
// \ukp|Equal3~1_combout  = (!\ukp|w [7] & (!\ukp|w [5] & (!\ukp|w [4] & !\ukp|w [6])))

	.clk(gnd),
	.dataa(\ukp|w [7]),
	.datab(\ukp|w [5]),
	.datac(\ukp|w [4]),
	.datad(\ukp|w [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal3~1 .lut_mask = "0001";
defparam \ukp|Equal3~1 .operation_mode = "normal";
defparam \ukp|Equal3~1 .output_mode = "comb_only";
defparam \ukp|Equal3~1 .register_cascade_mode = "off";
defparam \ukp|Equal3~1 .sum_lutc_input = "datac";
defparam \ukp|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N9
cyclone_lcell \ukp|Equal3~2 (
// Equation(s):
// \ukp|Equal3~2_combout  = (!\ukp|w [3] & (\ukp|Equal3~0_combout  & (\ukp|Equal3~1_combout  & !\ukp|w [2])))

	.clk(gnd),
	.dataa(\ukp|w [3]),
	.datab(\ukp|Equal3~0_combout ),
	.datac(\ukp|Equal3~1_combout ),
	.datad(\ukp|w [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal3~2 .lut_mask = "0040";
defparam \ukp|Equal3~2 .operation_mode = "normal";
defparam \ukp|Equal3~2 .output_mode = "comb_only";
defparam \ukp|Equal3~2 .register_cascade_mode = "off";
defparam \ukp|Equal3~2 .sum_lutc_input = "datac";
defparam \ukp|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N0
cyclone_lcell \ukp|comb~4 (
// Equation(s):
// \ukp|comb~4_combout  = ((!\ukp|Equal3~2_combout  & ((\usb_dm~0 ) # (\usb_dp~0 )))) # (!\ukp|sample~0_combout )

	.clk(gnd),
	.dataa(\usb_dm~0 ),
	.datab(\ukp|sample~0_combout ),
	.datac(\ukp|Equal3~2_combout ),
	.datad(\usb_dp~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~4 .lut_mask = "3f3b";
defparam \ukp|comb~4 .operation_mode = "normal";
defparam \ukp|comb~4 .output_mode = "comb_only";
defparam \ukp|comb~4 .register_cascade_mode = "off";
defparam \ukp|comb~4 .sum_lutc_input = "datac";
defparam \ukp|comb~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N2
cyclone_lcell \ukp|Equal9~0 (
// Equation(s):
// \ukp|Equal9~0_combout  = ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal9~0 .lut_mask = "c0c0";
defparam \ukp|Equal9~0 .operation_mode = "normal";
defparam \ukp|Equal9~0 .output_mode = "comb_only";
defparam \ukp|Equal9~0 .register_cascade_mode = "off";
defparam \ukp|Equal9~0 .sum_lutc_input = "datac";
defparam \ukp|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y16_N3
cyclone_lcell \ukp|Add4~60 (
// Equation(s):
// \ukp|Add4~60_combout  = (!\ukp|interval [0])
// \ukp|Add4~62  = CARRY((\ukp|interval [0]))
// \ukp|Add4~62COUT1_82  = CARRY((\ukp|interval [0]))

	.clk(gnd),
	.dataa(\ukp|interval [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~60_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~62 ),
	.cout1(\ukp|Add4~62COUT1_82 ));
// synopsys translate_off
defparam \ukp|Add4~60 .lut_mask = "55aa";
defparam \ukp|Add4~60 .operation_mode = "arithmetic";
defparam \ukp|Add4~60 .output_mode = "comb_only";
defparam \ukp|Add4~60 .register_cascade_mode = "off";
defparam \ukp|Add4~60 .sum_lutc_input = "datac";
defparam \ukp|Add4~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y16_N2
cyclone_lcell \ukp|interval[0] (
// Equation(s):
// \ukp|Equal0~3  = (((F1_interval[0] & !\ukp|interval [1])))
// \ukp|interval [0] = DFFEAS(\ukp|Equal0~3 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|Add4~60_combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|Add4~60_combout ),
	.datad(\ukp|interval [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal0~3 ),
	.regout(\ukp|interval [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[0] .lut_mask = "00f0";
defparam \ukp|interval[0] .operation_mode = "normal";
defparam \ukp|interval[0] .output_mode = "reg_and_comb";
defparam \ukp|interval[0] .register_cascade_mode = "off";
defparam \ukp|interval[0] .sum_lutc_input = "qfbk";
defparam \ukp|interval[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y16_N4
cyclone_lcell \ukp|Add4~65 (
// Equation(s):
// \ukp|Add4~65_combout  = (\ukp|interval [1] $ ((\ukp|Add4~62 )))
// \ukp|Add4~67  = CARRY(((!\ukp|Add4~62COUT1_82 ) # (!\ukp|interval [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|interval [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ukp|Add4~62 ),
	.cin1(\ukp|Add4~62COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~65_combout ),
	.regout(),
	.cout(\ukp|Add4~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Add4~65 .cin0_used = "true";
defparam \ukp|Add4~65 .cin1_used = "true";
defparam \ukp|Add4~65 .lut_mask = "3c3f";
defparam \ukp|Add4~65 .operation_mode = "arithmetic";
defparam \ukp|Add4~65 .output_mode = "comb_only";
defparam \ukp|Add4~65 .register_cascade_mode = "off";
defparam \ukp|Add4~65 .sum_lutc_input = "cin";
defparam \ukp|Add4~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y16_N0
cyclone_lcell \ukp|interval[1] (
// Equation(s):
// \ukp|interval [1] = DFFEAS(((!\ukp|Equal0~4_combout  & (\ukp|Add4~65_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|Equal0~4_combout ),
	.datac(\ukp|Add4~65_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[1] .lut_mask = "3030";
defparam \ukp|interval[1] .operation_mode = "normal";
defparam \ukp|interval[1] .output_mode = "reg_only";
defparam \ukp|interval[1] .register_cascade_mode = "off";
defparam \ukp|interval[1] .sum_lutc_input = "datac";
defparam \ukp|interval[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N0
cyclone_lcell \ukp|sample~1 (
// Equation(s):
// \ukp|sample~1_combout  = (\ukp|Equal9~0_combout  & (\ukp|sample~0_combout  & (\ukp|Equal9~1  & \ukp|always0~0_combout )))

	.clk(gnd),
	.dataa(\ukp|Equal9~0_combout ),
	.datab(\ukp|sample~0_combout ),
	.datac(\ukp|Equal9~1 ),
	.datad(\ukp|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|sample~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|sample~1 .lut_mask = "8000";
defparam \ukp|sample~1 .operation_mode = "normal";
defparam \ukp|sample~1 .output_mode = "comb_only";
defparam \ukp|sample~1 .register_cascade_mode = "off";
defparam \ukp|sample~1 .sum_lutc_input = "datac";
defparam \ukp|sample~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N5
cyclone_lcell \ukp|dm1 (
// Equation(s):
// \ukp|dm1~regout  = DFFEAS((((\usb_dm~0 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\usb_dm~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|dm1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|dm1 .lut_mask = "ff00";
defparam \ukp|dm1 .operation_mode = "normal";
defparam \ukp|dm1 .output_mode = "reg_only";
defparam \ukp|dm1 .register_cascade_mode = "off";
defparam \ukp|dm1 .sum_lutc_input = "datac";
defparam \ukp|dm1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N6
cyclone_lcell \ukp|data[7] (
// Equation(s):
// \ukp|data [7] = DFFEAS((\usb_dm~0  $ (((!\ukp|dm1~regout )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\usb_dm~0 ),
	.datac(vcc),
	.datad(\ukp|dm1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[7] .lut_mask = "cc33";
defparam \ukp|data[7] .operation_mode = "normal";
defparam \ukp|data[7] .output_mode = "reg_only";
defparam \ukp|data[7] .register_cascade_mode = "off";
defparam \ukp|data[7] .sum_lutc_input = "datac";
defparam \ukp|data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y20_N6
cyclone_lcell \ukp|data[0] (
// Equation(s):
// \ukp|keymap|Mux5~5  = (\ukp|data [5] & (!\ukp|data [2] & (F1_data[0]))) # (!\ukp|data [5] & (!F1_data[0] & ((\ukp|data [2]) # (\ukp|data [4]))))
// \ukp|data [0] = DFFEAS(\ukp|keymap|Mux5~5 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [1], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [5]),
	.datab(\ukp|data [2]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~5 ),
	.regout(\ukp|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[0] .lut_mask = "2524";
defparam \ukp|data[0] .operation_mode = "normal";
defparam \ukp|data[0] .output_mode = "reg_and_comb";
defparam \ukp|data[0] .register_cascade_mode = "off";
defparam \ukp|data[0] .sum_lutc_input = "qfbk";
defparam \ukp|data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y20_N8
cyclone_lcell \ukp|data[4] (
// Equation(s):
// \ukp|keymap|Mux5~6  = (\ukp|data [5] & (((!\ukp|data [0])))) # (!\ukp|data [5] & (\ukp|data [0] & ((\ukp|data [2]) # (F1_data[4]))))
// \ukp|data [4] = DFFEAS(\ukp|keymap|Mux5~6 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [5], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [5]),
	.datab(\ukp|data [2]),
	.datac(\ukp|data [5]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~6 ),
	.regout(\ukp|data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[4] .lut_mask = "54aa";
defparam \ukp|data[4] .operation_mode = "normal";
defparam \ukp|data[4] .output_mode = "reg_and_comb";
defparam \ukp|data[4] .register_cascade_mode = "off";
defparam \ukp|data[4] .sum_lutc_input = "qfbk";
defparam \ukp|data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y20_N1
cyclone_lcell \ukp|data[2] (
// Equation(s):
// \ukp|keymap|Mux6~2  = (\ukp|data [1] & (\ukp|data [4] & ((!\ukp|data [3])))) # (!\ukp|data [1] & (\ukp|data [3] & ((!F1_data[2]) # (!\ukp|data [4]))))
// \ukp|data [2] = DFFEAS(\ukp|keymap|Mux6~2 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [3], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [4]),
	.datac(\ukp|data [3]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~2 ),
	.regout(\ukp|data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[2] .lut_mask = "1588";
defparam \ukp|data[2] .operation_mode = "normal";
defparam \ukp|data[2] .output_mode = "reg_and_comb";
defparam \ukp|data[2] .register_cascade_mode = "off";
defparam \ukp|data[2] .sum_lutc_input = "qfbk";
defparam \ukp|data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y20_N5
cyclone_lcell \ukp|data[1] (
// Equation(s):
// \ukp|keymap|Mux6~3  = (\ukp|data [4] & ((F1_data[1] & (!\ukp|data [2] & \ukp|data [3])) # (!F1_data[1] & ((!\ukp|data [3]))))) # (!\ukp|data [4] & (\ukp|data [3] & ((F1_data[1]) # (!\ukp|data [2]))))
// \ukp|data [1] = DFFEAS(\ukp|keymap|Mux6~3 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [2], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [4]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~3 ),
	.regout(\ukp|data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[1] .lut_mask = "710c";
defparam \ukp|data[1] .operation_mode = "normal";
defparam \ukp|data[1] .output_mode = "reg_and_comb";
defparam \ukp|data[1] .register_cascade_mode = "off";
defparam \ukp|data[1] .sum_lutc_input = "qfbk";
defparam \ukp|data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y21_N0
cyclone_lcell \ukp|data[3] (
// Equation(s):
// \ukp|keymap|WideOr0~9  = (\ukp|data [2] & ((\ukp|data [0]) # ((!\ukp|data [1] & F1_data[3])))) # (!\ukp|data [2] & (\ukp|data [1] $ ((F1_data[3]))))
// \ukp|data [3] = DFFEAS(\ukp|keymap|WideOr0~9 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [4], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [2]),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~9 ),
	.regout(\ukp|data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[3] .lut_mask = "de52";
defparam \ukp|data[3] .operation_mode = "normal";
defparam \ukp|data[3] .output_mode = "reg_and_comb";
defparam \ukp|data[3] .register_cascade_mode = "off";
defparam \ukp|data[3] .sum_lutc_input = "qfbk";
defparam \ukp|data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y21_N4
cyclone_lcell \ukp|data[6] (
// Equation(s):
// \ukp|keymap|Mux0~1  = (F1_data[6] & (\ukp|data [5] $ (((\ukp|timing [0]) # (\ukp|data [3])))))
// \ukp|data [6] = DFFEAS(\ukp|keymap|Mux0~1 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [7], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|data [5]),
	.datac(\ukp|data [7]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~1 ),
	.regout(\ukp|data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[6] .lut_mask = "3060";
defparam \ukp|data[6] .operation_mode = "normal";
defparam \ukp|data[6] .output_mode = "reg_and_comb";
defparam \ukp|data[6] .register_cascade_mode = "off";
defparam \ukp|data[6] .sum_lutc_input = "qfbk";
defparam \ukp|data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y20_N9
cyclone_lcell \ukp|data[5] (
// Equation(s):
// \ukp|keymap|Mux4~0  = (((F1_data[5] & !\ukp|data [3])))
// \ukp|data [5] = DFFEAS(\ukp|keymap|Mux4~0 , GLOBAL(\usbclk~combout ), VCC, , \ukp|sample~1_combout , \ukp|data [6], , , VCC)

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|data [6]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ukp|sample~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~0 ),
	.regout(\ukp|data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|data[5] .lut_mask = "00f0";
defparam \ukp|data[5] .operation_mode = "normal";
defparam \ukp|data[5] .output_mode = "reg_and_comb";
defparam \ukp|data[5] .register_cascade_mode = "off";
defparam \ukp|data[5] .sum_lutc_input = "qfbk";
defparam \ukp|data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y19_N9
cyclone_lcell \ukp|keymap|Mux3~0 (
// Equation(s):
// \ukp|keymap|Mux3~0_combout  = (!\ukp|data [5] & (\ukp|data [3] & ((\ukp|data [1]) # (\ukp|data [2]))))

	.clk(gnd),
	.dataa(\ukp|data [5]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~0 .lut_mask = "5400";
defparam \ukp|keymap|Mux3~0 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~0 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~0 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~0 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y20_N0
cyclone_lcell \ukp|keymap|Mux4~1 (
// Equation(s):
// \ukp|keymap|Mux4~1_combout  = (\ukp|keymap|Mux4~0  & (!\ukp|data [4] & (!\ukp|data [1] & !\ukp|data [2])))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux4~0 ),
	.datab(\ukp|data [4]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~1 .lut_mask = "0002";
defparam \ukp|keymap|Mux4~1 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~1 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~1 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~1 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N3
cyclone_lcell \ukp|keymap|Mux3~1 (
// Equation(s):
// \ukp|keymap|Mux3~1_combout  = (!\ukp|data [0] & ((\ukp|keymap|Mux4~1_combout ) # ((\ukp|keymap|Mux3~0_combout  & \ukp|data [4]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux3~0_combout ),
	.datab(\ukp|keymap|Mux4~1_combout ),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~1 .lut_mask = "00ec";
defparam \ukp|keymap|Mux3~1 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~1 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~1 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~1 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N5
cyclone_lcell \ukp|keymap|Mux3~8 (
// Equation(s):
// \ukp|keymap|Mux3~8_combout  = (\ukp|data [0] & (\ukp|data [3] & (\ukp|data [1] $ (\ukp|data [2]))))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~8 .lut_mask = "2800";
defparam \ukp|keymap|Mux3~8 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~8 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~8 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~8 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N4
cyclone_lcell \ukp|keymap|Mux3~9 (
// Equation(s):
// \ukp|keymap|Mux3~9_combout  = (!\ukp|data [5] & (\ukp|keymap|Mux3~8_combout  & (\ukp|data [4])))

	.clk(gnd),
	.dataa(\ukp|data [5]),
	.datab(\ukp|keymap|Mux3~8_combout ),
	.datac(\ukp|data [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~9 .lut_mask = "4040";
defparam \ukp|keymap|Mux3~9 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~9 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~9 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~9 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N4
cyclone_lcell \ukp|keymap|Mux1~0 (
// Equation(s):
// \ukp|keymap|Mux1~0_combout  = ((\ukp|data [6] & (\ukp|keymap|Mux3~1_combout )) # (!\ukp|data [6] & ((\ukp|keymap|Mux3~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|keymap|Mux3~1_combout ),
	.datac(\ukp|data [6]),
	.datad(\ukp|keymap|Mux3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux1~0 .lut_mask = "cfc0";
defparam \ukp|keymap|Mux1~0 .operation_mode = "normal";
defparam \ukp|keymap|Mux1~0 .output_mode = "comb_only";
defparam \ukp|keymap|Mux1~0 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux1~0 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N9
cyclone_lcell \ukp|keymap|Mux1~2 (
// Equation(s):
// \ukp|keymap|Mux1~2_combout  = (\ukp|data [2] & ((\ukp|data [1]) # ((!\ukp|data [5]) # (!\ukp|data [0])))) # (!\ukp|data [2] & ((\ukp|data [1] & (\ukp|data [0])) # (!\ukp|data [1] & ((\ukp|data [5])))))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux1~2 .lut_mask = "dbea";
defparam \ukp|keymap|Mux1~2 .operation_mode = "normal";
defparam \ukp|keymap|Mux1~2 .output_mode = "comb_only";
defparam \ukp|keymap|Mux1~2 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux1~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N2
cyclone_lcell \ukp|keymap|Mux1~3 (
// Equation(s):
// \ukp|keymap|Mux1~3_combout  = (\ukp|data [4] & ((\ukp|keymap|Mux1~2_combout ) # ((\ukp|data [3])))) # (!\ukp|data [4] & (((\ukp|data [5] & !\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux1~2_combout ),
	.datab(\ukp|data [5]),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux1~3 .lut_mask = "f0ac";
defparam \ukp|keymap|Mux1~3 .operation_mode = "normal";
defparam \ukp|keymap|Mux1~3 .output_mode = "comb_only";
defparam \ukp|keymap|Mux1~3 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux1~3 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N3
cyclone_lcell \ukp|keymap|Mux1~1 (
// Equation(s):
// \ukp|keymap|Mux1~1_combout  = (\ukp|data [2] & (\ukp|data [5] & (\ukp|data [1] $ (\ukp|data [0]))))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux1~1 .lut_mask = "2800";
defparam \ukp|keymap|Mux1~1 .operation_mode = "normal";
defparam \ukp|keymap|Mux1~1 .output_mode = "comb_only";
defparam \ukp|keymap|Mux1~1 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux1~1 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N7
cyclone_lcell \ukp|keymap|Mux1~4 (
// Equation(s):
// \ukp|keymap|Mux1~4_combout  = (\ukp|data [5] & ((\ukp|data [2]) # ((\ukp|data [1]) # (\ukp|data [0]))))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux1~4 .lut_mask = "fe00";
defparam \ukp|keymap|Mux1~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux1~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux1~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux1~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N6
cyclone_lcell \ukp|keymap|Mux1~5 (
// Equation(s):
// \ukp|keymap|Mux1~5_combout  = (\ukp|keymap|Mux1~3_combout  & (((!\ukp|data [3]) # (!\ukp|keymap|Mux1~4_combout )))) # (!\ukp|keymap|Mux1~3_combout  & (\ukp|keymap|Mux1~1_combout  & ((\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux1~3_combout ),
	.datab(\ukp|keymap|Mux1~1_combout ),
	.datac(\ukp|keymap|Mux1~4_combout ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux1~5 .lut_mask = "4eaa";
defparam \ukp|keymap|Mux1~5 .operation_mode = "normal";
defparam \ukp|keymap|Mux1~5 .output_mode = "comb_only";
defparam \ukp|keymap|Mux1~5 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux1~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N4
cyclone_lcell \ukp|keymap|data[5] (
// Equation(s):
// \ukp|keymap|data [5] = DFFEAS((\ukp|timing [0] & (((!\ukp|data [6] & \ukp|keymap|Mux1~5_combout )))) # (!\ukp|timing [0] & (\ukp|keymap|Mux1~0_combout )), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|keymap|Mux1~0_combout ),
	.datac(\ukp|data [6]),
	.datad(\ukp|keymap|Mux1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[5] .lut_mask = "4e44";
defparam \ukp|keymap|data[5] .operation_mode = "normal";
defparam \ukp|keymap|data[5] .output_mode = "reg_only";
defparam \ukp|keymap|data[5] .register_cascade_mode = "off";
defparam \ukp|keymap|data[5] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N6
cyclone_lcell \ukp|bitadr[4]~12 (
// Equation(s):
// \ukp|bitadr[4]~12_combout  = ((\ukp|sample~1_combout ) # ((\ukp|always0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|sample~1_combout ),
	.datac(vcc),
	.datad(\ukp|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|bitadr[4]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|bitadr[4]~12 .lut_mask = "ffcc";
defparam \ukp|bitadr[4]~12 .operation_mode = "normal";
defparam \ukp|bitadr[4]~12 .output_mode = "comb_only";
defparam \ukp|bitadr[4]~12 .register_cascade_mode = "off";
defparam \ukp|bitadr[4]~12 .sum_lutc_input = "datac";
defparam \ukp|bitadr[4]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y17_N1
cyclone_lcell \ukp|bitadr[0] (
// Equation(s):
// \ukp|bitadr [0] = DFFEAS((!\ukp|bitadr [0]), GLOBAL(\usbclk~combout ), VCC, , \ukp|bitadr[4]~12_combout , , , !\ukp|sample~1_combout , )
// \ukp|bitadr[0]~3  = CARRY((\ukp|bitadr [0]))
// \ukp|bitadr[0]~3COUT1_19  = CARRY((\ukp|bitadr [0]))

	.clk(\usbclk~combout ),
	.dataa(\ukp|bitadr [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\ukp|sample~1_combout ),
	.sload(gnd),
	.ena(\ukp|bitadr[4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bitadr [0]),
	.cout(),
	.cout0(\ukp|bitadr[0]~3 ),
	.cout1(\ukp|bitadr[0]~3COUT1_19 ));
// synopsys translate_off
defparam \ukp|bitadr[0] .lut_mask = "55aa";
defparam \ukp|bitadr[0] .operation_mode = "arithmetic";
defparam \ukp|bitadr[0] .output_mode = "reg_only";
defparam \ukp|bitadr[0] .register_cascade_mode = "off";
defparam \ukp|bitadr[0] .sum_lutc_input = "datac";
defparam \ukp|bitadr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y17_N2
cyclone_lcell \ukp|bitadr[1] (
// Equation(s):
// \ukp|bitadr [1] = DFFEAS(\ukp|bitadr [1] $ ((((\ukp|bitadr[0]~3 )))), GLOBAL(\usbclk~combout ), VCC, , \ukp|bitadr[4]~12_combout , , , !\ukp|sample~1_combout , )
// \ukp|bitadr[1]~5  = CARRY(((!\ukp|bitadr[0]~3 )) # (!\ukp|bitadr [1]))
// \ukp|bitadr[1]~5COUT1_21  = CARRY(((!\ukp|bitadr[0]~3COUT1_19 )) # (!\ukp|bitadr [1]))

	.clk(\usbclk~combout ),
	.dataa(\ukp|bitadr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\ukp|sample~1_combout ),
	.sload(gnd),
	.ena(\ukp|bitadr[4]~12_combout ),
	.cin(gnd),
	.cin0(\ukp|bitadr[0]~3 ),
	.cin1(\ukp|bitadr[0]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bitadr [1]),
	.cout(),
	.cout0(\ukp|bitadr[1]~5 ),
	.cout1(\ukp|bitadr[1]~5COUT1_21 ));
// synopsys translate_off
defparam \ukp|bitadr[1] .cin0_used = "true";
defparam \ukp|bitadr[1] .cin1_used = "true";
defparam \ukp|bitadr[1] .lut_mask = "5a5f";
defparam \ukp|bitadr[1] .operation_mode = "arithmetic";
defparam \ukp|bitadr[1] .output_mode = "reg_only";
defparam \ukp|bitadr[1] .register_cascade_mode = "off";
defparam \ukp|bitadr[1] .sum_lutc_input = "cin";
defparam \ukp|bitadr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y17_N3
cyclone_lcell \ukp|bitadr[2] (
// Equation(s):
// \ukp|bitadr [2] = DFFEAS((\ukp|bitadr [2] $ ((!\ukp|bitadr[1]~5 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|bitadr[4]~12_combout , , , !\ukp|sample~1_combout , )
// \ukp|bitadr[2]~7  = CARRY(((\ukp|bitadr [2] & !\ukp|bitadr[1]~5 )))
// \ukp|bitadr[2]~7COUT1_23  = CARRY(((\ukp|bitadr [2] & !\ukp|bitadr[1]~5COUT1_21 )))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|bitadr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\ukp|sample~1_combout ),
	.sload(gnd),
	.ena(\ukp|bitadr[4]~12_combout ),
	.cin(gnd),
	.cin0(\ukp|bitadr[1]~5 ),
	.cin1(\ukp|bitadr[1]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bitadr [2]),
	.cout(),
	.cout0(\ukp|bitadr[2]~7 ),
	.cout1(\ukp|bitadr[2]~7COUT1_23 ));
// synopsys translate_off
defparam \ukp|bitadr[2] .cin0_used = "true";
defparam \ukp|bitadr[2] .cin1_used = "true";
defparam \ukp|bitadr[2] .lut_mask = "c30c";
defparam \ukp|bitadr[2] .operation_mode = "arithmetic";
defparam \ukp|bitadr[2] .output_mode = "reg_only";
defparam \ukp|bitadr[2] .register_cascade_mode = "off";
defparam \ukp|bitadr[2] .sum_lutc_input = "cin";
defparam \ukp|bitadr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y17_N4
cyclone_lcell \ukp|bitadr[3] (
// Equation(s):
// \ukp|bitadr [3] = DFFEAS((\ukp|bitadr [3] $ ((\ukp|bitadr[2]~7 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|bitadr[4]~12_combout , , , !\ukp|sample~1_combout , )
// \ukp|bitadr[3]~1  = CARRY(((!\ukp|bitadr[2]~7COUT1_23 ) # (!\ukp|bitadr [3])))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|bitadr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\ukp|sample~1_combout ),
	.sload(gnd),
	.ena(\ukp|bitadr[4]~12_combout ),
	.cin(gnd),
	.cin0(\ukp|bitadr[2]~7 ),
	.cin1(\ukp|bitadr[2]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bitadr [3]),
	.cout(\ukp|bitadr[3]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|bitadr[3] .cin0_used = "true";
defparam \ukp|bitadr[3] .cin1_used = "true";
defparam \ukp|bitadr[3] .lut_mask = "3c3f";
defparam \ukp|bitadr[3] .operation_mode = "arithmetic";
defparam \ukp|bitadr[3] .output_mode = "reg_only";
defparam \ukp|bitadr[3] .register_cascade_mode = "off";
defparam \ukp|bitadr[3] .sum_lutc_input = "cin";
defparam \ukp|bitadr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y17_N5
cyclone_lcell \ukp|bitadr[4] (
// Equation(s):
// \ukp|bitadr [4] = DFFEAS((\ukp|bitadr [4] $ ((!\ukp|bitadr[3]~1 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|bitadr[4]~12_combout , , , !\ukp|sample~1_combout , )
// \ukp|bitadr[4]~11  = CARRY(((\ukp|bitadr [4] & !\ukp|bitadr[3]~1 )))
// \ukp|bitadr[4]~11COUT1_25  = CARRY(((\ukp|bitadr [4] & !\ukp|bitadr[3]~1 )))

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|bitadr [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\ukp|sample~1_combout ),
	.sload(gnd),
	.ena(\ukp|bitadr[4]~12_combout ),
	.cin(\ukp|bitadr[3]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bitadr [4]),
	.cout(),
	.cout0(\ukp|bitadr[4]~11 ),
	.cout1(\ukp|bitadr[4]~11COUT1_25 ));
// synopsys translate_off
defparam \ukp|bitadr[4] .cin_used = "true";
defparam \ukp|bitadr[4] .lut_mask = "c30c";
defparam \ukp|bitadr[4] .operation_mode = "arithmetic";
defparam \ukp|bitadr[4] .output_mode = "reg_only";
defparam \ukp|bitadr[4] .register_cascade_mode = "off";
defparam \ukp|bitadr[4] .sum_lutc_input = "cin";
defparam \ukp|bitadr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y17_N6
cyclone_lcell \ukp|bitadr[5] (
// Equation(s):
// \ukp|bitadr [5] = DFFEAS((((!\ukp|bitadr[3]~1  & \ukp|bitadr[4]~11 ) # (\ukp|bitadr[3]~1  & \ukp|bitadr[4]~11COUT1_25 ) $ (\ukp|bitadr [5]))), GLOBAL(\usbclk~combout ), VCC, , \ukp|bitadr[4]~12_combout , , , !\ukp|sample~1_combout , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|bitadr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\ukp|sample~1_combout ),
	.sload(gnd),
	.ena(\ukp|bitadr[4]~12_combout ),
	.cin(\ukp|bitadr[3]~1 ),
	.cin0(\ukp|bitadr[4]~11 ),
	.cin1(\ukp|bitadr[4]~11COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bitadr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|bitadr[5] .cin0_used = "true";
defparam \ukp|bitadr[5] .cin1_used = "true";
defparam \ukp|bitadr[5] .cin_used = "true";
defparam \ukp|bitadr[5] .lut_mask = "0ff0";
defparam \ukp|bitadr[5] .operation_mode = "normal";
defparam \ukp|bitadr[5] .output_mode = "reg_only";
defparam \ukp|bitadr[5] .register_cascade_mode = "off";
defparam \ukp|bitadr[5] .sum_lutc_input = "cin";
defparam \ukp|bitadr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y17_N0
cyclone_lcell \ukp|comb~6 (
// Equation(s):
// \ukp|comb~6_combout  = ((!\ukp|bitadr [2] & (!\ukp|bitadr [1] & !\ukp|bitadr [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|bitadr [2]),
	.datac(\ukp|bitadr [1]),
	.datad(\ukp|bitadr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~6 .lut_mask = "0003";
defparam \ukp|comb~6 .operation_mode = "normal";
defparam \ukp|comb~6 .output_mode = "comb_only";
defparam \ukp|comb~6 .register_cascade_mode = "off";
defparam \ukp|comb~6 .sum_lutc_input = "datac";
defparam \ukp|comb~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y17_N7
cyclone_lcell \ukp|Equal11~1 (
// Equation(s):
// \ukp|Equal11~1_combout  = (!\ukp|bitadr [5] & (\ukp|comb~6_combout  & (\ukp|bitadr [3] & \ukp|bitadr [4])))

	.clk(gnd),
	.dataa(\ukp|bitadr [5]),
	.datab(\ukp|comb~6_combout ),
	.datac(\ukp|bitadr [3]),
	.datad(\ukp|bitadr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal11~1 .lut_mask = "4000";
defparam \ukp|Equal11~1 .operation_mode = "normal";
defparam \ukp|Equal11~1 .output_mode = "comb_only";
defparam \ukp|Equal11~1 .register_cascade_mode = "off";
defparam \ukp|Equal11~1 .sum_lutc_input = "datac";
defparam \ukp|Equal11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y20_N2
cyclone_lcell \ukp|keymap|Mux2~4 (
// Equation(s):
// \ukp|keymap|Mux2~4_combout  = (\ukp|data [2] & (((\ukp|data [1] & \ukp|data [0])) # (!\ukp|data [5])))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [5]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux2~4 .lut_mask = "a222";
defparam \ukp|keymap|Mux2~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux2~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux2~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux2~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y20_N4
cyclone_lcell \ukp|keymap|Mux2~5 (
// Equation(s):
// \ukp|keymap|Mux2~5_combout  = (\ukp|data [4] & (\ukp|data [3])) # (!\ukp|data [4] & ((\ukp|keymap|Mux2~4_combout ) # (\ukp|data [3] $ (\ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|data [3]),
	.datab(\ukp|data [4]),
	.datac(\ukp|keymap|Mux2~4_combout ),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux2~5 .lut_mask = "b9ba";
defparam \ukp|keymap|Mux2~5 .operation_mode = "normal";
defparam \ukp|keymap|Mux2~5 .output_mode = "comb_only";
defparam \ukp|keymap|Mux2~5 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux2~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N0
cyclone_lcell \ukp|keymap|Mux2~0 (
// Equation(s):
// \ukp|keymap|Mux2~0_combout  = (\ukp|data [2] & (((!\ukp|data [1] & \ukp|data [0])) # (!\ukp|data [5]))) # (!\ukp|data [2] & (\ukp|data [5] $ (((\ukp|data [1] & \ukp|data [0])))))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux2~0 .lut_mask = "35ea";
defparam \ukp|keymap|Mux2~0 .operation_mode = "normal";
defparam \ukp|keymap|Mux2~0 .output_mode = "comb_only";
defparam \ukp|keymap|Mux2~0 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux2~0 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N1
cyclone_lcell \ukp|keymap|Mux2~1 (
// Equation(s):
// \ukp|keymap|Mux2~1_combout  = (\ukp|data [2] & (\ukp|data [1] & ((!\ukp|data [5])))) # (!\ukp|data [2] & (!\ukp|data [1] & (!\ukp|data [0] & \ukp|data [5])))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux2~1 .lut_mask = "0188";
defparam \ukp|keymap|Mux2~1 .operation_mode = "normal";
defparam \ukp|keymap|Mux2~1 .output_mode = "comb_only";
defparam \ukp|keymap|Mux2~1 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux2~1 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N5
cyclone_lcell \ukp|keymap|Mux2~2 (
// Equation(s):
// \ukp|keymap|Mux2~2_combout  = (\ukp|keymap|Mux2~5_combout  & (((\ukp|keymap|Mux2~1_combout ) # (!\ukp|data [4])))) # (!\ukp|keymap|Mux2~5_combout  & (!\ukp|keymap|Mux2~0_combout  & (\ukp|data [4])))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux2~5_combout ),
	.datab(\ukp|keymap|Mux2~0_combout ),
	.datac(\ukp|data [4]),
	.datad(\ukp|keymap|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux2~2 .lut_mask = "ba1a";
defparam \ukp|keymap|Mux2~2 .operation_mode = "normal";
defparam \ukp|keymap|Mux2~2 .output_mode = "comb_only";
defparam \ukp|keymap|Mux2~2 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux2~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N8
cyclone_lcell \ukp|keymap|data[4] (
// Equation(s):
// \ukp|keymap|data [4] = DFFEAS((\ukp|timing [0] & (((!\ukp|data [6] & \ukp|keymap|Mux2~2_combout )))) # (!\ukp|timing [0] & (\ukp|keymap|Mux1~0_combout )), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|keymap|Mux1~0_combout ),
	.datac(\ukp|data [6]),
	.datad(\ukp|keymap|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[4] .lut_mask = "4e44";
defparam \ukp|keymap|data[4] .operation_mode = "normal";
defparam \ukp|keymap|data[4] .output_mode = "reg_only";
defparam \ukp|keymap|data[4] .register_cascade_mode = "off";
defparam \ukp|keymap|data[4] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y16_N5
cyclone_lcell \ukp|Add4~55 (
// Equation(s):
// \ukp|Add4~55_combout  = \ukp|interval [2] $ ((((!\ukp|Add4~67 ))))
// \ukp|Add4~57  = CARRY((\ukp|interval [2] & ((!\ukp|Add4~67 ))))
// \ukp|Add4~57COUT1_84  = CARRY((\ukp|interval [2] & ((!\ukp|Add4~67 ))))

	.clk(gnd),
	.dataa(\ukp|interval [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~55_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~57 ),
	.cout1(\ukp|Add4~57COUT1_84 ));
// synopsys translate_off
defparam \ukp|Add4~55 .cin_used = "true";
defparam \ukp|Add4~55 .lut_mask = "a50a";
defparam \ukp|Add4~55 .operation_mode = "arithmetic";
defparam \ukp|Add4~55 .output_mode = "comb_only";
defparam \ukp|Add4~55 .register_cascade_mode = "off";
defparam \ukp|Add4~55 .sum_lutc_input = "cin";
defparam \ukp|Add4~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N2
cyclone_lcell \ukp|keymap|Mux5~2 (
// Equation(s):
// \ukp|keymap|Mux5~2_combout  = (!\ukp|data [0] & (\ukp|data [3] & (\ukp|data [1] $ (\ukp|data [2]))))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~2 .lut_mask = "1400";
defparam \ukp|keymap|Mux5~2 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~2 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~2 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N5
cyclone_lcell \ukp|keymap|Mux5~16 (
// Equation(s):
// \ukp|keymap|Mux5~16_combout  = (\ukp|data [4] & (\ukp|keymap|Mux5~2_combout  & ((!\ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|keymap|Mux5~2_combout ),
	.datac(vcc),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~16 .lut_mask = "0088";
defparam \ukp|keymap|Mux5~16 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~16 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~16 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~16 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N1
cyclone_lcell \ukp|keymap|Mux5~3 (
// Equation(s):
// \ukp|keymap|Mux5~3_combout  = (!\ukp|data [5] & (((\ukp|data [4]))))

	.clk(gnd),
	.dataa(\ukp|data [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~3 .lut_mask = "5500";
defparam \ukp|keymap|Mux5~3 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~3 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~3 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~3 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N0
cyclone_lcell \ukp|keymap|Mux5~13 (
// Equation(s):
// \ukp|keymap|Mux5~13_combout  = (\ukp|data [3] & ((\ukp|data [1]) # ((!\ukp|data [0] & !\ukp|data [2])))) # (!\ukp|data [3] & (\ukp|data [0] & ((\ukp|data [2]))))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~13 .lut_mask = "cda0";
defparam \ukp|keymap|Mux5~13 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~13 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~13 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~13 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N8
cyclone_lcell \ukp|keymap|Mux5~12 (
// Equation(s):
// \ukp|keymap|Mux5~12_combout  = ((\ukp|data [1] & (\ukp|data [0] & !\ukp|data [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~12 .lut_mask = "00c0";
defparam \ukp|keymap|Mux5~12 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~12 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~12 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~12 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N6
cyclone_lcell \ukp|keymap|Mux5~11 (
// Equation(s):
// \ukp|keymap|Mux5~11_combout  = (\ukp|data [5] & (((!\ukp|data [2] & !\ukp|data [3])))) # (!\ukp|data [5] & (((\ukp|data [2] & \ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|data [5]),
	.datab(vcc),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~11 .lut_mask = "500a";
defparam \ukp|keymap|Mux5~11 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~11 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~11 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~11 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N8
cyclone_lcell \ukp|keymap|Mux5~14 (
// Equation(s):
// \ukp|keymap|Mux5~14_combout  = (\ukp|keymap|Mux5~3_combout  & ((\ukp|keymap|Mux5~13_combout ) # ((\ukp|keymap|Mux5~12_combout  & \ukp|keymap|Mux5~11_combout )))) # (!\ukp|keymap|Mux5~3_combout  & (((\ukp|keymap|Mux5~12_combout  & 
// \ukp|keymap|Mux5~11_combout ))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux5~3_combout ),
	.datab(\ukp|keymap|Mux5~13_combout ),
	.datac(\ukp|keymap|Mux5~12_combout ),
	.datad(\ukp|keymap|Mux5~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~14 .lut_mask = "f888";
defparam \ukp|keymap|Mux5~14 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~14 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~14 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~14 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N6
cyclone_lcell \ukp|keymap|Mux5~4 (
// Equation(s):
// \ukp|keymap|Mux5~4_combout  = ((\ukp|data [0] & ((!\ukp|data [5]) # (!\ukp|data [4]))) # (!\ukp|data [0] & ((\ukp|data [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~4 .lut_mask = "3fcc";
defparam \ukp|keymap|Mux5~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N2
cyclone_lcell \ukp|keymap|Mux5~8 (
// Equation(s):
// \ukp|keymap|Mux5~8_combout  = (\ukp|data [0] & ((\ukp|data [2] $ (!\ukp|data [5])) # (!\ukp|data [4]))) # (!\ukp|data [0] & (\ukp|data [4] & ((\ukp|data [2]) # (\ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|data [2]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~8 .lut_mask = "bc6c";
defparam \ukp|keymap|Mux5~8 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~8 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~8 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~8 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y20_N7
cyclone_lcell \ukp|keymap|Mux5~7 (
// Equation(s):
// \ukp|keymap|Mux5~7_combout  = (\ukp|data [1] & (((\ukp|keymap|Mux5~5 ) # (\ukp|data [3])))) # (!\ukp|data [1] & (\ukp|keymap|Mux5~6  & ((!\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|keymap|Mux5~6 ),
	.datac(\ukp|keymap|Mux5~5 ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~7 .lut_mask = "aae4";
defparam \ukp|keymap|Mux5~7 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~7 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~7 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~7 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N7
cyclone_lcell \ukp|keymap|Mux5~9 (
// Equation(s):
// \ukp|keymap|Mux5~9_combout  = (\ukp|data [3] & ((\ukp|keymap|Mux5~7_combout  & ((!\ukp|keymap|Mux5~8_combout ))) # (!\ukp|keymap|Mux5~7_combout  & (\ukp|keymap|Mux5~4_combout )))) # (!\ukp|data [3] & (((\ukp|keymap|Mux5~7_combout ))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux5~4_combout ),
	.datab(\ukp|data [3]),
	.datac(\ukp|keymap|Mux5~8_combout ),
	.datad(\ukp|keymap|Mux5~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~9 .lut_mask = "3f88";
defparam \ukp|keymap|Mux5~9 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~9 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~9 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~9 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N1
cyclone_lcell \ukp|keymap|Mux6~0 (
// Equation(s):
// \ukp|keymap|Mux6~0_combout  = (\ukp|data [3] & (((\ukp|data [4] & !\ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|data [3]),
	.datab(vcc),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~0 .lut_mask = "00a0";
defparam \ukp|keymap|Mux6~0 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~0 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~0 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~0 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N0
cyclone_lcell \ukp|keymap|Mux6~4 (
// Equation(s):
// \ukp|keymap|Mux6~4_combout  = (\ukp|data [0] & (\ukp|data [1] & (\ukp|keymap|Mux6~0_combout  & !\ukp|data [2])))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|data [1]),
	.datac(\ukp|keymap|Mux6~0_combout ),
	.datad(\ukp|data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~4 .lut_mask = "0080";
defparam \ukp|keymap|Mux6~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N3
cyclone_lcell \ukp|keymap|Mux5~10 (
// Equation(s):
// \ukp|keymap|Mux5~10_combout  = (\ukp|data [6] & (((\ukp|timing [0])))) # (!\ukp|data [6] & ((\ukp|timing [0] & (\ukp|keymap|Mux5~9_combout )) # (!\ukp|timing [0] & ((\ukp|keymap|Mux6~4_combout )))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux5~9_combout ),
	.datab(\ukp|data [6]),
	.datac(\ukp|timing [0]),
	.datad(\ukp|keymap|Mux6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux5~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux5~10 .lut_mask = "e3e0";
defparam \ukp|keymap|Mux5~10 .operation_mode = "normal";
defparam \ukp|keymap|Mux5~10 .output_mode = "comb_only";
defparam \ukp|keymap|Mux5~10 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux5~10 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N4
cyclone_lcell \ukp|keymap|data[1] (
// Equation(s):
// \ukp|keymap|data [1] = DFFEAS((\ukp|data [6] & ((\ukp|keymap|Mux5~10_combout  & ((\ukp|keymap|Mux5~14_combout ))) # (!\ukp|keymap|Mux5~10_combout  & (\ukp|keymap|Mux5~16_combout )))) # (!\ukp|data [6] & (((\ukp|keymap|Mux5~10_combout )))), 
// GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [6]),
	.datab(\ukp|keymap|Mux5~16_combout ),
	.datac(\ukp|keymap|Mux5~14_combout ),
	.datad(\ukp|keymap|Mux5~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[1] .lut_mask = "f588";
defparam \ukp|keymap|data[1] .operation_mode = "normal";
defparam \ukp|keymap|data[1] .output_mode = "reg_only";
defparam \ukp|keymap|data[1] .register_cascade_mode = "off";
defparam \ukp|keymap|data[1] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y17_N8
cyclone_lcell \ukp|Equal11~0 (
// Equation(s):
// \ukp|Equal11~0_combout  = (!\ukp|bitadr [0] & (\ukp|bitadr [3] & (!\ukp|bitadr [1] & !\ukp|bitadr [2])))

	.clk(gnd),
	.dataa(\ukp|bitadr [0]),
	.datab(\ukp|bitadr [3]),
	.datac(\ukp|bitadr [1]),
	.datad(\ukp|bitadr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal11~0 .lut_mask = "0004";
defparam \ukp|Equal11~0 .operation_mode = "normal";
defparam \ukp|Equal11~0 .output_mode = "comb_only";
defparam \ukp|Equal11~0 .register_cascade_mode = "off";
defparam \ukp|Equal11~0 .sum_lutc_input = "datac";
defparam \ukp|Equal11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N2
cyclone_lcell \ukp|nak~0 (
// Equation(s):
// \ukp|nak~0_combout  = (!\ukp|bitadr [5] & (\ukp|Equal11~0_combout  & (!\ukp|bitadr [4] & \ukp|sample~1_combout )))

	.clk(gnd),
	.dataa(\ukp|bitadr [5]),
	.datab(\ukp|Equal11~0_combout ),
	.datac(\ukp|bitadr [4]),
	.datad(\ukp|sample~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|nak~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|nak~0 .lut_mask = "0400";
defparam \ukp|nak~0 .operation_mode = "normal";
defparam \ukp|nak~0 .output_mode = "comb_only";
defparam \ukp|nak~0 .register_cascade_mode = "off";
defparam \ukp|nak~0 .sum_lutc_input = "datac";
defparam \ukp|nak~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N4
cyclone_lcell \ukp|nak (
// Equation(s):
// \ukp|nak~regout  = DFFEAS((\ukp|nak~0_combout  & (\usb_dm~0 )) # (!\ukp|nak~0_combout  & (((\ukp|nak~regout ) # (\ukp|always0~2_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\usb_dm~0 ),
	.datab(\ukp|nak~regout ),
	.datac(\ukp|nak~0_combout ),
	.datad(\ukp|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|nak~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|nak .lut_mask = "afac";
defparam \ukp|nak .operation_mode = "normal";
defparam \ukp|nak .output_mode = "reg_only";
defparam \ukp|nak .register_cascade_mode = "off";
defparam \ukp|nak .sum_lutc_input = "datac";
defparam \ukp|nak .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N4
cyclone_lcell \ukp|connected~0 (
// Equation(s):
// \ukp|connected~0_combout  = (((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & !\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|connected~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|connected~0 .lut_mask = "000f";
defparam \ukp|connected~0 .operation_mode = "normal";
defparam \ukp|connected~0 .output_mode = "comb_only";
defparam \ukp|connected~0 .register_cascade_mode = "off";
defparam \ukp|connected~0 .sum_lutc_input = "datac";
defparam \ukp|connected~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y17_N5
cyclone_lcell \ukp|connected (
// Equation(s):
// \ukp|connected~regout  = DFFEAS(\ukp|connected~regout  $ (((\ukp|Equal9~0_combout  & (\ukp|always0~0_combout  & \ukp|connected~0_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|connected~regout ),
	.datab(\ukp|Equal9~0_combout ),
	.datac(\ukp|always0~0_combout ),
	.datad(\ukp|connected~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|connected~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|connected .lut_mask = "6aaa";
defparam \ukp|connected .operation_mode = "normal";
defparam \ukp|connected .output_mode = "reg_only";
defparam \ukp|connected .register_cascade_mode = "off";
defparam \ukp|connected .sum_lutc_input = "datac";
defparam \ukp|connected .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N7
cyclone_lcell \ukp|record (
// Equation(s):
// \ukp|record~combout  = ((!\ukp|nak~regout  & (\ukp|connected~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|nak~regout ),
	.datac(\ukp|connected~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|record~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|record .lut_mask = "3030";
defparam \ukp|record .operation_mode = "normal";
defparam \ukp|record .output_mode = "comb_only";
defparam \ukp|record .register_cascade_mode = "off";
defparam \ukp|record .sum_lutc_input = "datac";
defparam \ukp|record .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N6
cyclone_lcell \ukp|keymap|Mux6~1 (
// Equation(s):
// \ukp|keymap|Mux6~1_combout  = ((\ukp|data [2] & (\ukp|keymap|Mux6~0_combout  & !\ukp|data [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|data [2]),
	.datac(\ukp|keymap|Mux6~0_combout ),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~1 .lut_mask = "00c0";
defparam \ukp|keymap|Mux6~1 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~1 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~1 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~1 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N3
cyclone_lcell \ukp|keymap|Mux6~7 (
// Equation(s):
// \ukp|keymap|Mux6~7_combout  = (\ukp|data [0] & ((\ukp|data [3]) # ((\ukp|data [1] & \ukp|data [2])))) # (!\ukp|data [0] & (!\ukp|data [2] & (\ukp|data [1] $ (\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~7 .lut_mask = "ab84";
defparam \ukp|keymap|Mux6~7 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~7 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~7 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~7 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y20_N3
cyclone_lcell \ukp|keymap|Mux6~6 (
// Equation(s):
// \ukp|keymap|Mux6~6_combout  = (\ukp|keymap|Mux4~0  & (!\ukp|data [2] & (!\ukp|data [1] & \ukp|data [0])))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux4~0 ),
	.datab(\ukp|data [2]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~6 .lut_mask = "0200";
defparam \ukp|keymap|Mux6~6 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~6 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~6 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~6 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N9
cyclone_lcell \ukp|keymap|Mux6~8 (
// Equation(s):
// \ukp|keymap|Mux6~8_combout  = (\ukp|data [4] & (!\ukp|data [5] & ((\ukp|keymap|Mux6~7_combout ) # (\ukp|keymap|Mux6~6_combout )))) # (!\ukp|data [4] & (\ukp|data [5] & ((\ukp|keymap|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [5]),
	.datac(\ukp|keymap|Mux6~7_combout ),
	.datad(\ukp|keymap|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~8 .lut_mask = "6620";
defparam \ukp|keymap|Mux6~8 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~8 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~8 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~8 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y20_N2
cyclone_lcell \ukp|keymap|Mux6~10 (
// Equation(s):
// \ukp|keymap|Mux6~10_combout  = (\ukp|data [5] & ((\ukp|keymap|Mux6~3  & (!\ukp|data [2])) # (!\ukp|keymap|Mux6~3  & ((!\ukp|keymap|Mux6~2 ))))) # (!\ukp|data [5] & ((\ukp|keymap|Mux6~3  & ((!\ukp|keymap|Mux6~2 ))) # (!\ukp|keymap|Mux6~3  & ((\ukp|data 
// [2]) # (\ukp|keymap|Mux6~2 )))))

	.clk(gnd),
	.dataa(\ukp|data [5]),
	.datab(\ukp|keymap|Mux6~3 ),
	.datac(\ukp|data [2]),
	.datad(\ukp|keymap|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~10 .lut_mask = "197e";
defparam \ukp|keymap|Mux6~10 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~10 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~10 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~10 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y20_N4
cyclone_lcell \ukp|keymap|Mux6~11 (
// Equation(s):
// \ukp|keymap|Mux6~11_combout  = (\ukp|data [0] & (\ukp|keymap|Mux6~2  & (\ukp|keymap|Mux6~3  $ (!\ukp|keymap|Mux6~10_combout )))) # (!\ukp|data [0] & ((\ukp|keymap|Mux6~10_combout ) # ((\ukp|keymap|Mux6~3  & \ukp|keymap|Mux6~2 ))))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|keymap|Mux6~3 ),
	.datac(\ukp|keymap|Mux6~10_combout ),
	.datad(\ukp|keymap|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~11 .lut_mask = "d650";
defparam \ukp|keymap|Mux6~11 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~11 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~11 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~11 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N1
cyclone_lcell \ukp|keymap|Mux6~5 (
// Equation(s):
// \ukp|keymap|Mux6~5_combout  = (\ukp|data [6] & (((\ukp|timing [0])))) # (!\ukp|data [6] & ((\ukp|timing [0] & (\ukp|keymap|Mux6~11_combout )) # (!\ukp|timing [0] & ((\ukp|keymap|Mux6~4_combout )))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux6~11_combout ),
	.datab(\ukp|data [6]),
	.datac(\ukp|timing [0]),
	.datad(\ukp|keymap|Mux6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux6~5 .lut_mask = "e3e0";
defparam \ukp|keymap|Mux6~5 .operation_mode = "normal";
defparam \ukp|keymap|Mux6~5 .output_mode = "comb_only";
defparam \ukp|keymap|Mux6~5 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux6~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N2
cyclone_lcell \ukp|keymap|data[0] (
// Equation(s):
// \ukp|keymap|data [0] = DFFEAS((\ukp|data [6] & ((\ukp|keymap|Mux6~5_combout  & ((\ukp|keymap|Mux6~8_combout ))) # (!\ukp|keymap|Mux6~5_combout  & (\ukp|keymap|Mux6~1_combout )))) # (!\ukp|data [6] & (((\ukp|keymap|Mux6~5_combout )))), 
// GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|keymap|Mux6~1_combout ),
	.datab(\ukp|data [6]),
	.datac(\ukp|keymap|Mux6~8_combout ),
	.datad(\ukp|keymap|Mux6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[0] .lut_mask = "f388";
defparam \ukp|keymap|data[0] .operation_mode = "normal";
defparam \ukp|keymap|data[0] .output_mode = "reg_only";
defparam \ukp|keymap|data[0] .register_cascade_mode = "off";
defparam \ukp|keymap|data[0] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N3
cyclone_lcell \ukp|record1 (
// Equation(s):
// \ukp|keydata[1]~0  = (!\ukp|keymap|data [1] & (!\ukp|Equal11~1_combout  & (F1_record1 & \ukp|keymap|data [0])))
// \ukp|record1~regout  = DFFEAS(\ukp|keydata[1]~0 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|record~combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|keymap|data [1]),
	.datab(\ukp|Equal11~1_combout ),
	.datac(\ukp|record~combout ),
	.datad(\ukp|keymap|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[1]~0 ),
	.regout(\ukp|record1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|record1 .lut_mask = "1000";
defparam \ukp|record1 .operation_mode = "normal";
defparam \ukp|record1 .output_mode = "reg_and_comb";
defparam \ukp|record1 .register_cascade_mode = "off";
defparam \ukp|record1 .sum_lutc_input = "qfbk";
defparam \ukp|record1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y19_N8
cyclone_lcell \ukp|interval[2] (
// Equation(s):
// \ukp|kbd_adr_in[2]~2  = (\ukp|record1~regout  & (\ukp|keymap|data [4] & (!\ukp|Equal11~1_combout ))) # (!\ukp|record1~regout  & (((F1_interval[2]))))
// \ukp|interval [2] = DFFEAS(\ukp|kbd_adr_in[2]~2 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|Add4~55_combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|keymap|data [4]),
	.datab(\ukp|Equal11~1_combout ),
	.datac(\ukp|Add4~55_combout ),
	.datad(\ukp|record1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|kbd_adr_in[2]~2 ),
	.regout(\ukp|interval [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[2] .lut_mask = "22f0";
defparam \ukp|interval[2] .operation_mode = "normal";
defparam \ukp|interval[2] .output_mode = "reg_and_comb";
defparam \ukp|interval[2] .register_cascade_mode = "off";
defparam \ukp|interval[2] .sum_lutc_input = "qfbk";
defparam \ukp|interval[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y16_N6
cyclone_lcell \ukp|Add4~50 (
// Equation(s):
// \ukp|Add4~50_combout  = (\ukp|interval [3] $ (((!\ukp|Add4~67  & \ukp|Add4~57 ) # (\ukp|Add4~67  & \ukp|Add4~57COUT1_84 ))))
// \ukp|Add4~52  = CARRY(((!\ukp|Add4~57 ) # (!\ukp|interval [3])))
// \ukp|Add4~52COUT1_86  = CARRY(((!\ukp|Add4~57COUT1_84 ) # (!\ukp|interval [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|interval [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~67 ),
	.cin0(\ukp|Add4~57 ),
	.cin1(\ukp|Add4~57COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~50_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~52 ),
	.cout1(\ukp|Add4~52COUT1_86 ));
// synopsys translate_off
defparam \ukp|Add4~50 .cin0_used = "true";
defparam \ukp|Add4~50 .cin1_used = "true";
defparam \ukp|Add4~50 .cin_used = "true";
defparam \ukp|Add4~50 .lut_mask = "3c3f";
defparam \ukp|Add4~50 .operation_mode = "arithmetic";
defparam \ukp|Add4~50 .output_mode = "comb_only";
defparam \ukp|Add4~50 .register_cascade_mode = "off";
defparam \ukp|Add4~50 .sum_lutc_input = "cin";
defparam \ukp|Add4~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N7
cyclone_lcell \ukp|interval[3] (
// Equation(s):
// \ukp|kbd_adr_in[3]~3  = (\ukp|record1~regout  & (\ukp|keymap|data [5] & (!\ukp|Equal11~1_combout ))) # (!\ukp|record1~regout  & (((F1_interval[3]))))
// \ukp|interval [3] = DFFEAS(\ukp|kbd_adr_in[3]~3 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|Add4~50_combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|keymap|data [5]),
	.datab(\ukp|Equal11~1_combout ),
	.datac(\ukp|Add4~50_combout ),
	.datad(\ukp|record1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|kbd_adr_in[3]~3 ),
	.regout(\ukp|interval [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[3] .lut_mask = "22f0";
defparam \ukp|interval[3] .operation_mode = "normal";
defparam \ukp|interval[3] .output_mode = "reg_and_comb";
defparam \ukp|interval[3] .register_cascade_mode = "off";
defparam \ukp|interval[3] .sum_lutc_input = "qfbk";
defparam \ukp|interval[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y16_N7
cyclone_lcell \ukp|Add4~45 (
// Equation(s):
// \ukp|Add4~45_combout  = \ukp|interval [4] $ ((((!(!\ukp|Add4~67  & \ukp|Add4~52 ) # (\ukp|Add4~67  & \ukp|Add4~52COUT1_86 )))))
// \ukp|Add4~47  = CARRY((\ukp|interval [4] & ((!\ukp|Add4~52 ))))
// \ukp|Add4~47COUT1_88  = CARRY((\ukp|interval [4] & ((!\ukp|Add4~52COUT1_86 ))))

	.clk(gnd),
	.dataa(\ukp|interval [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~67 ),
	.cin0(\ukp|Add4~52 ),
	.cin1(\ukp|Add4~52COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~45_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~47 ),
	.cout1(\ukp|Add4~47COUT1_88 ));
// synopsys translate_off
defparam \ukp|Add4~45 .cin0_used = "true";
defparam \ukp|Add4~45 .cin1_used = "true";
defparam \ukp|Add4~45 .cin_used = "true";
defparam \ukp|Add4~45 .lut_mask = "a50a";
defparam \ukp|Add4~45 .operation_mode = "arithmetic";
defparam \ukp|Add4~45 .output_mode = "comb_only";
defparam \ukp|Add4~45 .register_cascade_mode = "off";
defparam \ukp|Add4~45 .sum_lutc_input = "cin";
defparam \ukp|Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y16_N1
cyclone_lcell \ukp|interval[4] (
// Equation(s):
// \ukp|Equal0~2  = (\ukp|interval [5] & (!\ukp|interval [3] & (!F1_interval[4] & !\ukp|interval [2])))
// \ukp|interval [4] = DFFEAS(\ukp|Equal0~2 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|Add4~45_combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|interval [5]),
	.datab(\ukp|interval [3]),
	.datac(\ukp|Add4~45_combout ),
	.datad(\ukp|interval [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal0~2 ),
	.regout(\ukp|interval [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[4] .lut_mask = "0002";
defparam \ukp|interval[4] .operation_mode = "normal";
defparam \ukp|interval[4] .output_mode = "reg_and_comb";
defparam \ukp|interval[4] .register_cascade_mode = "off";
defparam \ukp|interval[4] .sum_lutc_input = "qfbk";
defparam \ukp|interval[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y16_N8
cyclone_lcell \ukp|Add4~40 (
// Equation(s):
// \ukp|Add4~40_combout  = \ukp|interval [5] $ (((((!\ukp|Add4~67  & \ukp|Add4~47 ) # (\ukp|Add4~67  & \ukp|Add4~47COUT1_88 )))))
// \ukp|Add4~42  = CARRY(((!\ukp|Add4~47 )) # (!\ukp|interval [5]))
// \ukp|Add4~42COUT1_90  = CARRY(((!\ukp|Add4~47COUT1_88 )) # (!\ukp|interval [5]))

	.clk(gnd),
	.dataa(\ukp|interval [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~67 ),
	.cin0(\ukp|Add4~47 ),
	.cin1(\ukp|Add4~47COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~42 ),
	.cout1(\ukp|Add4~42COUT1_90 ));
// synopsys translate_off
defparam \ukp|Add4~40 .cin0_used = "true";
defparam \ukp|Add4~40 .cin1_used = "true";
defparam \ukp|Add4~40 .cin_used = "true";
defparam \ukp|Add4~40 .lut_mask = "5a5f";
defparam \ukp|Add4~40 .operation_mode = "arithmetic";
defparam \ukp|Add4~40 .output_mode = "comb_only";
defparam \ukp|Add4~40 .register_cascade_mode = "off";
defparam \ukp|Add4~40 .sum_lutc_input = "cin";
defparam \ukp|Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N7
cyclone_lcell \ukp|interval[5] (
// Equation(s):
// \ukp|interval [5] = DFFEAS(((\ukp|Add4~40_combout  & ((!\ukp|Equal0~4_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|Add4~40_combout ),
	.datac(vcc),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[5] .lut_mask = "00cc";
defparam \ukp|interval[5] .operation_mode = "normal";
defparam \ukp|interval[5] .output_mode = "reg_only";
defparam \ukp|interval[5] .register_cascade_mode = "off";
defparam \ukp|interval[5] .sum_lutc_input = "datac";
defparam \ukp|interval[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y16_N9
cyclone_lcell \ukp|Add4~30 (
// Equation(s):
// \ukp|Add4~30_combout  = \ukp|interval [6] $ ((((!(!\ukp|Add4~67  & \ukp|Add4~42 ) # (\ukp|Add4~67  & \ukp|Add4~42COUT1_90 )))))
// \ukp|Add4~32  = CARRY((\ukp|interval [6] & ((!\ukp|Add4~42COUT1_90 ))))

	.clk(gnd),
	.dataa(\ukp|interval [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~67 ),
	.cin0(\ukp|Add4~42 ),
	.cin1(\ukp|Add4~42COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~30_combout ),
	.regout(),
	.cout(\ukp|Add4~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Add4~30 .cin0_used = "true";
defparam \ukp|Add4~30 .cin1_used = "true";
defparam \ukp|Add4~30 .cin_used = "true";
defparam \ukp|Add4~30 .lut_mask = "a50a";
defparam \ukp|Add4~30 .operation_mode = "arithmetic";
defparam \ukp|Add4~30 .output_mode = "comb_only";
defparam \ukp|Add4~30 .register_cascade_mode = "off";
defparam \ukp|Add4~30 .sum_lutc_input = "cin";
defparam \ukp|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N4
cyclone_lcell \ukp|interval[6] (
// Equation(s):
// \ukp|interval [6] = DFFEAS(((\ukp|Add4~30_combout  & ((!\ukp|Equal0~4_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(\ukp|Add4~30_combout ),
	.datac(vcc),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[6] .lut_mask = "00cc";
defparam \ukp|interval[6] .operation_mode = "normal";
defparam \ukp|interval[6] .output_mode = "reg_only";
defparam \ukp|interval[6] .register_cascade_mode = "off";
defparam \ukp|interval[6] .sum_lutc_input = "datac";
defparam \ukp|interval[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N0
cyclone_lcell \ukp|Add4~25 (
// Equation(s):
// \ukp|Add4~25_combout  = \ukp|interval [7] $ ((((\ukp|Add4~32 ))))
// \ukp|Add4~27  = CARRY(((!\ukp|Add4~32 )) # (!\ukp|interval [7]))
// \ukp|Add4~27COUT1_92  = CARRY(((!\ukp|Add4~32 )) # (!\ukp|interval [7]))

	.clk(gnd),
	.dataa(\ukp|interval [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~27 ),
	.cout1(\ukp|Add4~27COUT1_92 ));
// synopsys translate_off
defparam \ukp|Add4~25 .cin_used = "true";
defparam \ukp|Add4~25 .lut_mask = "5a5f";
defparam \ukp|Add4~25 .operation_mode = "arithmetic";
defparam \ukp|Add4~25 .output_mode = "comb_only";
defparam \ukp|Add4~25 .register_cascade_mode = "off";
defparam \ukp|Add4~25 .sum_lutc_input = "cin";
defparam \ukp|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N3
cyclone_lcell \ukp|interval[7] (
// Equation(s):
// \ukp|interval [7] = DFFEAS((((\ukp|Add4~25_combout  & !\ukp|Equal0~4_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|Add4~25_combout ),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[7] .lut_mask = "00f0";
defparam \ukp|interval[7] .operation_mode = "normal";
defparam \ukp|interval[7] .output_mode = "reg_only";
defparam \ukp|interval[7] .register_cascade_mode = "off";
defparam \ukp|interval[7] .sum_lutc_input = "datac";
defparam \ukp|interval[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N1
cyclone_lcell \ukp|Add4~35 (
// Equation(s):
// \ukp|Add4~35_combout  = (\ukp|interval [8] $ ((!(!\ukp|Add4~32  & \ukp|Add4~27 ) # (\ukp|Add4~32  & \ukp|Add4~27COUT1_92 ))))
// \ukp|Add4~37  = CARRY(((\ukp|interval [8] & !\ukp|Add4~27 )))
// \ukp|Add4~37COUT1_94  = CARRY(((\ukp|interval [8] & !\ukp|Add4~27COUT1_92 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|interval [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~32 ),
	.cin0(\ukp|Add4~27 ),
	.cin1(\ukp|Add4~27COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~37 ),
	.cout1(\ukp|Add4~37COUT1_94 ));
// synopsys translate_off
defparam \ukp|Add4~35 .cin0_used = "true";
defparam \ukp|Add4~35 .cin1_used = "true";
defparam \ukp|Add4~35 .cin_used = "true";
defparam \ukp|Add4~35 .lut_mask = "c30c";
defparam \ukp|Add4~35 .operation_mode = "arithmetic";
defparam \ukp|Add4~35 .output_mode = "comb_only";
defparam \ukp|Add4~35 .register_cascade_mode = "off";
defparam \ukp|Add4~35 .sum_lutc_input = "cin";
defparam \ukp|Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N5
cyclone_lcell \ukp|interval[8] (
// Equation(s):
// \ukp|Equal0~1  = (\ukp|interval [9] & (\ukp|interval [6] & (!F1_interval[8] & \ukp|interval [7])))
// \ukp|interval [8] = DFFEAS(\ukp|Equal0~1 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|Add4~35_combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|interval [9]),
	.datab(\ukp|interval [6]),
	.datac(\ukp|Add4~35_combout ),
	.datad(\ukp|interval [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal0~1 ),
	.regout(\ukp|interval [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[8] .lut_mask = "0800";
defparam \ukp|interval[8] .operation_mode = "normal";
defparam \ukp|interval[8] .output_mode = "reg_and_comb";
defparam \ukp|interval[8] .register_cascade_mode = "off";
defparam \ukp|interval[8] .sum_lutc_input = "qfbk";
defparam \ukp|interval[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y15_N2
cyclone_lcell \ukp|Add4~20 (
// Equation(s):
// \ukp|Add4~20_combout  = \ukp|interval [9] $ (((((!\ukp|Add4~32  & \ukp|Add4~37 ) # (\ukp|Add4~32  & \ukp|Add4~37COUT1_94 )))))
// \ukp|Add4~22  = CARRY(((!\ukp|Add4~37 )) # (!\ukp|interval [9]))
// \ukp|Add4~22COUT1_96  = CARRY(((!\ukp|Add4~37COUT1_94 )) # (!\ukp|interval [9]))

	.clk(gnd),
	.dataa(\ukp|interval [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~32 ),
	.cin0(\ukp|Add4~37 ),
	.cin1(\ukp|Add4~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~22 ),
	.cout1(\ukp|Add4~22COUT1_96 ));
// synopsys translate_off
defparam \ukp|Add4~20 .cin0_used = "true";
defparam \ukp|Add4~20 .cin1_used = "true";
defparam \ukp|Add4~20 .cin_used = "true";
defparam \ukp|Add4~20 .lut_mask = "5a5f";
defparam \ukp|Add4~20 .operation_mode = "arithmetic";
defparam \ukp|Add4~20 .output_mode = "comb_only";
defparam \ukp|Add4~20 .register_cascade_mode = "off";
defparam \ukp|Add4~20 .sum_lutc_input = "cin";
defparam \ukp|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N2
cyclone_lcell \ukp|interval[9] (
// Equation(s):
// \ukp|interval [9] = DFFEAS((((\ukp|Add4~20_combout  & !\ukp|Equal0~4_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|Add4~20_combout ),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[9] .lut_mask = "00f0";
defparam \ukp|interval[9] .operation_mode = "normal";
defparam \ukp|interval[9] .output_mode = "reg_only";
defparam \ukp|interval[9] .register_cascade_mode = "off";
defparam \ukp|interval[9] .sum_lutc_input = "datac";
defparam \ukp|interval[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N3
cyclone_lcell \ukp|Add4~10 (
// Equation(s):
// \ukp|Add4~10_combout  = \ukp|interval [10] $ ((((!(!\ukp|Add4~32  & \ukp|Add4~22 ) # (\ukp|Add4~32  & \ukp|Add4~22COUT1_96 )))))
// \ukp|Add4~12  = CARRY((\ukp|interval [10] & ((!\ukp|Add4~22 ))))
// \ukp|Add4~12COUT1_98  = CARRY((\ukp|interval [10] & ((!\ukp|Add4~22COUT1_96 ))))

	.clk(gnd),
	.dataa(\ukp|interval [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~32 ),
	.cin0(\ukp|Add4~22 ),
	.cin1(\ukp|Add4~22COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~12 ),
	.cout1(\ukp|Add4~12COUT1_98 ));
// synopsys translate_off
defparam \ukp|Add4~10 .cin0_used = "true";
defparam \ukp|Add4~10 .cin1_used = "true";
defparam \ukp|Add4~10 .cin_used = "true";
defparam \ukp|Add4~10 .lut_mask = "a50a";
defparam \ukp|Add4~10 .operation_mode = "arithmetic";
defparam \ukp|Add4~10 .output_mode = "comb_only";
defparam \ukp|Add4~10 .register_cascade_mode = "off";
defparam \ukp|Add4~10 .sum_lutc_input = "cin";
defparam \ukp|Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N8
cyclone_lcell \ukp|interval[10] (
// Equation(s):
// \ukp|interval [10] = DFFEAS((((\ukp|Add4~10_combout  & !\ukp|Equal0~4_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|Add4~10_combout ),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[10] .lut_mask = "00f0";
defparam \ukp|interval[10] .operation_mode = "normal";
defparam \ukp|interval[10] .output_mode = "reg_only";
defparam \ukp|interval[10] .register_cascade_mode = "off";
defparam \ukp|interval[10] .sum_lutc_input = "datac";
defparam \ukp|interval[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N4
cyclone_lcell \ukp|Add4~5 (
// Equation(s):
// \ukp|Add4~5_combout  = \ukp|interval [11] $ (((((!\ukp|Add4~32  & \ukp|Add4~12 ) # (\ukp|Add4~32  & \ukp|Add4~12COUT1_98 )))))
// \ukp|Add4~7  = CARRY(((!\ukp|Add4~12COUT1_98 )) # (!\ukp|interval [11]))

	.clk(gnd),
	.dataa(\ukp|interval [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~32 ),
	.cin0(\ukp|Add4~12 ),
	.cin1(\ukp|Add4~12COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~5_combout ),
	.regout(),
	.cout(\ukp|Add4~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Add4~5 .cin0_used = "true";
defparam \ukp|Add4~5 .cin1_used = "true";
defparam \ukp|Add4~5 .cin_used = "true";
defparam \ukp|Add4~5 .lut_mask = "5a5f";
defparam \ukp|Add4~5 .operation_mode = "arithmetic";
defparam \ukp|Add4~5 .output_mode = "comb_only";
defparam \ukp|Add4~5 .register_cascade_mode = "off";
defparam \ukp|Add4~5 .sum_lutc_input = "cin";
defparam \ukp|Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N9
cyclone_lcell \ukp|interval[11] (
// Equation(s):
// \ukp|interval [11] = DFFEAS((((\ukp|Add4~5_combout  & !\ukp|Equal0~4_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|Add4~5_combout ),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[11] .lut_mask = "00f0";
defparam \ukp|interval[11] .operation_mode = "normal";
defparam \ukp|interval[11] .output_mode = "reg_only";
defparam \ukp|interval[11] .register_cascade_mode = "off";
defparam \ukp|interval[11] .sum_lutc_input = "datac";
defparam \ukp|interval[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N5
cyclone_lcell \ukp|Add4~15 (
// Equation(s):
// \ukp|Add4~15_combout  = (\ukp|interval [12] $ ((!\ukp|Add4~7 )))
// \ukp|Add4~17  = CARRY(((\ukp|interval [12] & !\ukp|Add4~7 )))
// \ukp|Add4~17COUT1_100  = CARRY(((\ukp|interval [12] & !\ukp|Add4~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|interval [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ukp|Add4~17 ),
	.cout1(\ukp|Add4~17COUT1_100 ));
// synopsys translate_off
defparam \ukp|Add4~15 .cin_used = "true";
defparam \ukp|Add4~15 .lut_mask = "c30c";
defparam \ukp|Add4~15 .operation_mode = "arithmetic";
defparam \ukp|Add4~15 .output_mode = "comb_only";
defparam \ukp|Add4~15 .register_cascade_mode = "off";
defparam \ukp|Add4~15 .sum_lutc_input = "cin";
defparam \ukp|Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N8
cyclone_lcell \ukp|interval[12] (
// Equation(s):
// \ukp|Equal0~0  = (\ukp|interval [13] & (\ukp|interval [11] & (!F1_interval[12] & \ukp|interval [10])))
// \ukp|interval [12] = DFFEAS(\ukp|Equal0~0 , GLOBAL(\usbclk~combout ), VCC, , , \ukp|Add4~15_combout , , , VCC)

	.clk(\usbclk~combout ),
	.dataa(\ukp|interval [13]),
	.datab(\ukp|interval [11]),
	.datac(\ukp|Add4~15_combout ),
	.datad(\ukp|interval [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal0~0 ),
	.regout(\ukp|interval [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[12] .lut_mask = "0800";
defparam \ukp|interval[12] .operation_mode = "normal";
defparam \ukp|interval[12] .output_mode = "reg_and_comb";
defparam \ukp|interval[12] .register_cascade_mode = "off";
defparam \ukp|interval[12] .sum_lutc_input = "qfbk";
defparam \ukp|interval[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y15_N6
cyclone_lcell \ukp|Add4~0 (
// Equation(s):
// \ukp|Add4~0_combout  = \ukp|interval [13] $ (((((!\ukp|Add4~7  & \ukp|Add4~17 ) # (\ukp|Add4~7  & \ukp|Add4~17COUT1_100 )))))

	.clk(gnd),
	.dataa(\ukp|interval [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ukp|Add4~7 ),
	.cin0(\ukp|Add4~17 ),
	.cin1(\ukp|Add4~17COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Add4~0 .cin0_used = "true";
defparam \ukp|Add4~0 .cin1_used = "true";
defparam \ukp|Add4~0 .cin_used = "true";
defparam \ukp|Add4~0 .lut_mask = "5a5a";
defparam \ukp|Add4~0 .operation_mode = "normal";
defparam \ukp|Add4~0 .output_mode = "comb_only";
defparam \ukp|Add4~0 .register_cascade_mode = "off";
defparam \ukp|Add4~0 .sum_lutc_input = "cin";
defparam \ukp|Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y15_N7
cyclone_lcell \ukp|interval[13] (
// Equation(s):
// \ukp|interval [13] = DFFEAS((\ukp|Add4~0_combout  & (((!\ukp|Equal0~4_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|Add4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|interval [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|interval[13] .lut_mask = "00aa";
defparam \ukp|interval[13] .operation_mode = "normal";
defparam \ukp|interval[13] .output_mode = "reg_only";
defparam \ukp|interval[13] .register_cascade_mode = "off";
defparam \ukp|interval[13] .sum_lutc_input = "datac";
defparam \ukp|interval[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y15_N6
cyclone_lcell \ukp|Equal0~4 (
// Equation(s):
// \ukp|Equal0~4_combout  = (\ukp|Equal0~0  & (\ukp|Equal0~3  & (\ukp|Equal0~2  & \ukp|Equal0~1 )))

	.clk(gnd),
	.dataa(\ukp|Equal0~0 ),
	.datab(\ukp|Equal0~3 ),
	.datac(\ukp|Equal0~2 ),
	.datad(\ukp|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Equal0~4 .lut_mask = "8000";
defparam \ukp|Equal0~4 .operation_mode = "normal";
defparam \ukp|Equal0~4 .output_mode = "comb_only";
defparam \ukp|Equal0~4 .register_cascade_mode = "off";
defparam \ukp|Equal0~4 .sum_lutc_input = "datac";
defparam \ukp|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N3
cyclone_lcell \ukp|comb~3 (
// Equation(s):
// \ukp|comb~3_combout  = (!\ukp|Equal0~4_combout  & (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & \ukp|Equal9~0_combout )))

	.clk(gnd),
	.dataa(\ukp|Equal0~4_combout ),
	.datab(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\ukp|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~3 .lut_mask = "1000";
defparam \ukp|comb~3 .operation_mode = "normal";
defparam \ukp|comb~3 .output_mode = "comb_only";
defparam \ukp|comb~3 .register_cascade_mode = "off";
defparam \ukp|comb~3 .sum_lutc_input = "datac";
defparam \ukp|comb~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N1
cyclone_lcell \ukp|comb~5 (
// Equation(s):
// \ukp|comb~5_combout  = (\ukp|comb~3_combout ) # ((\ukp|comb~4_combout  & (\ukp|Equal9~1  & \ukp|Equal9~0_combout )))

	.clk(gnd),
	.dataa(\ukp|comb~4_combout ),
	.datab(\ukp|Equal9~1 ),
	.datac(\ukp|Equal9~0_combout ),
	.datad(\ukp|comb~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~5 .lut_mask = "ff80";
defparam \ukp|comb~5 .operation_mode = "normal";
defparam \ukp|comb~5 .output_mode = "comb_only";
defparam \ukp|comb~5 .register_cascade_mode = "off";
defparam \ukp|comb~5 .sum_lutc_input = "datac";
defparam \ukp|comb~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y17_N9
cyclone_lcell \ukp|inst_ready~0 (
// Equation(s):
// \ukp|inst_ready~0_combout  = (\ukp|inst_ready~regout  & ((\ukp|state.000~regout ) # ((!\ukp|comb~2_combout  & !\ukp|comb~5_combout ))))

	.clk(gnd),
	.dataa(\ukp|inst_ready~regout ),
	.datab(\ukp|state.000~regout ),
	.datac(\ukp|comb~2_combout ),
	.datad(\ukp|comb~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|inst_ready~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|inst_ready~0 .lut_mask = "888a";
defparam \ukp|inst_ready~0 .operation_mode = "normal";
defparam \ukp|inst_ready~0 .output_mode = "comb_only";
defparam \ukp|inst_ready~0 .register_cascade_mode = "off";
defparam \ukp|inst_ready~0 .sum_lutc_input = "datac";
defparam \ukp|inst_ready~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y17_N5
cyclone_lcell \ukp|inst_ready (
// Equation(s):
// \ukp|inst_ready~regout  = DFFEAS((((!\ukp|inst_ready~0_combout ))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ukp|inst_ready~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|inst_ready~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|inst_ready .lut_mask = "00ff";
defparam \ukp|inst_ready .operation_mode = "normal";
defparam \ukp|inst_ready .output_mode = "reg_only";
defparam \ukp|inst_ready .register_cascade_mode = "off";
defparam \ukp|inst_ready .sum_lutc_input = "datac";
defparam \ukp|inst_ready .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N4
cyclone_lcell \ukp|always0~1 (
// Equation(s):
// \ukp|always0~1_combout  = (\ukp|inst_ready~regout  & (!\ukp|state.000~regout  & ((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.clk(gnd),
	.dataa(\ukp|inst_ready~regout ),
	.datab(\ukp|state.000~regout ),
	.datac(vcc),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|always0~1 .lut_mask = "0022";
defparam \ukp|always0~1 .operation_mode = "normal";
defparam \ukp|always0~1 .output_mode = "comb_only";
defparam \ukp|always0~1 .register_cascade_mode = "off";
defparam \ukp|always0~1 .sum_lutc_input = "datac";
defparam \ukp|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y17_N3
cyclone_lcell \ukp|Mux0~0 (
// Equation(s):
// \ukp|Mux0~0_combout  = (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & (((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 )))) # (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & 
// ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & ((\ukp|nak~regout ))) # (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1  & (!\usb_dm~0 ))))

	.clk(gnd),
	.dataa(\usb_dm~0 ),
	.datab(\ukp|nak~regout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Mux0~0 .lut_mask = "fc05";
defparam \ukp|Mux0~0 .operation_mode = "normal";
defparam \ukp|Mux0~0 .output_mode = "comb_only";
defparam \ukp|Mux0~0 .register_cascade_mode = "off";
defparam \ukp|Mux0~0 .sum_lutc_input = "datac";
defparam \ukp|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N0
cyclone_lcell \ukp|Mux0~1 (
// Equation(s):
// \ukp|Mux0~1_combout  = (\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & ((\ukp|Mux0~0_combout  & (!\ukp|Equal3~2_combout )) # (!\ukp|Mux0~0_combout  & ((\ukp|connected~regout ))))) # (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0  & 
// (((\ukp|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ukp|Equal3~2_combout ),
	.datab(\ukp|connected~regout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|Mux0~1 .lut_mask = "5fc0";
defparam \ukp|Mux0~1 .operation_mode = "normal";
defparam \ukp|Mux0~1 .output_mode = "comb_only";
defparam \ukp|Mux0~1 .register_cascade_mode = "off";
defparam \ukp|Mux0~1 .sum_lutc_input = "datac";
defparam \ukp|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y17_N1
cyclone_lcell \ukp|cond (
// Equation(s):
// \ukp|cond~regout  = DFFEAS((\ukp|always0~1_combout  & ((\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & ((\ukp|Mux0~1_combout ))) # (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3  & (\ukp|cond~regout )))) # (!\ukp|always0~1_combout  & 
// (\ukp|cond~regout )), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|cond~regout ),
	.datab(\ukp|always0~1_combout ),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\ukp|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|cond~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|cond .lut_mask = "ea2a";
defparam \ukp|cond .operation_mode = "normal";
defparam \ukp|cond .output_mode = "reg_only";
defparam \ukp|cond .register_cascade_mode = "off";
defparam \ukp|cond .sum_lutc_input = "datac";
defparam \ukp|cond .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y16_N9
cyclone_lcell \ukp|branch (
// Equation(s):
// \ukp|branch~combout  = (((\ukp|cond~regout  & \ukp|state.S_B1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|cond~regout ),
	.datad(\ukp|state.S_B1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|branch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|branch .lut_mask = "f000";
defparam \ukp|branch .operation_mode = "normal";
defparam \ukp|branch .output_mode = "comb_only";
defparam \ukp|branch .register_cascade_mode = "off";
defparam \ukp|branch .sum_lutc_input = "datac";
defparam \ukp|branch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N4
cyclone_lcell \ukp|g (
// Equation(s):
// \ukp|g~regout  = DFFEAS((((!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ) # (!\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ))), GLOBAL(\usbclk~combout ), VCC, , \ukp|p~1_combout , , , , )

	.clk(\usbclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ukp|p~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|g~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|g .lut_mask = "0fff";
defparam \ukp|g .operation_mode = "normal";
defparam \ukp|g .output_mode = "reg_only";
defparam \ukp|g .register_cascade_mode = "off";
defparam \ukp|g .sum_lutc_input = "datac";
defparam \ukp|g .synch_mode = "off";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \I_CLK_21M~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I_CLK_21M~combout ),
	.regout(),
	.padio(I_CLK_21M));
// synopsys translate_off
defparam \I_CLK_21M~I .input_async_reset = "none";
defparam \I_CLK_21M~I .input_power_up = "low";
defparam \I_CLK_21M~I .input_register_mode = "none";
defparam \I_CLK_21M~I .input_sync_reset = "none";
defparam \I_CLK_21M~I .oe_async_reset = "none";
defparam \I_CLK_21M~I .oe_power_up = "low";
defparam \I_CLK_21M~I .oe_register_mode = "none";
defparam \I_CLK_21M~I .oe_sync_reset = "none";
defparam \I_CLK_21M~I .operation_mode = "input";
defparam \I_CLK_21M~I .output_async_reset = "none";
defparam \I_CLK_21M~I .output_power_up = "low";
defparam \I_CLK_21M~I .output_register_mode = "none";
defparam \I_CLK_21M~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_153,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \I_nRESET~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I_nRESET~combout ),
	.regout(),
	.padio(I_nRESET));
// synopsys translate_off
defparam \I_nRESET~I .input_async_reset = "none";
defparam \I_nRESET~I .input_power_up = "low";
defparam \I_nRESET~I .input_register_mode = "none";
defparam \I_nRESET~I .input_sync_reset = "none";
defparam \I_nRESET~I .oe_async_reset = "none";
defparam \I_nRESET~I .oe_power_up = "low";
defparam \I_nRESET~I .oe_register_mode = "none";
defparam \I_nRESET~I .oe_sync_reset = "none";
defparam \I_nRESET~I .operation_mode = "input";
defparam \I_nRESET~I .output_async_reset = "none";
defparam \I_nRESET~I .output_power_up = "low";
defparam \I_nRESET~I .output_register_mode = "none";
defparam \I_nRESET~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y15_N4
cyclone_lcell reset1(
// Equation(s):
// \reset1~regout  = DFFEAS((((!\I_nRESET~combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I_nRESET~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reset1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam reset1.lut_mask = "00ff";
defparam reset1.operation_mode = "normal";
defparam reset1.output_mode = "reg_only";
defparam reset1.register_cascade_mode = "off";
defparam reset1.sum_lutc_input = "datac";
defparam reset1.synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y17_N9
cyclone_lcell \ukp|comb~7 (
// Equation(s):
// \ukp|comb~7_combout  = (\ukp|comb~6_combout  & ((\ukp|bitadr [5] & (\ukp|bitadr [3] $ (\ukp|bitadr [4]))) # (!\ukp|bitadr [5] & (\ukp|bitadr [3] & \ukp|bitadr [4]))))

	.clk(gnd),
	.dataa(\ukp|bitadr [5]),
	.datab(\ukp|comb~6_combout ),
	.datac(\ukp|bitadr [3]),
	.datad(\ukp|bitadr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~7 .lut_mask = "4880";
defparam \ukp|comb~7 .operation_mode = "normal";
defparam \ukp|comb~7 .output_mode = "comb_only";
defparam \ukp|comb~7 .register_cascade_mode = "off";
defparam \ukp|comb~7 .sum_lutc_input = "datac";
defparam \ukp|comb~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N4
cyclone_lcell \ukp|comb~8 (
// Equation(s):
// \ukp|comb~8_combout  = ((!\ukp|timing [1] & (!\ukp|timing [2] & \ukp|comb~7_combout ))) # (!\ukp|record1~regout )

	.clk(gnd),
	.dataa(\ukp|timing [1]),
	.datab(\ukp|timing [2]),
	.datac(\ukp|comb~7_combout ),
	.datad(\ukp|record1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~8 .lut_mask = "10ff";
defparam \ukp|comb~8 .operation_mode = "normal";
defparam \ukp|comb~8 .output_mode = "comb_only";
defparam \ukp|comb~8 .register_cascade_mode = "off";
defparam \ukp|comb~8 .sum_lutc_input = "datac";
defparam \ukp|comb~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y19_N7
cyclone_lcell \ukp|keymap|WideOr0~0 (
// Equation(s):
// \ukp|keymap|WideOr0~0_combout  = (\ukp|data [3]) # ((\ukp|data [2] & ((!\ukp|data [1]) # (!\ukp|data [0]))))

	.clk(gnd),
	.dataa(\ukp|data [0]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~0 .lut_mask = "ff70";
defparam \ukp|keymap|WideOr0~0 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~0 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~0 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~0 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N9
cyclone_lcell \ukp|keymap|WideOr0~10 (
// Equation(s):
// \ukp|keymap|WideOr0~10_combout  = (\ukp|keymap|WideOr0~9  & ((\ukp|data [4]) # (\ukp|data [1] $ (!\ukp|data [3])))) # (!\ukp|keymap|WideOr0~9  & (\ukp|data [1] & (\ukp|data [4] & \ukp|data [3])))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|keymap|WideOr0~9 ),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~10 .lut_mask = "e8c4";
defparam \ukp|keymap|WideOr0~10 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~10 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~10 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~10 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N2
cyclone_lcell \ukp|keymap|WideOr0~1 (
// Equation(s):
// \ukp|keymap|WideOr0~1_combout  = (\ukp|data [5] & (!\ukp|data [4] & (!\ukp|keymap|WideOr0~0_combout ))) # (!\ukp|data [5] & (((\ukp|keymap|WideOr0~10_combout ))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|keymap|WideOr0~0_combout ),
	.datac(\ukp|keymap|WideOr0~10_combout ),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~1 .lut_mask = "11f0";
defparam \ukp|keymap|WideOr0~1 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~1 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~1 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~1 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N6
cyclone_lcell \ukp|keymap|WideOr0~6 (
// Equation(s):
// \ukp|keymap|WideOr0~6_combout  = (\ukp|data [4] & (\ukp|data [1] & (\ukp|data [0] & \ukp|data [5])))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~6 .lut_mask = "8000";
defparam \ukp|keymap|WideOr0~6 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~6 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~6 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~6 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N7
cyclone_lcell \ukp|keymap|WideOr0~4 (
// Equation(s):
// \ukp|keymap|WideOr0~4_combout  = (\ukp|data [4] & (((\ukp|data [0]) # (!\ukp|data [5])) # (!\ukp|data [1]))) # (!\ukp|data [4] & (((\ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~4 .lut_mask = "f7aa";
defparam \ukp|keymap|WideOr0~4 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~4 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~4 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N1
cyclone_lcell \ukp|keymap|WideOr0~3 (
// Equation(s):
// \ukp|keymap|WideOr0~3_combout  = (\ukp|data [4] & (!\ukp|data [1] & (\ukp|data [0] & \ukp|data [5])))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~3 .lut_mask = "2000";
defparam \ukp|keymap|WideOr0~3 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~3 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~3 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~3 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N8
cyclone_lcell \ukp|keymap|WideOr0~5 (
// Equation(s):
// \ukp|keymap|WideOr0~5_combout  = (\ukp|data [2] & (((\ukp|data [3]) # (!\ukp|keymap|WideOr0~3_combout )))) # (!\ukp|data [2] & (\ukp|keymap|WideOr0~4_combout  & (!\ukp|data [3])))

	.clk(gnd),
	.dataa(\ukp|keymap|WideOr0~4_combout ),
	.datab(\ukp|data [2]),
	.datac(\ukp|data [3]),
	.datad(\ukp|keymap|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~5 .lut_mask = "c2ce";
defparam \ukp|keymap|WideOr0~5 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~5 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~5 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N5
cyclone_lcell \ukp|keymap|WideOr0~2 (
// Equation(s):
// \ukp|keymap|WideOr0~2_combout  = (\ukp|data [0] & (\ukp|data [5] & (\ukp|data [4] $ (\ukp|data [1]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [1]),
	.datac(\ukp|data [0]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~2 .lut_mask = "6000";
defparam \ukp|keymap|WideOr0~2 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~2 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~2 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N3
cyclone_lcell \ukp|keymap|WideOr0~7 (
// Equation(s):
// \ukp|keymap|WideOr0~7_combout  = (\ukp|keymap|WideOr0~5_combout  & (((!\ukp|data [3])) # (!\ukp|keymap|WideOr0~6_combout ))) # (!\ukp|keymap|WideOr0~5_combout  & (((\ukp|data [3] & !\ukp|keymap|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\ukp|keymap|WideOr0~6_combout ),
	.datab(\ukp|keymap|WideOr0~5_combout ),
	.datac(\ukp|data [3]),
	.datad(\ukp|keymap|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|WideOr0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|WideOr0~7 .lut_mask = "4c7c";
defparam \ukp|keymap|WideOr0~7 .operation_mode = "normal";
defparam \ukp|keymap|WideOr0~7 .output_mode = "comb_only";
defparam \ukp|keymap|WideOr0~7 .register_cascade_mode = "off";
defparam \ukp|keymap|WideOr0~7 .sum_lutc_input = "datac";
defparam \ukp|keymap|WideOr0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N9
cyclone_lcell \ukp|keymap|data[7] (
// Equation(s):
// \ukp|keymap|data [7] = DFFEAS((\ukp|data [6] & (((\ukp|keymap|WideOr0~1_combout )))) # (!\ukp|data [6] & (((\ukp|keymap|WideOr0~7_combout )))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [6]),
	.datab(vcc),
	.datac(\ukp|keymap|WideOr0~1_combout ),
	.datad(\ukp|keymap|WideOr0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[7] .lut_mask = "f5a0";
defparam \ukp|keymap|data[7] .operation_mode = "normal";
defparam \ukp|keymap|data[7] .output_mode = "reg_only";
defparam \ukp|keymap|data[7] .register_cascade_mode = "off";
defparam \ukp|keymap|data[7] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N1
cyclone_lcell \ukp|comb~9 (
// Equation(s):
// \ukp|comb~9_combout  = (((\ukp|Equal11~1_combout ) # (\ukp|keymap|data [7])) # (!\ukp|record1~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ukp|record1~regout ),
	.datac(\ukp|Equal11~1_combout ),
	.datad(\ukp|keymap|data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|comb~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|comb~9 .lut_mask = "fff3";
defparam \ukp|comb~9 .operation_mode = "normal";
defparam \ukp|comb~9 .output_mode = "comb_only";
defparam \ukp|comb~9 .register_cascade_mode = "off";
defparam \ukp|comb~9 .sum_lutc_input = "datac";
defparam \ukp|comb~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N6
cyclone_lcell \Z80|seq|Equal3~0 (
// Equation(s):
// \Z80|seq|Equal3~0_combout  = (\Z80|seq|state [3] & (!\Z80|seq|state [0] & (!\Z80|seq|state [1] & \Z80|seq|state [2])))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~0 .lut_mask = "0200";
defparam \Z80|seq|Equal3~0 .operation_mode = "normal";
defparam \Z80|seq|Equal3~0 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~0 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~0 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N5
cyclone_lcell \Z80|seq|start (
// Equation(s):
// \Z80|seq|start~regout  = DFFEAS((\reset~combout ) # ((\Z80|seq|busack~regout  & (\Z80|seq|start~regout )) # (!\Z80|seq|busack~regout  & ((!\waitreq~1_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|seq|start~regout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|start .lut_mask = "eaef";
defparam \Z80|seq|start .operation_mode = "normal";
defparam \Z80|seq|start .output_mode = "reg_only";
defparam \Z80|seq|start .register_cascade_mode = "off";
defparam \Z80|seq|start .sum_lutc_input = "datac";
defparam \Z80|seq|start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y19_N0
cyclone_lcell \waitcount[0] (
// Equation(s):
// waitcount[0] = DFFEAS(((!waitcount[0])), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \Z80|seq|start~regout , )
// \waitcount[0]~1  = CARRY(((waitcount[0])))
// \waitcount[0]~1COUT1_16  = CARRY(((waitcount[0])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(waitcount[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Z80|seq|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(waitcount[0]),
	.cout(),
	.cout0(\waitcount[0]~1 ),
	.cout1(\waitcount[0]~1COUT1_16 ));
// synopsys translate_off
defparam \waitcount[0] .lut_mask = "33cc";
defparam \waitcount[0] .operation_mode = "arithmetic";
defparam \waitcount[0] .output_mode = "reg_only";
defparam \waitcount[0] .register_cascade_mode = "off";
defparam \waitcount[0] .sum_lutc_input = "datac";
defparam \waitcount[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y19_N1
cyclone_lcell \waitcount[1] (
// Equation(s):
// waitcount[1] = DFFEAS(waitcount[1] $ ((((\waitcount[0]~1 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \Z80|seq|start~regout , )
// \waitcount[1]~3  = CARRY(((!\waitcount[0]~1 )) # (!waitcount[1]))
// \waitcount[1]~3COUT1_18  = CARRY(((!\waitcount[0]~1COUT1_16 )) # (!waitcount[1]))

	.clk(\I_CLK_21M~combout ),
	.dataa(waitcount[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Z80|seq|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\waitcount[0]~1 ),
	.cin1(\waitcount[0]~1COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(waitcount[1]),
	.cout(),
	.cout0(\waitcount[1]~3 ),
	.cout1(\waitcount[1]~3COUT1_18 ));
// synopsys translate_off
defparam \waitcount[1] .cin0_used = "true";
defparam \waitcount[1] .cin1_used = "true";
defparam \waitcount[1] .lut_mask = "5a5f";
defparam \waitcount[1] .operation_mode = "arithmetic";
defparam \waitcount[1] .output_mode = "reg_only";
defparam \waitcount[1] .register_cascade_mode = "off";
defparam \waitcount[1] .sum_lutc_input = "cin";
defparam \waitcount[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y19_N2
cyclone_lcell \waitcount[2] (
// Equation(s):
// waitcount[2] = DFFEAS(waitcount[2] $ ((((!\waitcount[1]~3 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \Z80|seq|start~regout , )
// \waitcount[2]~5  = CARRY((waitcount[2] & ((!\waitcount[1]~3 ))))
// \waitcount[2]~5COUT1_20  = CARRY((waitcount[2] & ((!\waitcount[1]~3COUT1_18 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(waitcount[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Z80|seq|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\waitcount[1]~3 ),
	.cin1(\waitcount[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(waitcount[2]),
	.cout(),
	.cout0(\waitcount[2]~5 ),
	.cout1(\waitcount[2]~5COUT1_20 ));
// synopsys translate_off
defparam \waitcount[2] .cin0_used = "true";
defparam \waitcount[2] .cin1_used = "true";
defparam \waitcount[2] .lut_mask = "a50a";
defparam \waitcount[2] .operation_mode = "arithmetic";
defparam \waitcount[2] .output_mode = "reg_only";
defparam \waitcount[2] .register_cascade_mode = "off";
defparam \waitcount[2] .sum_lutc_input = "cin";
defparam \waitcount[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y19_N3
cyclone_lcell \waitcount[3] (
// Equation(s):
// waitcount[3] = DFFEAS((waitcount[3] $ ((\waitcount[2]~5 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \Z80|seq|start~regout , )
// \waitcount[3]~7  = CARRY(((!\waitcount[2]~5 ) # (!waitcount[3])))
// \waitcount[3]~7COUT1_22  = CARRY(((!\waitcount[2]~5COUT1_20 ) # (!waitcount[3])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(waitcount[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Z80|seq|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\waitcount[2]~5 ),
	.cin1(\waitcount[2]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(waitcount[3]),
	.cout(),
	.cout0(\waitcount[3]~7 ),
	.cout1(\waitcount[3]~7COUT1_22 ));
// synopsys translate_off
defparam \waitcount[3] .cin0_used = "true";
defparam \waitcount[3] .cin1_used = "true";
defparam \waitcount[3] .lut_mask = "3c3f";
defparam \waitcount[3] .operation_mode = "arithmetic";
defparam \waitcount[3] .output_mode = "reg_only";
defparam \waitcount[3] .register_cascade_mode = "off";
defparam \waitcount[3] .sum_lutc_input = "cin";
defparam \waitcount[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y19_N4
cyclone_lcell \waitcount[4] (
// Equation(s):
// waitcount[4] = DFFEAS((waitcount[4] $ ((!\waitcount[3]~7 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \Z80|seq|start~regout , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(waitcount[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Z80|seq|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\waitcount[3]~7 ),
	.cin1(\waitcount[3]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(waitcount[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \waitcount[4] .cin0_used = "true";
defparam \waitcount[4] .cin1_used = "true";
defparam \waitcount[4] .lut_mask = "c3c3";
defparam \waitcount[4] .operation_mode = "normal";
defparam \waitcount[4] .output_mode = "reg_only";
defparam \waitcount[4] .register_cascade_mode = "off";
defparam \waitcount[4] .sum_lutc_input = "cin";
defparam \waitcount[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y19_N7
cyclone_lcell \waitreq~0 (
// Equation(s):
// \waitreq~0_combout  = (((!waitcount[0] & !waitcount[1])) # (!waitcount[2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(waitcount[0]),
	.datac(waitcount[2]),
	.datad(waitcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\waitreq~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \waitreq~0 .lut_mask = "0f3f";
defparam \waitreq~0 .operation_mode = "normal";
defparam \waitreq~0 .output_mode = "comb_only";
defparam \waitreq~0 .register_cascade_mode = "off";
defparam \waitreq~0 .sum_lutc_input = "datac";
defparam \waitreq~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y19_N8
cyclone_lcell \waitreq~1 (
// Equation(s):
// \waitreq~1_combout  = ((\Z80|seq|start~regout ) # ((!waitcount[3] & \waitreq~0_combout ))) # (!waitcount[4])

	.clk(gnd),
	.dataa(waitcount[4]),
	.datab(waitcount[3]),
	.datac(\Z80|seq|start~regout ),
	.datad(\waitreq~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\waitreq~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \waitreq~1 .lut_mask = "f7f5";
defparam \waitreq~1 .operation_mode = "normal";
defparam \waitreq~1 .output_mode = "comb_only";
defparam \waitreq~1 .register_cascade_mode = "off";
defparam \waitreq~1 .sum_lutc_input = "datac";
defparam \waitreq~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N0
cyclone_lcell \Z80|seq|s_if (
// Equation(s):
// \Z80|seq|s_if~combout  = (!\reset~combout  & (\Z80|seq|Equal1~0_combout  & (!\Z80|seq|busack~regout  & !\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|s_if~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|s_if .lut_mask = "0004";
defparam \Z80|seq|s_if .operation_mode = "normal";
defparam \Z80|seq|s_if .output_mode = "comb_only";
defparam \Z80|seq|s_if .register_cascade_mode = "off";
defparam \Z80|seq|s_if .sum_lutc_input = "datac";
defparam \Z80|seq|s_if .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N6
cyclone_lcell \Z80|Decoder1~9 (
// Equation(s):
// \Z80|Decoder1~9_combout  = ((!\Z80|i[4]~6  & (!\Z80|i[5]~1  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~9 .lut_mask = "0300";
defparam \Z80|Decoder1~9 .operation_mode = "normal";
defparam \Z80|Decoder1~9 .output_mode = "comb_only";
defparam \Z80|Decoder1~9 .register_cascade_mode = "off";
defparam \Z80|Decoder1~9 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N9
cyclone_lcell \ukp|bank (
// Equation(s):
// \ukp|bank~regout  = DFFEAS(\ukp|bank~regout  $ (((\ukp|record1~regout  & ((\ukp|nak~regout ) # (!\ukp|connected~regout ))))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|connected~regout ),
	.datab(\ukp|bank~regout ),
	.datac(\ukp|nak~regout ),
	.datad(\ukp|record1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|bank~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|bank .lut_mask = "39cc";
defparam \ukp|bank .operation_mode = "normal";
defparam \ukp|bank .output_mode = "reg_only";
defparam \ukp|bank .register_cascade_mode = "off";
defparam \ukp|bank .sum_lutc_input = "datac";
defparam \ukp|bank .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N0
cyclone_lcell \ukp|bank~_wirecell (
// Equation(s):
// \ukp|bank~_wirecell_combout  = (((!\ukp|bank~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|bank~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|bank~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|bank~_wirecell .lut_mask = "0f0f";
defparam \ukp|bank~_wirecell .operation_mode = "normal";
defparam \ukp|bank~_wirecell .output_mode = "comb_only";
defparam \ukp|bank~_wirecell .register_cascade_mode = "off";
defparam \ukp|bank~_wirecell .sum_lutc_input = "datac";
defparam \ukp|bank~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N2
cyclone_lcell \ukp|keydata[1]~1 (
// Equation(s):
// \ukp|keydata[1]~1_combout  = (\ukp|keydata[1]~0 ) # ((\ukp|Equal11~1_combout  & ((\ukp|data [6]) # (\ukp|data [2]))))

	.clk(gnd),
	.dataa(\ukp|data [6]),
	.datab(\ukp|keydata[1]~0 ),
	.datac(\ukp|Equal11~1_combout ),
	.datad(\ukp|data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[1]~1 .lut_mask = "fcec";
defparam \ukp|keydata[1]~1 .operation_mode = "normal";
defparam \ukp|keydata[1]~1 .output_mode = "comb_only";
defparam \ukp|keydata[1]~1 .register_cascade_mode = "off";
defparam \ukp|keydata[1]~1 .sum_lutc_input = "datac";
defparam \ukp|keydata[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N4
cyclone_lcell \ukp|keymap|Mux4~10 (
// Equation(s):
// \ukp|keymap|Mux4~10_combout  = (\ukp|data [4] & (!\ukp|data [2] & ((\ukp|data [1]) # (\ukp|data [0])))) # (!\ukp|data [4] & (\ukp|data [1] & (\ukp|data [0])))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~10 .lut_mask = "0e88";
defparam \ukp|keymap|Mux4~10 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~10 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~10 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~10 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N5
cyclone_lcell \ukp|keymap|Mux4~11 (
// Equation(s):
// \ukp|keymap|Mux4~11_combout  = (\ukp|data [4] & (!\ukp|data [5] & (!\ukp|keymap|Mux4~10_combout  & \ukp|data [3]))) # (!\ukp|data [4] & (\ukp|data [5] & (\ukp|keymap|Mux4~10_combout  & !\ukp|data [3])))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [5]),
	.datac(\ukp|keymap|Mux4~10_combout ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~11 .lut_mask = "0240";
defparam \ukp|keymap|Mux4~11 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~11 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~11 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~11 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N8
cyclone_lcell \ukp|keymap|Mux4~2 (
// Equation(s):
// \ukp|keymap|Mux4~2_combout  = (!\ukp|data [0] & ((\ukp|keymap|Mux4~1_combout ) # ((\ukp|data [1] & \ukp|keymap|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux4~1_combout ),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [1]),
	.datad(\ukp|keymap|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~2 .lut_mask = "3222";
defparam \ukp|keymap|Mux4~2 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~2 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~2 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N2
cyclone_lcell \ukp|keymap|Mux4~7 (
// Equation(s):
// \ukp|keymap|Mux4~7_combout  = (\ukp|data [4] & (\ukp|data [5] & (\ukp|data [0] $ (\ukp|data [1])))) # (!\ukp|data [4] & (\ukp|data [5] $ (((\ukp|data [0] & \ukp|data [1])))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~7 .lut_mask = "3d40";
defparam \ukp|keymap|Mux4~7 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~7 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~7 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~7 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N5
cyclone_lcell \ukp|keymap|Mux4~3 (
// Equation(s):
// \ukp|keymap|Mux4~3_combout  = (\ukp|data [0] & ((\ukp|data [1]) # ((\ukp|data [4] & \ukp|data [5])))) # (!\ukp|data [0] & (((\ukp|data [1] & \ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~3 .lut_mask = "f8c0";
defparam \ukp|keymap|Mux4~3 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~3 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~3 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~3 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N6
cyclone_lcell \ukp|keymap|Mux4~5 (
// Equation(s):
// \ukp|keymap|Mux4~5_combout  = (\ukp|data [4] & ((\ukp|data [0] & (!\ukp|data [1])) # (!\ukp|data [0] & ((!\ukp|data [5]))))) # (!\ukp|data [4] & (\ukp|data [5] & ((\ukp|data [0]) # (\ukp|data [1]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~5 .lut_mask = "5c2a";
defparam \ukp|keymap|Mux4~5 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~5 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~5 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N0
cyclone_lcell \ukp|keymap|Mux4~4 (
// Equation(s):
// \ukp|keymap|Mux4~4_combout  = (\ukp|data [0] & (\ukp|data [1] & ((\ukp|data [4]) # (!\ukp|data [5])))) # (!\ukp|data [0] & (\ukp|data [5] & (\ukp|data [4] $ (!\ukp|data [1]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [1]),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~4 .lut_mask = "a1c0";
defparam \ukp|keymap|Mux4~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N7
cyclone_lcell \ukp|keymap|Mux4~6 (
// Equation(s):
// \ukp|keymap|Mux4~6_combout  = (\ukp|data [2] & (((\ukp|data [3]) # (\ukp|keymap|Mux4~4_combout )))) # (!\ukp|data [2] & (\ukp|keymap|Mux4~5_combout  & (!\ukp|data [3])))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux4~5_combout ),
	.datab(\ukp|data [2]),
	.datac(\ukp|data [3]),
	.datad(\ukp|keymap|Mux4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~6 .lut_mask = "cec2";
defparam \ukp|keymap|Mux4~6 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~6 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~6 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~6 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N3
cyclone_lcell \ukp|keymap|Mux4~8 (
// Equation(s):
// \ukp|keymap|Mux4~8_combout  = (\ukp|keymap|Mux4~6_combout  & ((\ukp|keymap|Mux4~7_combout ) # ((!\ukp|data [3])))) # (!\ukp|keymap|Mux4~6_combout  & (((!\ukp|keymap|Mux4~3_combout  & \ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux4~7_combout ),
	.datab(\ukp|keymap|Mux4~3_combout ),
	.datac(\ukp|keymap|Mux4~6_combout ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~8 .lut_mask = "a3f0";
defparam \ukp|keymap|Mux4~8 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~8 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~8 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~8 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N7
cyclone_lcell \ukp|keymap|Mux4~9 (
// Equation(s):
// \ukp|keymap|Mux4~9_combout  = (\ukp|data [6] & (((\ukp|timing [0])))) # (!\ukp|data [6] & ((\ukp|timing [0] & ((\ukp|keymap|Mux4~8_combout ))) # (!\ukp|timing [0] & (\ukp|keymap|Mux6~4_combout ))))

	.clk(gnd),
	.dataa(\ukp|data [6]),
	.datab(\ukp|keymap|Mux6~4_combout ),
	.datac(\ukp|timing [0]),
	.datad(\ukp|keymap|Mux4~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux4~9 .lut_mask = "f4a4";
defparam \ukp|keymap|Mux4~9 .operation_mode = "normal";
defparam \ukp|keymap|Mux4~9 .output_mode = "comb_only";
defparam \ukp|keymap|Mux4~9 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux4~9 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N4
cyclone_lcell \ukp|keymap|data[2] (
// Equation(s):
// \ukp|keymap|data [2] = DFFEAS((\ukp|keymap|Mux4~9_combout  & ((\ukp|keymap|Mux4~11_combout ) # ((!\ukp|data [6])))) # (!\ukp|keymap|Mux4~9_combout  & (((\ukp|keymap|Mux4~2_combout  & \ukp|data [6])))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|keymap|Mux4~11_combout ),
	.datab(\ukp|keymap|Mux4~2_combout ),
	.datac(\ukp|keymap|Mux4~9_combout ),
	.datad(\ukp|data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[2] .lut_mask = "acf0";
defparam \ukp|keymap|data[2] .operation_mode = "normal";
defparam \ukp|keymap|data[2] .output_mode = "reg_only";
defparam \ukp|keymap|data[2] .register_cascade_mode = "off";
defparam \ukp|keymap|data[2] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N6
cyclone_lcell \ukp|kbd_adr_in[0]~0 (
// Equation(s):
// \ukp|kbd_adr_in[0]~0_combout  = (\ukp|record1~regout  & ((\ukp|keymap|data [2]) # ((\ukp|Equal11~1_combout )))) # (!\ukp|record1~regout  & (((\ukp|interval [0]))))

	.clk(gnd),
	.dataa(\ukp|keymap|data [2]),
	.datab(\ukp|record1~regout ),
	.datac(\ukp|Equal11~1_combout ),
	.datad(\ukp|interval [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|kbd_adr_in[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|kbd_adr_in[0]~0 .lut_mask = "fbc8";
defparam \ukp|kbd_adr_in[0]~0 .operation_mode = "normal";
defparam \ukp|kbd_adr_in[0]~0 .output_mode = "comb_only";
defparam \ukp|kbd_adr_in[0]~0 .register_cascade_mode = "off";
defparam \ukp|kbd_adr_in[0]~0 .sum_lutc_input = "datac";
defparam \ukp|kbd_adr_in[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N2
cyclone_lcell \ukp|keymap|Mux3~2 (
// Equation(s):
// \ukp|keymap|Mux3~2_combout  = (\ukp|data [1] & ((\ukp|data [2] & ((!\ukp|data [4]))) # (!\ukp|data [2] & (\ukp|data [0])))) # (!\ukp|data [1] & (((\ukp|data [2]))))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~2 .lut_mask = "58f8";
defparam \ukp|keymap|Mux3~2 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~2 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~2 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N8
cyclone_lcell \ukp|keymap|Mux3~4 (
// Equation(s):
// \ukp|keymap|Mux3~4_combout  = (!\ukp|data [2] & (\ukp|data [4] & ((!\ukp|data [0]) # (!\ukp|data [1]))))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~4 .lut_mask = "0700";
defparam \ukp|keymap|Mux3~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N7
cyclone_lcell \ukp|keymap|Mux3~3 (
// Equation(s):
// \ukp|keymap|Mux3~3_combout  = (\ukp|data [1] & ((\ukp|data [0] & ((\ukp|data [4]))) # (!\ukp|data [0] & (\ukp|data [2])))) # (!\ukp|data [1] & (\ukp|data [4] $ (((\ukp|data [0] & \ukp|data [2])))))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~3 .lut_mask = "bd60";
defparam \ukp|keymap|Mux3~3 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~3 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~3 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~3 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N3
cyclone_lcell \ukp|keymap|Mux3~5 (
// Equation(s):
// \ukp|keymap|Mux3~5_combout  = (\ukp|data [5] & (((\ukp|keymap|Mux3~3_combout ) # (\ukp|data [3])))) # (!\ukp|data [5] & (\ukp|keymap|Mux3~4_combout  & ((!\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux3~4_combout ),
	.datab(\ukp|data [5]),
	.datac(\ukp|keymap|Mux3~3_combout ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~5 .lut_mask = "cce2";
defparam \ukp|keymap|Mux3~5 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~5 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~5 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N9
cyclone_lcell \ukp|keymap|Mux3~6 (
// Equation(s):
// \ukp|keymap|Mux3~6_combout  = (\ukp|data [1] & ((\ukp|data [2] & (\ukp|data [0])) # (!\ukp|data [2] & ((!\ukp|data [4]))))) # (!\ukp|data [1] & (\ukp|data [0] & (!\ukp|data [2] & \ukp|data [4])))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~6 .lut_mask = "848a";
defparam \ukp|keymap|Mux3~6 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~6 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~6 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~6 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N6
cyclone_lcell \ukp|keymap|Mux3~7 (
// Equation(s):
// \ukp|keymap|Mux3~7_combout  = (\ukp|keymap|Mux3~5_combout  & (((!\ukp|data [3]) # (!\ukp|keymap|Mux3~6_combout )))) # (!\ukp|keymap|Mux3~5_combout  & (\ukp|keymap|Mux3~2_combout  & ((\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux3~2_combout ),
	.datab(\ukp|keymap|Mux3~5_combout ),
	.datac(\ukp|keymap|Mux3~6_combout ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~7 .lut_mask = "2ecc";
defparam \ukp|keymap|Mux3~7 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~7 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~7 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~7 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N9
cyclone_lcell \ukp|keymap|Mux3~10 (
// Equation(s):
// \ukp|keymap|Mux3~10_combout  = (\ukp|data [6] & (\ukp|timing [0])) # (!\ukp|data [6] & ((\ukp|timing [0] & (\ukp|keymap|Mux3~7_combout )) # (!\ukp|timing [0] & ((\ukp|keymap|Mux3~9_combout )))))

	.clk(gnd),
	.dataa(\ukp|data [6]),
	.datab(\ukp|timing [0]),
	.datac(\ukp|keymap|Mux3~7_combout ),
	.datad(\ukp|keymap|Mux3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~10 .lut_mask = "d9c8";
defparam \ukp|keymap|Mux3~10 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~10 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~10 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~10 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N1
cyclone_lcell \ukp|keymap|Mux3~11 (
// Equation(s):
// \ukp|keymap|Mux3~11_combout  = (\ukp|data [2] & (\ukp|data [5] $ (((\ukp|data [4]) # (!\ukp|data [1]))))) # (!\ukp|data [2] & (((\ukp|data [5] & !\ukp|data [4]))))

	.clk(gnd),
	.dataa(\ukp|data [1]),
	.datab(\ukp|data [5]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~11 .lut_mask = "309c";
defparam \ukp|keymap|Mux3~11 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~11 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~11 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~11 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N1
cyclone_lcell \ukp|keymap|Mux3~12 (
// Equation(s):
// \ukp|keymap|Mux3~12_combout  = (\ukp|keymap|Mux3~11_combout  & (\ukp|data [0] & ((!\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux3~11_combout ),
	.datab(\ukp|data [0]),
	.datac(vcc),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~12 .lut_mask = "0088";
defparam \ukp|keymap|Mux3~12 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~12 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~12 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~12 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N0
cyclone_lcell \ukp|keymap|Mux3~13 (
// Equation(s):
// \ukp|keymap|Mux3~13_combout  = (!\ukp|data [2] & ((\ukp|data [4] & (!\ukp|data [5] & \ukp|data [3])) # (!\ukp|data [4] & (\ukp|data [5] & !\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|data [5]),
	.datac(\ukp|data [2]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~13 .lut_mask = "0204";
defparam \ukp|keymap|Mux3~13 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~13 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~13 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~13 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N5
cyclone_lcell \ukp|keymap|Mux3~14 (
// Equation(s):
// \ukp|keymap|Mux3~14_combout  = (\ukp|keymap|Mux3~12_combout ) # ((!\ukp|data [0] & (!\ukp|data [1] & \ukp|keymap|Mux3~13_combout )))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux3~12_combout ),
	.datab(\ukp|data [0]),
	.datac(\ukp|data [1]),
	.datad(\ukp|keymap|Mux3~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux3~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux3~14 .lut_mask = "abaa";
defparam \ukp|keymap|Mux3~14 .operation_mode = "normal";
defparam \ukp|keymap|Mux3~14 .output_mode = "comb_only";
defparam \ukp|keymap|Mux3~14 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux3~14 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux3~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N8
cyclone_lcell \ukp|keymap|data[3] (
// Equation(s):
// \ukp|keymap|data [3] = DFFEAS((\ukp|data [6] & ((\ukp|keymap|Mux3~10_combout  & ((\ukp|keymap|Mux3~14_combout ))) # (!\ukp|keymap|Mux3~10_combout  & (\ukp|keymap|Mux3~1_combout )))) # (!\ukp|data [6] & (((\ukp|keymap|Mux3~10_combout )))), 
// GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|data [6]),
	.datab(\ukp|keymap|Mux3~1_combout ),
	.datac(\ukp|keymap|Mux3~10_combout ),
	.datad(\ukp|keymap|Mux3~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[3] .lut_mask = "f858";
defparam \ukp|keymap|data[3] .operation_mode = "normal";
defparam \ukp|keymap|data[3] .output_mode = "reg_only";
defparam \ukp|keymap|data[3] .register_cascade_mode = "off";
defparam \ukp|keymap|data[3] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y19_N5
cyclone_lcell \ukp|kbd_adr_in[1]~1 (
// Equation(s):
// \ukp|kbd_adr_in[1]~1_combout  = (\ukp|record1~regout  & (\ukp|keymap|data [3] & ((!\ukp|Equal11~1_combout )))) # (!\ukp|record1~regout  & (((\ukp|interval [1]))))

	.clk(gnd),
	.dataa(\ukp|keymap|data [3]),
	.datab(\ukp|interval [1]),
	.datac(\ukp|Equal11~1_combout ),
	.datad(\ukp|record1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|kbd_adr_in[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|kbd_adr_in[1]~1 .lut_mask = "0acc";
defparam \ukp|kbd_adr_in[1]~1 .operation_mode = "normal";
defparam \ukp|kbd_adr_in[1]~1 .output_mode = "comb_only";
defparam \ukp|kbd_adr_in[1]~1 .register_cascade_mode = "off";
defparam \ukp|kbd_adr_in[1]~1 .sum_lutc_input = "datac";
defparam \ukp|kbd_adr_in[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N6
cyclone_lcell \ukp|keymap|Mux0~2 (
// Equation(s):
// \ukp|keymap|Mux0~2_combout  = (\ukp|keymap|Mux0~1  & (\ukp|timing [0] $ (((!\ukp|data [4] & !\ukp|data [0])))))

	.clk(gnd),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|keymap|Mux0~1 ),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~2 .lut_mask = "8884";
defparam \ukp|keymap|Mux0~2 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~2 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~2 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~2 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N3
cyclone_lcell \ukp|keymap|Mux0~3 (
// Equation(s):
// \ukp|keymap|Mux0~3_combout  = (\ukp|timing [0] & (\ukp|keymap|Mux0~1  $ (((\ukp|data [4]) # (!\ukp|data [0]))))) # (!\ukp|timing [0] & (\ukp|data [4] & (\ukp|keymap|Mux0~1  $ (\ukp|data [0]))))

	.clk(gnd),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|keymap|Mux0~1 ),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~3 .lut_mask = "3862";
defparam \ukp|keymap|Mux0~3 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~3 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~3 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~3 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N9
cyclone_lcell \ukp|keymap|Mux0~4 (
// Equation(s):
// \ukp|keymap|Mux0~4_combout  = (\ukp|timing [0] & (\ukp|data [4] $ (((!\ukp|keymap|Mux0~1  & \ukp|data [0]))))) # (!\ukp|timing [0] & (\ukp|keymap|Mux0~1  & (\ukp|data [4] & !\ukp|data [0])))

	.clk(gnd),
	.dataa(\ukp|timing [0]),
	.datab(\ukp|keymap|Mux0~1 ),
	.datac(\ukp|data [4]),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~4 .lut_mask = "82e0";
defparam \ukp|keymap|Mux0~4 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~4 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~4 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~4 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N7
cyclone_lcell \ukp|keymap|Mux0~5 (
// Equation(s):
// \ukp|keymap|Mux0~5_combout  = (\ukp|keymap|Mux0~3_combout  & ((\ukp|keymap|Mux0~4_combout ) # (\ukp|keymap|Mux0~2_combout  $ (!\ukp|data [1])))) # (!\ukp|keymap|Mux0~3_combout  & (\ukp|keymap|Mux0~2_combout  & (\ukp|keymap|Mux0~4_combout  $ (\ukp|data 
// [1]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux0~2_combout ),
	.datab(\ukp|keymap|Mux0~3_combout ),
	.datac(\ukp|keymap|Mux0~4_combout ),
	.datad(\ukp|data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~5 .lut_mask = "cae4";
defparam \ukp|keymap|Mux0~5 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~5 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~5 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~5 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N5
cyclone_lcell \ukp|keymap|Mux0~6 (
// Equation(s):
// \ukp|keymap|Mux0~6_combout  = (\ukp|keymap|Mux0~2_combout  & (\ukp|keymap|Mux0~3_combout  & (!\ukp|keymap|Mux0~4_combout ))) # (!\ukp|keymap|Mux0~2_combout  & ((\ukp|keymap|Mux0~3_combout  & ((\ukp|data [1]))) # (!\ukp|keymap|Mux0~3_combout  & 
// (\ukp|keymap|Mux0~4_combout  & !\ukp|data [1]))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux0~2_combout ),
	.datab(\ukp|keymap|Mux0~3_combout ),
	.datac(\ukp|keymap|Mux0~4_combout ),
	.datad(\ukp|data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~6 .lut_mask = "4c18";
defparam \ukp|keymap|Mux0~6 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~6 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~6 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~6 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N0
cyclone_lcell \ukp|keymap|Mux0~7 (
// Equation(s):
// \ukp|keymap|Mux0~7_combout  = (\ukp|keymap|Mux0~2_combout  & ((\ukp|keymap|Mux0~6_combout  & ((\ukp|data [2]))) # (!\ukp|keymap|Mux0~6_combout  & (!\ukp|keymap|Mux0~5_combout  & !\ukp|data [2])))) # (!\ukp|keymap|Mux0~2_combout  & ((\ukp|data [2] & 
// ((\ukp|keymap|Mux0~5_combout ))) # (!\ukp|data [2] & (\ukp|keymap|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\ukp|keymap|Mux0~2_combout ),
	.datab(\ukp|keymap|Mux0~6_combout ),
	.datac(\ukp|keymap|Mux0~5_combout ),
	.datad(\ukp|data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~7 .lut_mask = "d846";
defparam \ukp|keymap|Mux0~7 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~7 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~7 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~7 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N9
cyclone_lcell \ukp|keymap|Mux0~0 (
// Equation(s):
// \ukp|keymap|Mux0~0_combout  = (\ukp|data [3] & (\ukp|data [5] $ (((\ukp|data [6]) # (!\ukp|timing [0])))))

	.clk(gnd),
	.dataa(\ukp|data [5]),
	.datab(\ukp|data [6]),
	.datac(\ukp|timing [0]),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keymap|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|Mux0~0 .lut_mask = "6500";
defparam \ukp|keymap|Mux0~0 .operation_mode = "normal";
defparam \ukp|keymap|Mux0~0 .output_mode = "comb_only";
defparam \ukp|keymap|Mux0~0 .register_cascade_mode = "off";
defparam \ukp|keymap|Mux0~0 .sum_lutc_input = "datac";
defparam \ukp|keymap|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y18_N8
cyclone_lcell \ukp|keymap|data[6] (
// Equation(s):
// \ukp|keymap|data [6] = DFFEAS((\ukp|keymap|Mux0~7_combout  & (\ukp|keymap|Mux0~0_combout  $ (((!\ukp|keymap|Mux0~5_combout  & \ukp|keymap|Mux0~2_combout ))))), GLOBAL(\usbclk~combout ), VCC, , , , , , )

	.clk(\usbclk~combout ),
	.dataa(\ukp|keymap|Mux0~5_combout ),
	.datab(\ukp|keymap|Mux0~7_combout ),
	.datac(\ukp|keymap|Mux0~0_combout ),
	.datad(\ukp|keymap|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|keymap|data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keymap|data[6] .lut_mask = "84c0";
defparam \ukp|keymap|data[6] .operation_mode = "normal";
defparam \ukp|keymap|data[6] .output_mode = "reg_only";
defparam \ukp|keymap|data[6] .register_cascade_mode = "off";
defparam \ukp|keymap|data[6] .sum_lutc_input = "datac";
defparam \ukp|keymap|data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N2
cyclone_lcell \ukp|kbd_adr_in[4]~4 (
// Equation(s):
// \ukp|kbd_adr_in[4]~4_combout  = (\ukp|record1~regout  & ((\ukp|keymap|data [6]) # ((\ukp|Equal11~1_combout )))) # (!\ukp|record1~regout  & (((\ukp|interval [4]))))

	.clk(gnd),
	.dataa(\ukp|keymap|data [6]),
	.datab(\ukp|Equal11~1_combout ),
	.datac(\ukp|record1~regout ),
	.datad(\ukp|interval [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|kbd_adr_in[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|kbd_adr_in[4]~4 .lut_mask = "efe0";
defparam \ukp|kbd_adr_in[4]~4 .operation_mode = "normal";
defparam \ukp|kbd_adr_in[4]~4 .output_mode = "comb_only";
defparam \ukp|kbd_adr_in[4]~4 .register_cascade_mode = "off";
defparam \ukp|kbd_adr_in[4]~4 .sum_lutc_input = "datac";
defparam \ukp|kbd_adr_in[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N1
cyclone_lcell \ukp|keydata[3]~2 (
// Equation(s):
// \ukp|keydata[3]~2_combout  = (\ukp|keymap|data [1] & (\ukp|record1~regout  & (\ukp|keymap|data [0] & !\ukp|Equal11~1_combout )))

	.clk(gnd),
	.dataa(\ukp|keymap|data [1]),
	.datab(\ukp|record1~regout ),
	.datac(\ukp|keymap|data [0]),
	.datad(\ukp|Equal11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[3]~2 .lut_mask = "0080";
defparam \ukp|keydata[3]~2 .operation_mode = "normal";
defparam \ukp|keydata[3]~2 .output_mode = "comb_only";
defparam \ukp|keydata[3]~2 .register_cascade_mode = "off";
defparam \ukp|keydata[3]~2 .sum_lutc_input = "datac";
defparam \ukp|keydata[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N0
cyclone_lcell \ukp|keydata[3]~3 (
// Equation(s):
// \ukp|keydata[3]~3_combout  = (\ukp|keydata[3]~2_combout ) # ((\ukp|Equal11~1_combout  & ((\ukp|data [4]) # (\ukp|data [0]))))

	.clk(gnd),
	.dataa(\ukp|data [4]),
	.datab(\ukp|keydata[3]~2_combout ),
	.datac(\ukp|Equal11~1_combout ),
	.datad(\ukp|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[3]~3 .lut_mask = "fcec";
defparam \ukp|keydata[3]~3 .operation_mode = "normal";
defparam \ukp|keydata[3]~3 .output_mode = "comb_only";
defparam \ukp|keydata[3]~3 .register_cascade_mode = "off";
defparam \ukp|keydata[3]~3 .sum_lutc_input = "datac";
defparam \ukp|keydata[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N0
cyclone_lcell \ukp|keydata[2]~4 (
// Equation(s):
// \ukp|keydata[2]~4_combout  = (\ukp|keymap|data [1] & (\ukp|record1~regout  & (!\ukp|keymap|data [0] & !\ukp|Equal11~1_combout )))

	.clk(gnd),
	.dataa(\ukp|keymap|data [1]),
	.datab(\ukp|record1~regout ),
	.datac(\ukp|keymap|data [0]),
	.datad(\ukp|Equal11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[2]~4 .lut_mask = "0008";
defparam \ukp|keydata[2]~4 .operation_mode = "normal";
defparam \ukp|keydata[2]~4 .output_mode = "comb_only";
defparam \ukp|keydata[2]~4 .register_cascade_mode = "off";
defparam \ukp|keydata[2]~4 .sum_lutc_input = "datac";
defparam \ukp|keydata[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N4
cyclone_lcell \ukp|keydata[2]~5 (
// Equation(s):
// \ukp|keydata[2]~5_combout  = (\ukp|keydata[2]~4_combout ) # ((\ukp|Equal11~1_combout  & ((\ukp|data [1]) # (\ukp|data [5]))))

	.clk(gnd),
	.dataa(\ukp|keydata[2]~4_combout ),
	.datab(\ukp|data [1]),
	.datac(\ukp|Equal11~1_combout ),
	.datad(\ukp|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[2]~5 .lut_mask = "faea";
defparam \ukp|keydata[2]~5 .operation_mode = "normal";
defparam \ukp|keydata[2]~5 .output_mode = "comb_only";
defparam \ukp|keydata[2]~5 .register_cascade_mode = "off";
defparam \ukp|keydata[2]~5 .sum_lutc_input = "datac";
defparam \ukp|keydata[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N8
cyclone_lcell \ukp|keydata[0]~6 (
// Equation(s):
// \ukp|keydata[0]~6_combout  = (!\ukp|keymap|data [1] & (\ukp|record1~regout  & (!\ukp|keymap|data [0] & !\ukp|Equal11~1_combout )))

	.clk(gnd),
	.dataa(\ukp|keymap|data [1]),
	.datab(\ukp|record1~regout ),
	.datac(\ukp|keymap|data [0]),
	.datad(\ukp|Equal11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[0]~6 .lut_mask = "0004";
defparam \ukp|keydata[0]~6 .operation_mode = "normal";
defparam \ukp|keydata[0]~6 .output_mode = "comb_only";
defparam \ukp|keydata[0]~6 .register_cascade_mode = "off";
defparam \ukp|keydata[0]~6 .sum_lutc_input = "datac";
defparam \ukp|keydata[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y21_N7
cyclone_lcell \ukp|keydata[0]~7 (
// Equation(s):
// \ukp|keydata[0]~7_combout  = (\ukp|keydata[0]~6_combout ) # ((\ukp|Equal11~1_combout  & ((\ukp|data [7]) # (\ukp|data [3]))))

	.clk(gnd),
	.dataa(\ukp|data [7]),
	.datab(\ukp|Equal11~1_combout ),
	.datac(\ukp|keydata[0]~6_combout ),
	.datad(\ukp|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ukp|keydata[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|keydata[0]~7 .lut_mask = "fcf8";
defparam \ukp|keydata[0]~7 .operation_mode = "normal";
defparam \ukp|keydata[0]~7 .output_mode = "comb_only";
defparam \ukp|keydata[0]~7 .register_cascade_mode = "off";
defparam \ukp|keydata[0]~7 .sum_lutc_input = "datac";
defparam \ukp|keydata[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X19_Y19
cyclone_ram_block \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portbrewe(\ukp|comb~8_combout ),
	.clk0(\I_CLK_21M~combout ),
	.clk1(\usbclk~combout ),
	.ena0(vcc),
	.ena1(\ukp|comb~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\ukp|bank~_wirecell_combout ,kbd_adr[3],kbd_adr[2],kbd_adr[1],kbd_adr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ukp|keydata[0]~7_combout ,\ukp|keydata[2]~5_combout ,\ukp|keydata[3]~3_combout ,\ukp|keydata[1]~1_combout }),
	.portbaddr({\ukp|bank~regout ,\ukp|kbd_adr_in[4]~4_combout ,\ukp|kbd_adr_in[3]~3 ,\ukp|kbd_adr_in[2]~2 ,\ukp|kbd_adr_in[1]~1_combout ,\ukp|kbd_adr_in[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 4;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|ALTSYNCRAM";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "clear0";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "clear0";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 8;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 512;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "clear0";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "clear1";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clear = "clear1";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 63;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 4;
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "clear1";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X27_Y12_N9
cyclone_lcell \input_data[7] (
// Equation(s):
// input_data[7] = DFFEAS(((\Z80|Mux17~3_combout  & ((\Z80|Mux16~3_combout ))) # (!\Z80|Mux17~3_combout  & (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [7]))) # (!\Equal1~5_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux17~3_combout ),
	.datab(\ukp|keyboard|altsyncram_component|auto_generated|q_b [7]),
	.datac(\Equal1~5_combout ),
	.datad(\Z80|Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[7] .lut_mask = "bf1f";
defparam \input_data[7] .operation_mode = "normal";
defparam \input_data[7] .output_mode = "reg_only";
defparam \input_data[7] .register_cascade_mode = "off";
defparam \input_data[7] .sum_lutc_input = "datac";
defparam \input_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N8
cyclone_lcell \Z80|seq|Equal3~3 (
// Equation(s):
// \Z80|seq|Equal3~3_combout  = (\Z80|seq|state [2] & (\Z80|seq|state [1] & (\Z80|seq|state [3] & \Z80|seq|state [0])))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~3 .lut_mask = "8000";
defparam \Z80|seq|Equal3~3 .operation_mode = "normal";
defparam \Z80|seq|Equal3~3 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~3 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~3 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N3
cyclone_lcell \Z80|seq|Equal0~0 (
// Equation(s):
// \Z80|seq|Equal0~0_combout  = ((\Z80|seq|state [2] & (\Z80|seq|state [1] & \Z80|seq|state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal0~0 .lut_mask = "c000";
defparam \Z80|seq|Equal0~0 .operation_mode = "normal";
defparam \Z80|seq|Equal0~0 .output_mode = "comb_only";
defparam \Z80|seq|Equal0~0 .register_cascade_mode = "off";
defparam \Z80|seq|Equal0~0 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N7
cyclone_lcell \Z80|seq|Equal3~1 (
// Equation(s):
// \Z80|seq|Equal3~1_combout  = (!\Z80|seq|state [0] & (!\Z80|seq|state [1] & (!\Z80|seq|state [3] & \Z80|seq|state [2])))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~1 .lut_mask = "0100";
defparam \Z80|seq|Equal3~1 .operation_mode = "normal";
defparam \Z80|seq|Equal3~1 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~1 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~1 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N7
cyclone_lcell reset2(
// Equation(s):
// \Z80|seq|sgate  = (\Z80|seq|busack~regout ) # ((\waitreq~1_combout ) # ((!\reset1~regout  & reset2)))
// \reset2~regout  = DFFEAS(\Z80|seq|sgate , GLOBAL(\I_CLK_21M~combout ), VCC, , , \reset1~regout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\reset1~regout ),
	.datac(\reset1~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|sgate ),
	.regout(\reset2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam reset2.lut_mask = "ffba";
defparam reset2.operation_mode = "normal";
defparam reset2.output_mode = "reg_and_comb";
defparam reset2.register_cascade_mode = "off";
defparam reset2.sum_lutc_input = "qfbk";
defparam reset2.synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y12_N9
cyclone_lcell \Z80|seq|s_mr1 (
// Equation(s):
// \Z80|seq|s_mr1~combout  = (((\Z80|seq|Equal3~1_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|seq|Equal3~1_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|s_mr1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|s_mr1 .lut_mask = "00f0";
defparam \Z80|seq|s_mr1 .operation_mode = "normal";
defparam \Z80|seq|s_mr1 .output_mode = "comb_only";
defparam \Z80|seq|s_mr1 .register_cascade_mode = "off";
defparam \Z80|seq|s_mr1 .sum_lutc_input = "datac";
defparam \Z80|seq|s_mr1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N4
cyclone_lcell \input_data[2] (
// Equation(s):
// input_data[2] = DFFEAS(((\Z80|Mux17~3_combout  & ((\Z80|Mux16~3_combout ))) # (!\Z80|Mux17~3_combout  & (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [2]))) # (!\Equal1~5_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|keyboard|altsyncram_component|auto_generated|q_b [2]),
	.datab(\Equal1~5_combout ),
	.datac(\Z80|Mux17~3_combout ),
	.datad(\Z80|Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[2] .lut_mask = "f737";
defparam \input_data[2] .operation_mode = "normal";
defparam \input_data[2] .output_mode = "reg_only";
defparam \input_data[2] .register_cascade_mode = "off";
defparam \input_data[2] .sum_lutc_input = "datac";
defparam \input_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N4
cyclone_lcell \Z80|seq|inst_reg[5] (
// Equation(s):
// \Z80|i[5]~1  = (\Z80|seq|Equal1~0_combout  & (((\Z80|reg_adrl|q[5]~COMBOUT )))) # (!\Z80|seq|Equal1~0_combout  & (((V1_inst_reg[5]))))
// \Z80|seq|inst_reg [5] = DFFEAS(\Z80|i[5]~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|s_if~combout , \Z80|reg_adrl|q[5]~COMBOUT , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(vcc),
	.datac(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[5]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[5]~1 ),
	.regout(\Z80|seq|inst_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[5] .lut_mask = "fa50";
defparam \Z80|seq|inst_reg[5] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[5] .output_mode = "reg_and_comb";
defparam \Z80|seq|inst_reg[5] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[5] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y13_N2
cyclone_lcell \Z80|comb~57 (
// Equation(s):
// \Z80|comb~57_combout  = (!\Z80|i[4]~6  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[5]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [5]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|inst_reg [5]),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|reg_adrl|q[5]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~57 .lut_mask = "0e04";
defparam \Z80|comb~57 .operation_mode = "normal";
defparam \Z80|comb~57 .output_mode = "comb_only";
defparam \Z80|comb~57 .register_cascade_mode = "off";
defparam \Z80|comb~57 .sum_lutc_input = "datac";
defparam \Z80|comb~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N9
cyclone_lcell \Z80|seq|inst_reg[2] (
// Equation(s):
// \Z80|i[2]~5  = ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[2]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (V1_inst_reg[2])))
// \Z80|seq|inst_reg [2] = DFFEAS(\Z80|i[2]~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|s_if~combout , \Z80|reg_adrl|q[2]~COMBOUT , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[2]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[2]~5 ),
	.regout(\Z80|seq|inst_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[2] .lut_mask = "fc30";
defparam \Z80|seq|inst_reg[2] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[2] .output_mode = "reg_and_comb";
defparam \Z80|seq|inst_reg[2] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[2] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y14_N2
cyclone_lcell \Z80|Decoder2~3 (
// Equation(s):
// \Z80|Decoder2~3_combout  = ((\Z80|i[0]~4  & (!\Z80|i[2]~5  & \Z80|i[1]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~3 .lut_mask = "0c00";
defparam \Z80|Decoder2~3 .operation_mode = "normal";
defparam \Z80|Decoder2~3 .output_mode = "comb_only";
defparam \Z80|Decoder2~3 .register_cascade_mode = "off";
defparam \Z80|Decoder2~3 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N6
cyclone_lcell \Z80|seq|inst_reg[6] (
// Equation(s):
// \Z80|i[6]~3  = ((\Z80|seq|Equal1~0_combout  & (\Z80|reg_adrl|q[6]~COMBOUT )) # (!\Z80|seq|Equal1~0_combout  & ((V1_inst_reg[6]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datac(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datad(\Z80|seq|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[6]~3 ),
	.regout(\Z80|seq|inst_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[6] .lut_mask = "ccf0";
defparam \Z80|seq|inst_reg[6] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[6] .output_mode = "comb_only";
defparam \Z80|seq|inst_reg[6] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[6] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y15_N5
cyclone_lcell \Z80|hv2~0 (
// Equation(s):
// \Z80|hv2~0_combout  = (!\Z80|seq|ied~regout  & (!\Z80|i[6]~3  & (!\Z80|i[7]~2  & !\Z80|seq|icb~regout )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|i[6]~3 ),
	.datac(\Z80|i[7]~2 ),
	.datad(\Z80|seq|icb~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|hv2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|hv2~0 .lut_mask = "0001";
defparam \Z80|hv2~0 .operation_mode = "normal";
defparam \Z80|hv2~0 .output_mode = "comb_only";
defparam \Z80|hv2~0 .register_cascade_mode = "off";
defparam \Z80|hv2~0 .sum_lutc_input = "datac";
defparam \Z80|hv2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N1
cyclone_lcell \Z80|Decoder2~2 (
// Equation(s):
// \Z80|Decoder2~2_combout  = (!\Z80|i[2]~5  & (((!\Z80|i[1]~0  & \Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|i[2]~5 ),
	.datab(vcc),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~2 .lut_mask = "0500";
defparam \Z80|Decoder2~2 .operation_mode = "normal";
defparam \Z80|Decoder2~2 .output_mode = "comb_only";
defparam \Z80|Decoder2~2 .register_cascade_mode = "off";
defparam \Z80|Decoder2~2 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N2
cyclone_lcell \Z80|add16~0 (
// Equation(s):
// \Z80|add16~0_combout  = ((\Z80|hv2~0_combout  & (\Z80|i[3]~7  & \Z80|Decoder2~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|Decoder2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|add16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|add16~0 .lut_mask = "c000";
defparam \Z80|add16~0 .operation_mode = "normal";
defparam \Z80|add16~0 .output_mode = "comb_only";
defparam \Z80|add16~0 .register_cascade_mode = "off";
defparam \Z80|add16~0 .sum_lutc_input = "datac";
defparam \Z80|add16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N3
cyclone_lcell \Z80|comb~30 (
// Equation(s):
// \Z80|comb~30_combout  = (\Z80|arith16~combout ) # ((\Z80|add16~0_combout ) # ((\Z80|Decoder2~3_combout  & \Z80|hv2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~3_combout ),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|arith16~combout ),
	.datad(\Z80|add16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~30 .lut_mask = "fff8";
defparam \Z80|comb~30 .operation_mode = "normal";
defparam \Z80|comb~30 .output_mode = "comb_only";
defparam \Z80|comb~30 .register_cascade_mode = "off";
defparam \Z80|comb~30 .sum_lutc_input = "datac";
defparam \Z80|comb~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N5
cyclone_lcell \Z80|Decoder1~13 (
// Equation(s):
// \Z80|Decoder1~13_combout  = ((!\Z80|i[4]~6  & (\Z80|i[5]~1  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~13 .lut_mask = "3000";
defparam \Z80|Decoder1~13 .operation_mode = "normal";
defparam \Z80|Decoder1~13 .output_mode = "comb_only";
defparam \Z80|Decoder1~13 .register_cascade_mode = "off";
defparam \Z80|Decoder1~13 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N4
cyclone_lcell \Z80|seq|Equal3~6 (
// Equation(s):
// \Z80|seq|Equal3~6_combout  = (\Z80|seq|state [2] & (!\Z80|seq|state [0] & (!\Z80|seq|state [3] & \Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~6 .lut_mask = "0200";
defparam \Z80|seq|Equal3~6 .operation_mode = "normal";
defparam \Z80|seq|Equal3~6 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~6 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~6 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N9
cyclone_lcell \Z80|sel2_hl~0 (
// Equation(s):
// \Z80|sel2_hl~0_combout  = (\Z80|seq|Equal3~6_combout ) # ((\Z80|Decoder1~13_combout  & (\Z80|comb~22_combout  & \Z80|Decoder2~3_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|seq|Equal3~6_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|Decoder2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2_hl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2_hl~0 .lut_mask = "eccc";
defparam \Z80|sel2_hl~0 .operation_mode = "normal";
defparam \Z80|sel2_hl~0 .output_mode = "comb_only";
defparam \Z80|sel2_hl~0 .register_cascade_mode = "off";
defparam \Z80|sel2_hl~0 .sum_lutc_input = "datac";
defparam \Z80|sel2_hl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N8
cyclone_lcell \Z80|comb~14 (
// Equation(s):
// \Z80|comb~14_combout  = (\Z80|i[5]~1  & (\Z80|seq|ied~regout  & (\Z80|i[7]~2  & !\Z80|i[6]~3 )))

	.clk(gnd),
	.dataa(\Z80|i[5]~1 ),
	.datab(\Z80|seq|ied~regout ),
	.datac(\Z80|i[7]~2 ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~14 .lut_mask = "0080";
defparam \Z80|comb~14 .operation_mode = "normal";
defparam \Z80|comb~14 .output_mode = "comb_only";
defparam \Z80|comb~14 .register_cascade_mode = "off";
defparam \Z80|comb~14 .sum_lutc_input = "datac";
defparam \Z80|comb~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N2
cyclone_lcell \Z80|comb~29 (
// Equation(s):
// \Z80|comb~29_combout  = ((!\Z80|i[1]~0  & (!\Z80|i[2]~5  & \Z80|comb~14_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|comb~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~29 .lut_mask = "0300";
defparam \Z80|comb~29 .operation_mode = "normal";
defparam \Z80|comb~29 .output_mode = "comb_only";
defparam \Z80|comb~29 .register_cascade_mode = "off";
defparam \Z80|comb~29 .sum_lutc_input = "datac";
defparam \Z80|comb~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N9
cyclone_lcell \Z80|sel2_hl~1 (
// Equation(s):
// \Z80|sel2_hl~1_combout  = (\Z80|xy3~combout  & ((\Z80|i[0]~4  & ((\Z80|seq|Equal3~1_combout ))) # (!\Z80|i[0]~4  & (\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|seq|Equal3~1_combout ),
	.datad(\Z80|xy3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2_hl~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2_hl~1 .lut_mask = "e400";
defparam \Z80|sel2_hl~1 .operation_mode = "normal";
defparam \Z80|sel2_hl~1 .output_mode = "comb_only";
defparam \Z80|sel2_hl~1 .register_cascade_mode = "off";
defparam \Z80|sel2_hl~1 .sum_lutc_input = "datac";
defparam \Z80|sel2_hl~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N9
cyclone_lcell \Z80|d_f~5 (
// Equation(s):
// \Z80|d_f~5_combout  = ((\Z80|i[5]~1  & (\Z80|i[4]~6  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~5 .lut_mask = "c000";
defparam \Z80|d_f~5 .operation_mode = "normal";
defparam \Z80|d_f~5 .output_mode = "comb_only";
defparam \Z80|d_f~5 .register_cascade_mode = "off";
defparam \Z80|d_f~5 .sum_lutc_input = "datac";
defparam \Z80|d_f~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N7
cyclone_lcell \Z80|sel2_hl~2 (
// Equation(s):
// \Z80|sel2_hl~2_combout  = (\Z80|comb~22_combout  & (\Z80|Decoder2~2_combout  & ((\Z80|Decoder1~13_combout ) # (\Z80|d_f~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|d_f~5_combout ),
	.datad(\Z80|Decoder2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2_hl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2_hl~2 .lut_mask = "c800";
defparam \Z80|sel2_hl~2 .operation_mode = "normal";
defparam \Z80|sel2_hl~2 .output_mode = "comb_only";
defparam \Z80|sel2_hl~2 .register_cascade_mode = "off";
defparam \Z80|sel2_hl~2 .sum_lutc_input = "datac";
defparam \Z80|sel2_hl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N8
cyclone_lcell \Z80|sel2_hl~3 (
// Equation(s):
// \Z80|sel2_hl~3_combout  = (\Z80|sel2_hl~1_combout ) # ((\Z80|sel2_hl~2_combout ) # ((\Z80|seq|Equal3~1_combout  & \Z80|comb~29_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~1_combout ),
	.datab(\Z80|comb~29_combout ),
	.datac(\Z80|sel2_hl~1_combout ),
	.datad(\Z80|sel2_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2_hl~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2_hl~3 .lut_mask = "fff8";
defparam \Z80|sel2_hl~3 .operation_mode = "normal";
defparam \Z80|sel2_hl~3 .output_mode = "comb_only";
defparam \Z80|sel2_hl~3 .register_cascade_mode = "off";
defparam \Z80|sel2_hl~3 .sum_lutc_input = "datac";
defparam \Z80|sel2_hl~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N5
cyclone_lcell \Z80|sel2_hl~4 (
// Equation(s):
// \Z80|sel2_hl~4_combout  = (\Z80|sel2_hl~0_combout ) # ((\Z80|sel2_hl~3_combout ) # ((\Z80|comb~57_combout  & \Z80|comb~30_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~57_combout ),
	.datab(\Z80|comb~30_combout ),
	.datac(\Z80|sel2_hl~0_combout ),
	.datad(\Z80|sel2_hl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2_hl~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2_hl~4 .lut_mask = "fff8";
defparam \Z80|sel2_hl~4 .operation_mode = "normal";
defparam \Z80|sel2_hl~4 .output_mode = "comb_only";
defparam \Z80|sel2_hl~4 .register_cascade_mode = "off";
defparam \Z80|sel2_hl~4 .sum_lutc_input = "datac";
defparam \Z80|sel2_hl~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N6
cyclone_lcell \Z80|Decoder2~5 (
// Equation(s):
// \Z80|Decoder2~5_combout  = ((\Z80|i[1]~0  & (!\Z80|i[2]~5  & !\Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~5 .lut_mask = "000c";
defparam \Z80|Decoder2~5 .operation_mode = "normal";
defparam \Z80|Decoder2~5 .output_mode = "comb_only";
defparam \Z80|Decoder2~5 .register_cascade_mode = "off";
defparam \Z80|Decoder2~5 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N9
cyclone_lcell \Z80|i0 (
// Equation(s):
// \Z80|i0~combout  = (((\Z80|seq|ied~regout ) # (\Z80|seq|icb~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|seq|ied~regout ),
	.datad(\Z80|seq|icb~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i0 .lut_mask = "fff0";
defparam \Z80|i0 .operation_mode = "normal";
defparam \Z80|i0 .output_mode = "comb_only";
defparam \Z80|i0 .register_cascade_mode = "off";
defparam \Z80|i0 .sum_lutc_input = "datac";
defparam \Z80|i0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N8
cyclone_lcell \Z80|i_ldade~0 (
// Equation(s):
// \Z80|i_ldade~0_combout  = (\Z80|Decoder2~5_combout  & (!\Z80|i[7]~2  & (!\Z80|i0~combout  & !\Z80|i[6]~3 )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~5_combout ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|i0~combout ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldade~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldade~0 .lut_mask = "0002";
defparam \Z80|i_ldade~0 .operation_mode = "normal";
defparam \Z80|i_ldade~0 .output_mode = "comb_only";
defparam \Z80|i_ldade~0 .register_cascade_mode = "off";
defparam \Z80|i_ldade~0 .sum_lutc_input = "datac";
defparam \Z80|i_ldade~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N3
cyclone_lcell \Z80|comb~17 (
// Equation(s):
// \Z80|comb~17_combout  = (\Z80|seq|ied~regout  & (((!\Z80|i[7]~2  & \Z80|i[6]~3 ))))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(vcc),
	.datac(\Z80|i[7]~2 ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~17 .lut_mask = "0a00";
defparam \Z80|comb~17 .operation_mode = "normal";
defparam \Z80|comb~17 .output_mode = "comb_only";
defparam \Z80|comb~17 .register_cascade_mode = "off";
defparam \Z80|comb~17 .sum_lutc_input = "datac";
defparam \Z80|comb~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N3
cyclone_lcell \Z80|i_ldnndd (
// Equation(s):
// \Z80|i_ldnndd~combout  = ((!\Z80|i[3]~7  & (\Z80|Decoder2~3_combout  & \Z80|comb~17_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|comb~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldnndd~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldnndd .lut_mask = "3000";
defparam \Z80|i_ldnndd .operation_mode = "normal";
defparam \Z80|i_ldnndd .output_mode = "comb_only";
defparam \Z80|i_ldnndd .register_cascade_mode = "off";
defparam \Z80|i_ldnndd .sum_lutc_input = "datac";
defparam \Z80|i_ldnndd .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N2
cyclone_lcell \Z80|i_lddd_nn (
// Equation(s):
// \Z80|i_lddd_nn~combout  = (\Z80|i[3]~7  & (((\Z80|Decoder2~3_combout  & \Z80|comb~17_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(vcc),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|comb~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_lddd_nn~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_lddd_nn .lut_mask = "a000";
defparam \Z80|i_lddd_nn .operation_mode = "normal";
defparam \Z80|i_lddd_nn .output_mode = "comb_only";
defparam \Z80|i_lddd_nn .register_cascade_mode = "off";
defparam \Z80|i_lddd_nn .sum_lutc_input = "datac";
defparam \Z80|i_lddd_nn .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N8
cyclone_lcell \Z80|selal[0]~2 (
// Equation(s):
// \Z80|selal[0]~2_combout  = (!\Z80|i_ldnndd~combout  & (!\Z80|i_lddd_nn~combout  & ((!\Z80|i_ldade~0_combout ) # (!\Z80|Decoder1~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~12_combout ),
	.datab(\Z80|i_ldnndd~combout ),
	.datac(\Z80|i_lddd_nn~combout ),
	.datad(\Z80|i_ldade~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[0]~2 .lut_mask = "0103";
defparam \Z80|selal[0]~2 .operation_mode = "normal";
defparam \Z80|selal[0]~2 .output_mode = "comb_only";
defparam \Z80|selal[0]~2 .register_cascade_mode = "off";
defparam \Z80|selal[0]~2 .sum_lutc_input = "datac";
defparam \Z80|selal[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N6
cyclone_lcell \Z80|imm2~1 (
// Equation(s):
// \Z80|imm2~1_combout  = ((\Z80|selal[0]~2_combout  & ((!\Z80|Decoder1~13_combout ) # (!\Z80|i_ldade~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i_ldade~0_combout ),
	.datac(\Z80|Decoder1~13_combout ),
	.datad(\Z80|selal[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm2~1 .lut_mask = "3f00";
defparam \Z80|imm2~1 .operation_mode = "normal";
defparam \Z80|imm2~1 .output_mode = "comb_only";
defparam \Z80|imm2~1 .register_cascade_mode = "off";
defparam \Z80|imm2~1 .sum_lutc_input = "datac";
defparam \Z80|imm2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N6
cyclone_lcell \Z80|i_neg~0 (
// Equation(s):
// \Z80|i_neg~0_combout  = ((\Z80|i[2]~5  & (!\Z80|i[1]~0  & !\Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_neg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_neg~0 .lut_mask = "000c";
defparam \Z80|i_neg~0 .operation_mode = "normal";
defparam \Z80|i_neg~0 .output_mode = "comb_only";
defparam \Z80|i_neg~0 .register_cascade_mode = "off";
defparam \Z80|i_neg~0 .sum_lutc_input = "datac";
defparam \Z80|i_neg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N1
cyclone_lcell \Z80|Decoder2~4 (
// Equation(s):
// \Z80|Decoder2~4_combout  = ((\Z80|i[0]~4  & (\Z80|i[2]~5  & !\Z80|i[1]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~4 .lut_mask = "00c0";
defparam \Z80|Decoder2~4 .operation_mode = "normal";
defparam \Z80|Decoder2~4 .output_mode = "comb_only";
defparam \Z80|Decoder2~4 .register_cascade_mode = "off";
defparam \Z80|Decoder2~4 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N2
cyclone_lcell \Z80|imm2~0 (
// Equation(s):
// \Z80|imm2~0_combout  = ((!\Z80|i_neg~0_combout  & ((!\Z80|Decoder1~9_combout ) # (!\Z80|Decoder2~4_combout )))) # (!\Z80|comb~22_combout )

	.clk(gnd),
	.dataa(\Z80|i_neg~0_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Decoder2~4_combout ),
	.datad(\Z80|Decoder1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm2~0 .lut_mask = "3777";
defparam \Z80|imm2~0 .operation_mode = "normal";
defparam \Z80|imm2~0 .output_mode = "comb_only";
defparam \Z80|imm2~0 .register_cascade_mode = "off";
defparam \Z80|imm2~0 .sum_lutc_input = "datac";
defparam \Z80|imm2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y16_N8
cyclone_lcell \Z80|sel2[1]~0 (
// Equation(s):
// \Z80|sel2[1]~0_combout  = ((\Z80|comb~22_combout  & (\Z80|Decoder2~3_combout  & \Z80|Decoder1~12_combout ))) # (!\Z80|imm2~0_combout )

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|Decoder2~3_combout ),
	.datac(\Z80|Decoder1~12_combout ),
	.datad(\Z80|imm2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[1]~0 .lut_mask = "80ff";
defparam \Z80|sel2[1]~0 .operation_mode = "normal";
defparam \Z80|sel2[1]~0 .output_mode = "comb_only";
defparam \Z80|sel2[1]~0 .register_cascade_mode = "off";
defparam \Z80|sel2[1]~0 .sum_lutc_input = "datac";
defparam \Z80|sel2[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y16_N3
cyclone_lcell \Z80|sel2[1]~1 (
// Equation(s):
// \Z80|sel2[1]~1_combout  = (\Z80|sel2_hl~4_combout ) # (((\Z80|seq|Equal3~4_combout  & \Z80|sel2[1]~0_combout )) # (!\Z80|imm2~1_combout ))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(\Z80|sel2_hl~4_combout ),
	.datac(\Z80|imm2~1_combout ),
	.datad(\Z80|sel2[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[1]~1 .lut_mask = "efcf";
defparam \Z80|sel2[1]~1 .operation_mode = "normal";
defparam \Z80|sel2[1]~1 .output_mode = "comb_only";
defparam \Z80|sel2[1]~1 .register_cascade_mode = "off";
defparam \Z80|sel2[1]~1 .sum_lutc_input = "datac";
defparam \Z80|sel2[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y12_N5
cyclone_lcell \Z80|asu_i[0] (
// Equation(s):
// \Z80|asu_i [0] = (\Z80|seq|Equal1~0_combout  & (!\Z80|i[3]~7  & (!\Z80|seq|sgate  & !\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|seq|sgate ),
	.datad(\Z80|sel3[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[0] .lut_mask = "0002";
defparam \Z80|asu_i[0] .operation_mode = "normal";
defparam \Z80|asu_i[0] .output_mode = "comb_only";
defparam \Z80|asu_i[0] .register_cascade_mode = "off";
defparam \Z80|asu_i[0] .sum_lutc_input = "datac";
defparam \Z80|asu_i[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N6
cyclone_lcell \Z80|i_ldddnn (
// Equation(s):
// \Z80|i_ldddnn~combout  = (\Z80|hv2~0_combout  & (((\Z80|Decoder2~2_combout  & !\Z80|i[3]~7 ))))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(vcc),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldddnn~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldddnn .lut_mask = "00a0";
defparam \Z80|i_ldddnn .operation_mode = "normal";
defparam \Z80|i_ldddnn .output_mode = "comb_only";
defparam \Z80|i_ldddnn .register_cascade_mode = "off";
defparam \Z80|i_ldddnn .sum_lutc_input = "datac";
defparam \Z80|i_ldddnn .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N7
cyclone_lcell \Z80|seq|Equal3~7 (
// Equation(s):
// \Z80|seq|Equal3~7_combout  = (!\Z80|seq|state [3] & (!\Z80|seq|state [2] & (!\Z80|seq|state [0] & \Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~7 .lut_mask = "0100";
defparam \Z80|seq|Equal3~7 .operation_mode = "normal";
defparam \Z80|seq|Equal3~7 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~7 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~7 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N8
cyclone_lcell \Z80|seq|s_imm1 (
// Equation(s):
// \Z80|seq|s_imm1~combout  = (!\Z80|seq|busack~regout  & (!\reset~combout  & (\Z80|seq|Equal3~7_combout  & !\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\reset~combout ),
	.datac(\Z80|seq|Equal3~7_combout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|s_imm1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|s_imm1 .lut_mask = "0010";
defparam \Z80|seq|s_imm1 .operation_mode = "normal";
defparam \Z80|seq|s_imm1 .output_mode = "comb_only";
defparam \Z80|seq|s_imm1 .register_cascade_mode = "off";
defparam \Z80|seq|s_imm1 .sum_lutc_input = "datac";
defparam \Z80|seq|s_imm1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N3
cyclone_lcell \Z80|i_pop~0 (
// Equation(s):
// \Z80|i_pop~0_combout  = (\Z80|Decoder2~2_combout  & (!\Z80|i[3]~7  & (\Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~2_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|comb~22_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_pop~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_pop~0 .lut_mask = "2020";
defparam \Z80|i_pop~0 .operation_mode = "normal";
defparam \Z80|i_pop~0 .output_mode = "comb_only";
defparam \Z80|i_pop~0 .register_cascade_mode = "off";
defparam \Z80|i_pop~0 .sum_lutc_input = "datac";
defparam \Z80|i_pop~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N5
cyclone_lcell \Z80|load_e~0 (
// Equation(s):
// \Z80|load_e~0_combout  = (\Z80|i_ldddnn~combout  & ((\Z80|seq|s_imm1~combout ) # ((\Z80|seq|s_mr1~combout  & \Z80|i_pop~0_combout )))) # (!\Z80|i_ldddnn~combout  & (((\Z80|seq|s_mr1~combout  & \Z80|i_pop~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldddnn~combout ),
	.datab(\Z80|seq|s_imm1~combout ),
	.datac(\Z80|seq|s_mr1~combout ),
	.datad(\Z80|i_pop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_e~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_e~0 .lut_mask = "f888";
defparam \Z80|load_e~0 .operation_mode = "normal";
defparam \Z80|load_e~0 .output_mode = "comb_only";
defparam \Z80|load_e~0 .register_cascade_mode = "off";
defparam \Z80|load_e~0 .sum_lutc_input = "datac";
defparam \Z80|load_e~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N6
cyclone_lcell \Z80|Decoder1~10 (
// Equation(s):
// \Z80|Decoder1~10_combout  = ((\Z80|i[4]~6  & (!\Z80|i[5]~1  & !\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~10 .lut_mask = "000c";
defparam \Z80|Decoder1~10 .operation_mode = "normal";
defparam \Z80|Decoder1~10 .output_mode = "comb_only";
defparam \Z80|Decoder1~10 .register_cascade_mode = "off";
defparam \Z80|Decoder1~10 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N0
cyclone_lcell \Z80|load_e~1 (
// Equation(s):
// \Z80|load_e~1_combout  = (\Z80|Decoder2~3_combout  & ((\Z80|tmp0~1_combout ) # ((\Z80|load_e~0_combout  & \Z80|Decoder1~10_combout )))) # (!\Z80|Decoder2~3_combout  & (\Z80|load_e~0_combout  & (\Z80|Decoder1~10_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~3_combout ),
	.datab(\Z80|load_e~0_combout ),
	.datac(\Z80|Decoder1~10_combout ),
	.datad(\Z80|tmp0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_e~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_e~1 .lut_mask = "eac0";
defparam \Z80|load_e~1 .operation_mode = "normal";
defparam \Z80|load_e~1 .output_mode = "comb_only";
defparam \Z80|load_e~1 .register_cascade_mode = "off";
defparam \Z80|load_e~1 .sum_lutc_input = "datac";
defparam \Z80|load_e~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N0
cyclone_lcell \Z80|comb~58 (
// Equation(s):
// \Z80|comb~58_combout  = (\Z80|comb~17_combout  & (\Z80|i[3]~7  & (\Z80|seq|s_mr1~combout  & \Z80|Decoder2~3_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|seq|s_mr1~combout ),
	.datad(\Z80|Decoder2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~58 .lut_mask = "8000";
defparam \Z80|comb~58 .operation_mode = "normal";
defparam \Z80|comb~58 .output_mode = "comb_only";
defparam \Z80|comb~58 .register_cascade_mode = "off";
defparam \Z80|comb~58 .sum_lutc_input = "datac";
defparam \Z80|comb~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N5
cyclone_lcell \Z80|Decoder2~6 (
// Equation(s):
// \Z80|Decoder2~6_combout  = ((!\Z80|i[1]~0  & (!\Z80|i[2]~5  & !\Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~6 .lut_mask = "0003";
defparam \Z80|Decoder2~6 .operation_mode = "normal";
defparam \Z80|Decoder2~6 .output_mode = "comb_only";
defparam \Z80|Decoder2~6 .register_cascade_mode = "off";
defparam \Z80|Decoder2~6 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N1
cyclone_lcell \Z80|seq|Equal3~2 (
// Equation(s):
// \Z80|seq|Equal3~2_combout  = (\Z80|seq|state [2] & (\Z80|seq|state [0] & (!\Z80|seq|state [3] & \Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~2 .lut_mask = "0800";
defparam \Z80|seq|Equal3~2 .operation_mode = "normal";
defparam \Z80|seq|Equal3~2 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~2 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~2 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N5
cyclone_lcell \Z80|tmp1~1 (
// Equation(s):
// \Z80|tmp1~1_combout  = (\Z80|Decoder2~6_combout  & (\Z80|seq|Equal3~2_combout  & (\Z80|comb~17_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~6_combout ),
	.datab(\Z80|seq|Equal3~2_combout ),
	.datac(\Z80|comb~17_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp1~1 .lut_mask = "0080";
defparam \Z80|tmp1~1 .operation_mode = "normal";
defparam \Z80|tmp1~1 .output_mode = "comb_only";
defparam \Z80|tmp1~1 .register_cascade_mode = "off";
defparam \Z80|tmp1~1 .sum_lutc_input = "datac";
defparam \Z80|tmp1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N9
cyclone_lcell \Z80|Decoder1~8 (
// Equation(s):
// \Z80|Decoder1~8_combout  = ((\Z80|i[4]~6  & (\Z80|i[5]~1  & !\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~8 .lut_mask = "00c0";
defparam \Z80|Decoder1~8 .operation_mode = "normal";
defparam \Z80|Decoder1~8 .output_mode = "comb_only";
defparam \Z80|Decoder1~8 .register_cascade_mode = "off";
defparam \Z80|Decoder1~8 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N3
cyclone_lcell \Z80|Decoder2~0 (
// Equation(s):
// \Z80|Decoder2~0_combout  = ((\Z80|i[2]~5  & (\Z80|i[1]~0  & !\Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~0 .lut_mask = "00c0";
defparam \Z80|Decoder2~0 .operation_mode = "normal";
defparam \Z80|Decoder2~0 .output_mode = "comb_only";
defparam \Z80|Decoder2~0 .register_cascade_mode = "off";
defparam \Z80|Decoder2~0 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N0
cyclone_lcell \Z80|load_a~0 (
// Equation(s):
// \Z80|load_a~0_combout  = ((\Z80|Decoder2~0_combout  & (\Z80|seq|Equal3~7_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Decoder2~0_combout ),
	.datac(\Z80|seq|Equal3~7_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~0 .lut_mask = "00c0";
defparam \Z80|load_a~0 .operation_mode = "normal";
defparam \Z80|load_a~0 .output_mode = "comb_only";
defparam \Z80|load_a~0 .register_cascade_mode = "off";
defparam \Z80|load_a~0 .sum_lutc_input = "datac";
defparam \Z80|load_a~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N6
cyclone_lcell \Z80|tmp1~2 (
// Equation(s):
// \Z80|tmp1~2_combout  = (\Z80|tmp1~1_combout ) # ((\Z80|hv2~0_combout  & (!\Z80|Decoder1~8_combout  & \Z80|load_a~0_combout )))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|tmp1~1_combout ),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|load_a~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp1~2 .lut_mask = "cecc";
defparam \Z80|tmp1~2 .operation_mode = "normal";
defparam \Z80|tmp1~2 .output_mode = "comb_only";
defparam \Z80|tmp1~2 .register_cascade_mode = "off";
defparam \Z80|tmp1~2 .sum_lutc_input = "datac";
defparam \Z80|tmp1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N8
cyclone_lcell \Z80|seq|inst_reg[4] (
// Equation(s):
// \Z80|i[4]~6  = (\Z80|seq|Equal1~0_combout  & (((\Z80|reg_adrl|q[4]~COMBOUT )))) # (!\Z80|seq|Equal1~0_combout  & (((V1_inst_reg[4]))))
// \Z80|seq|inst_reg [4] = DFFEAS(\Z80|i[4]~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|s_if~combout , \Z80|reg_adrl|q[4]~COMBOUT , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(vcc),
	.datac(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[4]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[4]~6 ),
	.regout(\Z80|seq|inst_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[4] .lut_mask = "fa50";
defparam \Z80|seq|inst_reg[4] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[4] .output_mode = "reg_and_comb";
defparam \Z80|seq|inst_reg[4] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[4] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y17_N8
cyclone_lcell \Z80|d_f~4 (
// Equation(s):
// \Z80|d_f~4_combout  = (\Z80|i[5]~1  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[4]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [4]))))

	.clk(gnd),
	.dataa(\Z80|seq|inst_reg [4]),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|reg_adrl|q[4]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~4 .lut_mask = "e020";
defparam \Z80|d_f~4 .operation_mode = "normal";
defparam \Z80|d_f~4 .output_mode = "comb_only";
defparam \Z80|d_f~4 .register_cascade_mode = "off";
defparam \Z80|d_f~4 .sum_lutc_input = "datac";
defparam \Z80|d_f~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N4
cyclone_lcell \Z80|i_halt~0 (
// Equation(s):
// \Z80|i_halt~0_combout  = (!\Z80|seq|ied~regout  & (!\Z80|seq|icb~regout  & (!\Z80|i[7]~2  & \Z80|i[6]~3 )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|i[7]~2 ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_halt~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_halt~0 .lut_mask = "0100";
defparam \Z80|i_halt~0 .operation_mode = "normal";
defparam \Z80|i_halt~0 .output_mode = "comb_only";
defparam \Z80|i_halt~0 .register_cascade_mode = "off";
defparam \Z80|i_halt~0 .sum_lutc_input = "datac";
defparam \Z80|i_halt~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N6
cyclone_lcell \Z80|i_ldrhl~0 (
// Equation(s):
// \Z80|i_ldrhl~0_combout  = (\Z80|Decoder2~0_combout  & (\Z80|i_halt~0_combout  & ((\Z80|i[3]~7 ) # (!\Z80|d_f~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~0_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|d_f~4_combout ),
	.datad(\Z80|i_halt~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldrhl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldrhl~0 .lut_mask = "8a00";
defparam \Z80|i_ldrhl~0 .operation_mode = "normal";
defparam \Z80|i_ldrhl~0 .output_mode = "comb_only";
defparam \Z80|i_ldrhl~0 .register_cascade_mode = "off";
defparam \Z80|i_ldrhl~0 .sum_lutc_input = "datac";
defparam \Z80|i_ldrhl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N2
cyclone_lcell \Z80|incdec8 (
// Equation(s):
// \Z80|incdec8~combout  = (\Z80|i[2]~5  & (((!\Z80|i[1]~0  & \Z80|hv2~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[2]~5 ),
	.datab(vcc),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|hv2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|incdec8~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|incdec8 .lut_mask = "0a00";
defparam \Z80|incdec8 .operation_mode = "normal";
defparam \Z80|incdec8 .output_mode = "comb_only";
defparam \Z80|incdec8 .register_cascade_mode = "off";
defparam \Z80|incdec8 .sum_lutc_input = "datac";
defparam \Z80|incdec8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N2
cyclone_lcell \Z80|i_ldrhl~1 (
// Equation(s):
// \Z80|i_ldrhl~1_combout  = (\Z80|i_halt~0_combout  & ((\Z80|i[3]~7 ) # ((!\Z80|i[4]~6 ) # (!\Z80|i[5]~1 ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|i_halt~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldrhl~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldrhl~1 .lut_mask = "bf00";
defparam \Z80|i_ldrhl~1 .operation_mode = "normal";
defparam \Z80|i_ldrhl~1 .output_mode = "comb_only";
defparam \Z80|i_ldrhl~1 .register_cascade_mode = "off";
defparam \Z80|i_ldrhl~1 .sum_lutc_input = "datac";
defparam \Z80|i_ldrhl~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N3
cyclone_lcell \Z80|tmp1~0 (
// Equation(s):
// \Z80|tmp1~0_combout  = (\Z80|seq|s_if~combout  & ((\Z80|incdec8~combout ) # ((\Z80|i_ldrhl~1_combout  & !\Z80|Decoder2~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|s_if~combout ),
	.datab(\Z80|incdec8~combout ),
	.datac(\Z80|i_ldrhl~1_combout ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp1~0 .lut_mask = "88a8";
defparam \Z80|tmp1~0 .operation_mode = "normal";
defparam \Z80|tmp1~0 .output_mode = "comb_only";
defparam \Z80|tmp1~0 .register_cascade_mode = "off";
defparam \Z80|tmp1~0 .sum_lutc_input = "datac";
defparam \Z80|tmp1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N9
cyclone_lcell \Z80|tmp1~3 (
// Equation(s):
// \Z80|tmp1~3_combout  = (\Z80|tmp1~2_combout ) # ((\Z80|tmp1~0_combout ) # ((\Z80|i_ldrhl~0_combout  & \Z80|seq|s_mr1~combout )))

	.clk(gnd),
	.dataa(\Z80|tmp1~2_combout ),
	.datab(\Z80|i_ldrhl~0_combout ),
	.datac(\Z80|seq|s_mr1~combout ),
	.datad(\Z80|tmp1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp1~3 .lut_mask = "ffea";
defparam \Z80|tmp1~3 .operation_mode = "normal";
defparam \Z80|tmp1~3 .output_mode = "comb_only";
defparam \Z80|tmp1~3 .register_cascade_mode = "off";
defparam \Z80|tmp1~3 .sum_lutc_input = "datac";
defparam \Z80|tmp1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N9
cyclone_lcell \Z80|load_e~2 (
// Equation(s):
// \Z80|load_e~2_combout  = (\Z80|load_e~1_combout ) # ((\Z80|Decoder1~11_combout  & ((\Z80|comb~58_combout ) # (\Z80|tmp1~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_e~1_combout ),
	.datab(\Z80|Decoder1~11_combout ),
	.datac(\Z80|comb~58_combout ),
	.datad(\Z80|tmp1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_e~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_e~2 .lut_mask = "eeea";
defparam \Z80|load_e~2 .operation_mode = "normal";
defparam \Z80|load_e~2 .output_mode = "comb_only";
defparam \Z80|load_e~2 .register_cascade_mode = "off";
defparam \Z80|load_e~2 .sum_lutc_input = "datac";
defparam \Z80|load_e~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N4
cyclone_lcell \Z80|i_djnz~0 (
// Equation(s):
// \Z80|i_djnz~0_combout  = ((\Z80|hv2~0_combout  & (\Z80|Decoder1~10_combout  & \Z80|Decoder2~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|Decoder1~10_combout ),
	.datad(\Z80|Decoder2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_djnz~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_djnz~0 .lut_mask = "c000";
defparam \Z80|i_djnz~0 .operation_mode = "normal";
defparam \Z80|i_djnz~0 .output_mode = "comb_only";
defparam \Z80|i_djnz~0 .register_cascade_mode = "off";
defparam \Z80|i_djnz~0 .sum_lutc_input = "datac";
defparam \Z80|i_djnz~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N1
cyclone_lcell \Z80|always1~4 (
// Equation(s):
// \Z80|always1~4_combout  = (!\Z80|i[0]~4  & (!\Z80|i[1]~0  & (!\Z80|i[2]~5  & \Z80|hv2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|hv2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|always1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|always1~4 .lut_mask = "0100";
defparam \Z80|always1~4 .operation_mode = "normal";
defparam \Z80|always1~4 .output_mode = "comb_only";
defparam \Z80|always1~4 .register_cascade_mode = "off";
defparam \Z80|always1~4 .sum_lutc_input = "datac";
defparam \Z80|always1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N5
cyclone_lcell \Z80|Decoder1~15 (
// Equation(s):
// \Z80|Decoder1~15_combout  = (!\Z80|i[4]~6  & ((\Z80|seq|Equal1~0_combout  & ((!\Z80|reg_adrl|q[5]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (!\Z80|seq|inst_reg [5]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|seq|inst_reg [5]),
	.datad(\Z80|reg_adrl|q[5]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~15 .lut_mask = "0123";
defparam \Z80|Decoder1~15 .operation_mode = "normal";
defparam \Z80|Decoder1~15 .output_mode = "comb_only";
defparam \Z80|Decoder1~15 .register_cascade_mode = "off";
defparam \Z80|Decoder1~15 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N0
cyclone_lcell \Z80|always1~3 (
// Equation(s):
// \Z80|always1~3_combout  = (\Z80|seq|Equal1~0_combout  & (!\Z80|seq|sgate  & (\Z80|i[3]~7  & \Z80|Decoder1~15_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|Decoder1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|always1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|always1~3 .lut_mask = "2000";
defparam \Z80|always1~3 .operation_mode = "normal";
defparam \Z80|always1~3 .output_mode = "comb_only";
defparam \Z80|always1~3 .register_cascade_mode = "off";
defparam \Z80|always1~3 .sum_lutc_input = "datac";
defparam \Z80|always1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N3
cyclone_lcell \Z80|sel_af (
// Equation(s):
// \Z80|sel_af~regout  = DFFEAS((!\reset~combout  & (\Z80|sel_af~regout  $ (((\Z80|always1~4_combout  & \Z80|always1~3_combout ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|always1~4_combout ),
	.datab(\Z80|always1~3_combout ),
	.datac(\reset~combout ),
	.datad(\Z80|sel_af~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|sel_af~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel_af .lut_mask = "0708";
defparam \Z80|sel_af .operation_mode = "normal";
defparam \Z80|sel_af .output_mode = "reg_only";
defparam \Z80|sel_af .register_cascade_mode = "off";
defparam \Z80|sel_af .sum_lutc_input = "datac";
defparam \Z80|sel_af .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N7
cyclone_lcell \Z80|Decoder2~1 (
// Equation(s):
// \Z80|Decoder2~1_combout  = ((\Z80|i[2]~5  & (\Z80|i[0]~4  & \Z80|i[1]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder2~1 .lut_mask = "c000";
defparam \Z80|Decoder2~1 .operation_mode = "normal";
defparam \Z80|Decoder2~1 .output_mode = "comb_only";
defparam \Z80|Decoder2~1 .register_cascade_mode = "off";
defparam \Z80|Decoder2~1 .sum_lutc_input = "datac";
defparam \Z80|Decoder2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N5
cyclone_lcell \Z80|i_daa (
// Equation(s):
// \Z80|i_daa~combout  = ((\Z80|hv2~0_combout  & (\Z80|Decoder2~1_combout  & \Z80|Decoder1~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(\Z80|Decoder1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_daa~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_daa .lut_mask = "c000";
defparam \Z80|i_daa .operation_mode = "normal";
defparam \Z80|i_daa .output_mode = "comb_only";
defparam \Z80|i_daa .register_cascade_mode = "off";
defparam \Z80|i_daa .sum_lutc_input = "datac";
defparam \Z80|i_daa .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N8
cyclone_lcell \Z80|pv0~0 (
// Equation(s):
// \Z80|pv0~0_combout  = (\Z80|i[4]~6  & (!\Z80|i[5]~1  & (\Z80|comb~17_combout  & \Z80|Decoder2~1_combout )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|comb~17_combout ),
	.datad(\Z80|Decoder2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|pv0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|pv0~0 .lut_mask = "2000";
defparam \Z80|pv0~0 .operation_mode = "normal";
defparam \Z80|pv0~0 .output_mode = "comb_only";
defparam \Z80|pv0~0 .register_cascade_mode = "off";
defparam \Z80|pv0~0 .sum_lutc_input = "datac";
defparam \Z80|pv0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N8
cyclone_lcell \Z80|i_cpl~0 (
// Equation(s):
// \Z80|i_cpl~0_combout  = (\Z80|Decoder2~1_combout  & (((\Z80|Decoder1~13_combout  & \Z80|hv2~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~1_combout ),
	.datab(vcc),
	.datac(\Z80|Decoder1~13_combout ),
	.datad(\Z80|hv2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_cpl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_cpl~0 .lut_mask = "a000";
defparam \Z80|i_cpl~0 .operation_mode = "normal";
defparam \Z80|i_cpl~0 .output_mode = "comb_only";
defparam \Z80|i_cpl~0 .register_cascade_mode = "off";
defparam \Z80|i_cpl~0 .sum_lutc_input = "datac";
defparam \Z80|i_cpl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N2
cyclone_lcell \Z80|Decoder1~14 (
// Equation(s):
// \Z80|Decoder1~14_combout  = ((!\Z80|i[5]~1  & (!\Z80|i[4]~6  & !\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~14 .lut_mask = "0003";
defparam \Z80|Decoder1~14 .operation_mode = "normal";
defparam \Z80|Decoder1~14 .output_mode = "comb_only";
defparam \Z80|Decoder1~14 .register_cascade_mode = "off";
defparam \Z80|Decoder1~14 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N4
cyclone_lcell \Z80|i_neg~1 (
// Equation(s):
// \Z80|i_neg~1_combout  = (\Z80|comb~17_combout  & (((\Z80|Decoder1~14_combout  & \Z80|i_neg~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(vcc),
	.datac(\Z80|Decoder1~14_combout ),
	.datad(\Z80|i_neg~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_neg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_neg~1 .lut_mask = "a000";
defparam \Z80|i_neg~1 .operation_mode = "normal";
defparam \Z80|i_neg~1 .output_mode = "comb_only";
defparam \Z80|i_neg~1 .register_cascade_mode = "off";
defparam \Z80|i_neg~1 .sum_lutc_input = "datac";
defparam \Z80|i_neg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N8
cyclone_lcell \Z80|load_a~1 (
// Equation(s):
// \Z80|load_a~1_combout  = (\Z80|i_daa~combout ) # ((\Z80|pv0~0_combout ) # ((\Z80|i_cpl~0_combout ) # (\Z80|i_neg~1_combout )))

	.clk(gnd),
	.dataa(\Z80|i_daa~combout ),
	.datab(\Z80|pv0~0_combout ),
	.datac(\Z80|i_cpl~0_combout ),
	.datad(\Z80|i_neg~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~1 .lut_mask = "fffe";
defparam \Z80|load_a~1 .operation_mode = "normal";
defparam \Z80|load_a~1 .output_mode = "comb_only";
defparam \Z80|load_a~1 .register_cascade_mode = "off";
defparam \Z80|load_a~1 .sum_lutc_input = "datac";
defparam \Z80|load_a~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N5
cyclone_lcell \Z80|sel1_tmp~2 (
// Equation(s):
// \Z80|sel1_tmp~2_combout  = (!\Z80|seq|ied~regout  & (\Z80|i[7]~2  & (!\Z80|i[6]~3  & !\Z80|seq|icb~regout )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|seq|icb~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_tmp~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_tmp~2 .lut_mask = "0004";
defparam \Z80|sel1_tmp~2 .operation_mode = "normal";
defparam \Z80|sel1_tmp~2 .output_mode = "comb_only";
defparam \Z80|sel1_tmp~2 .register_cascade_mode = "off";
defparam \Z80|sel1_tmp~2 .sum_lutc_input = "datac";
defparam \Z80|sel1_tmp~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N7
cyclone_lcell \Z80|load_a~2 (
// Equation(s):
// \Z80|load_a~2_combout  = (\Z80|load_a~1_combout ) # ((!\Z80|Decoder2~0_combout  & (!\Z80|d_f~5_combout  & \Z80|sel1_tmp~2_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~0_combout ),
	.datab(\Z80|d_f~5_combout ),
	.datac(\Z80|load_a~1_combout ),
	.datad(\Z80|sel1_tmp~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~2 .lut_mask = "f1f0";
defparam \Z80|load_a~2 .operation_mode = "normal";
defparam \Z80|load_a~2 .output_mode = "comb_only";
defparam \Z80|load_a~2 .register_cascade_mode = "off";
defparam \Z80|load_a~2 .sum_lutc_input = "datac";
defparam \Z80|load_a~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N2
cyclone_lcell \Z80|load_a~3 (
// Equation(s):
// \Z80|load_a~3_combout  = (\Z80|load_a~2_combout ) # ((!\Z80|i[5]~1  & (\Z80|hv2~0_combout  & \Z80|Decoder2~1_combout )))

	.clk(gnd),
	.dataa(\Z80|i[5]~1 ),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|load_a~2_combout ),
	.datad(\Z80|Decoder2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~3 .lut_mask = "f4f0";
defparam \Z80|load_a~3 .operation_mode = "normal";
defparam \Z80|load_a~3 .output_mode = "comb_only";
defparam \Z80|load_a~3 .register_cascade_mode = "off";
defparam \Z80|load_a~3 .sum_lutc_input = "datac";
defparam \Z80|load_a~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N3
cyclone_lcell \Z80|load_a~4 (
// Equation(s):
// \Z80|load_a~4_combout  = (\Z80|load_a~3_combout  & ((\Z80|seq|s_if~combout ) # ((\Z80|d_f~5_combout  & \Z80|tmp1~3_combout )))) # (!\Z80|load_a~3_combout  & (\Z80|d_f~5_combout  & ((\Z80|tmp1~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_a~3_combout ),
	.datab(\Z80|d_f~5_combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|tmp1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~4 .lut_mask = "eca0";
defparam \Z80|load_a~4 .operation_mode = "normal";
defparam \Z80|load_a~4 .output_mode = "comb_only";
defparam \Z80|load_a~4 .register_cascade_mode = "off";
defparam \Z80|load_a~4 .sum_lutc_input = "datac";
defparam \Z80|load_a~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N6
cyclone_lcell \Z80|al_hl~0 (
// Equation(s):
// \Z80|al_hl~0_combout  = (!\Z80|i0~combout  & (\Z80|i[7]~2  & (!\Z80|i[6]~3  & \Z80|Decoder2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|i0~combout ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|al_hl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|al_hl~0 .lut_mask = "0400";
defparam \Z80|al_hl~0 .operation_mode = "normal";
defparam \Z80|al_hl~0 .output_mode = "comb_only";
defparam \Z80|al_hl~0 .register_cascade_mode = "off";
defparam \Z80|al_hl~0 .sum_lutc_input = "datac";
defparam \Z80|al_hl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N1
cyclone_lcell \Z80|load_a~9 (
// Equation(s):
// \Z80|load_a~9_combout  = (\Z80|al_hl~0_combout  & ((\Z80|seq|s_mr1~combout ) # ((\Z80|load_a~0_combout  & \Z80|comb~22_combout )))) # (!\Z80|al_hl~0_combout  & (\Z80|load_a~0_combout  & (\Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(\Z80|al_hl~0_combout ),
	.datab(\Z80|load_a~0_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|seq|s_mr1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~9 .lut_mask = "eac0";
defparam \Z80|load_a~9 .operation_mode = "normal";
defparam \Z80|load_a~9 .output_mode = "comb_only";
defparam \Z80|load_a~9 .register_cascade_mode = "off";
defparam \Z80|load_a~9 .sum_lutc_input = "datac";
defparam \Z80|load_a~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N5
cyclone_lcell \Z80|i_rd (
// Equation(s):
// \Z80|i_rd~combout  = (!\Z80|i[4]~6  & (\Z80|i[5]~1  & (\Z80|Decoder2~1_combout  & \Z80|comb~17_combout )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(\Z80|comb~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_rd~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_rd .lut_mask = "4000";
defparam \Z80|i_rd .operation_mode = "normal";
defparam \Z80|i_rd .output_mode = "comb_only";
defparam \Z80|i_rd .register_cascade_mode = "off";
defparam \Z80|i_rd .sum_lutc_input = "datac";
defparam \Z80|i_rd .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N0
cyclone_lcell \Z80|comb~56 (
// Equation(s):
// \Z80|comb~56_combout  = (\Z80|seq|s_if~combout  & (\Z80|tmp0~0_combout  & (\Z80|Decoder2~1_combout  & !\Z80|Decoder2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|s_if~combout ),
	.datab(\Z80|tmp0~0_combout ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~56 .lut_mask = "0080";
defparam \Z80|comb~56 .operation_mode = "normal";
defparam \Z80|comb~56 .output_mode = "comb_only";
defparam \Z80|comb~56 .register_cascade_mode = "off";
defparam \Z80|comb~56 .sum_lutc_input = "datac";
defparam \Z80|comb~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N9
cyclone_lcell \Z80|load_a~7 (
// Equation(s):
// \Z80|load_a~7_combout  = (\Z80|i[3]~7  & (\Z80|seq|s_mr1~combout  & (\Z80|i_ldade~0_combout  & !\Z80|comb~57_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|seq|s_mr1~combout ),
	.datac(\Z80|i_ldade~0_combout ),
	.datad(\Z80|comb~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~7 .lut_mask = "0080";
defparam \Z80|load_a~7 .operation_mode = "normal";
defparam \Z80|load_a~7 .output_mode = "comb_only";
defparam \Z80|load_a~7 .register_cascade_mode = "off";
defparam \Z80|load_a~7 .sum_lutc_input = "datac";
defparam \Z80|load_a~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N6
cyclone_lcell \Z80|seq|s_mw1 (
// Equation(s):
// \Z80|seq|s_mw1~combout  = (\Z80|seq|Equal3~0_combout  & (!\reset~combout  & (!\Z80|seq|busack~regout  & !\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\reset~combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|s_mw1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|s_mw1 .lut_mask = "0002";
defparam \Z80|seq|s_mw1 .operation_mode = "normal";
defparam \Z80|seq|s_mw1 .output_mode = "comb_only";
defparam \Z80|seq|s_mw1 .register_cascade_mode = "off";
defparam \Z80|seq|s_mw1 .sum_lutc_input = "datac";
defparam \Z80|seq|s_mw1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N3
cyclone_lcell \Z80|load_a~8 (
// Equation(s):
// \Z80|load_a~8_combout  = (\Z80|comb~56_combout ) # ((\Z80|load_a~7_combout ) # ((\Z80|i_rd~combout  & \Z80|seq|s_mw1~combout )))

	.clk(gnd),
	.dataa(\Z80|i_rd~combout ),
	.datab(\Z80|comb~56_combout ),
	.datac(\Z80|load_a~7_combout ),
	.datad(\Z80|seq|s_mw1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~8 .lut_mask = "fefc";
defparam \Z80|load_a~8 .operation_mode = "normal";
defparam \Z80|load_a~8 .output_mode = "comb_only";
defparam \Z80|load_a~8 .register_cascade_mode = "off";
defparam \Z80|load_a~8 .sum_lutc_input = "datac";
defparam \Z80|load_a~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N6
cyclone_lcell \Z80|i_inan~0 (
// Equation(s):
// \Z80|i_inan~0_combout  = ((\Z80|comb~22_combout  & (\Z80|Decoder2~3_combout  & \Z80|Decoder1~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|Decoder1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_inan~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_inan~0 .lut_mask = "c000";
defparam \Z80|i_inan~0 .operation_mode = "normal";
defparam \Z80|i_inan~0 .output_mode = "comb_only";
defparam \Z80|i_inan~0 .register_cascade_mode = "off";
defparam \Z80|i_inan~0 .sum_lutc_input = "datac";
defparam \Z80|i_inan~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N3
cyclone_lcell \Z80|i_inrc (
// Equation(s):
// \Z80|i_inrc~combout  = (\Z80|seq|ied~regout  & (!\Z80|i[7]~2  & (\Z80|Decoder2~6_combout  & \Z80|i[6]~3 )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|Decoder2~6_combout ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_inrc~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_inrc .lut_mask = "2000";
defparam \Z80|i_inrc .operation_mode = "normal";
defparam \Z80|i_inrc .output_mode = "comb_only";
defparam \Z80|i_inrc .register_cascade_mode = "off";
defparam \Z80|i_inrc .sum_lutc_input = "datac";
defparam \Z80|i_inrc .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N7
cyclone_lcell \Z80|load_a~5 (
// Equation(s):
// \Z80|load_a~5_combout  = (!\Z80|seq|sgate  & (\Z80|seq|Equal3~2_combout  & ((\Z80|i_inan~0_combout ) # (\Z80|i_inrc~combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|sgate ),
	.datab(\Z80|seq|Equal3~2_combout ),
	.datac(\Z80|i_inan~0_combout ),
	.datad(\Z80|i_inrc~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~5 .lut_mask = "4440";
defparam \Z80|load_a~5 .operation_mode = "normal";
defparam \Z80|load_a~5 .output_mode = "comb_only";
defparam \Z80|load_a~5 .register_cascade_mode = "off";
defparam \Z80|load_a~5 .sum_lutc_input = "datac";
defparam \Z80|load_a~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N7
cyclone_lcell \Z80|seq|Equal3~8 (
// Equation(s):
// \Z80|seq|Equal3~8_combout  = (\Z80|seq|state [2] & (\Z80|seq|state [0] & (!\Z80|seq|state [3] & !\Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~8 .lut_mask = "0008";
defparam \Z80|seq|Equal3~8 .operation_mode = "normal";
defparam \Z80|seq|Equal3~8 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~8 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~8 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N5
cyclone_lcell \Z80|seq|s_mr2 (
// Equation(s):
// \Z80|seq|s_mr2~combout  = (!\waitreq~1_combout  & (!\reset~combout  & (\Z80|seq|Equal3~8_combout  & !\Z80|seq|busack~regout )))

	.clk(gnd),
	.dataa(\waitreq~1_combout ),
	.datab(\reset~combout ),
	.datac(\Z80|seq|Equal3~8_combout ),
	.datad(\Z80|seq|busack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|s_mr2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|s_mr2 .lut_mask = "0010";
defparam \Z80|seq|s_mr2 .operation_mode = "normal";
defparam \Z80|seq|s_mr2 .output_mode = "comb_only";
defparam \Z80|seq|s_mr2 .register_cascade_mode = "off";
defparam \Z80|seq|s_mr2 .sum_lutc_input = "datac";
defparam \Z80|seq|s_mr2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N0
cyclone_lcell \Z80|load_a~6 (
// Equation(s):
// \Z80|load_a~6_combout  = (\Z80|load_a~5_combout ) # ((\Z80|seq|s_mr2~combout  & (\Z80|Decoder1~8_combout  & \Z80|i_pop~0_combout )))

	.clk(gnd),
	.dataa(\Z80|load_a~5_combout ),
	.datab(\Z80|seq|s_mr2~combout ),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|i_pop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~6 .lut_mask = "eaaa";
defparam \Z80|load_a~6 .operation_mode = "normal";
defparam \Z80|load_a~6 .output_mode = "comb_only";
defparam \Z80|load_a~6 .register_cascade_mode = "off";
defparam \Z80|load_a~6 .sum_lutc_input = "datac";
defparam \Z80|load_a~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N0
cyclone_lcell \Z80|load_a~10 (
// Equation(s):
// \Z80|load_a~10_combout  = (\Z80|load_a~8_combout ) # ((\Z80|load_a~6_combout ) # ((\Z80|load_a~9_combout  & !\Z80|d_f~5_combout )))

	.clk(gnd),
	.dataa(\Z80|load_a~9_combout ),
	.datab(\Z80|d_f~5_combout ),
	.datac(\Z80|load_a~8_combout ),
	.datad(\Z80|load_a~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_a~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_a~10 .lut_mask = "fff2";
defparam \Z80|load_a~10 .operation_mode = "normal";
defparam \Z80|load_a~10 .output_mode = "comb_only";
defparam \Z80|load_a~10 .register_cascade_mode = "off";
defparam \Z80|load_a~10 .sum_lutc_input = "datac";
defparam \Z80|load_a~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N6
cyclone_lcell \Z80|reg_a|q0[2]~12 (
// Equation(s):
// \Z80|reg_a|q0[2]~12_combout  = (\reset~combout ) # ((!\Z80|sel_af~regout  & ((\Z80|load_a~4_combout ) # (\Z80|load_a~10_combout ))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|load_a~4_combout ),
	.datac(\Z80|sel_af~regout ),
	.datad(\Z80|load_a~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[2]~12 .lut_mask = "afae";
defparam \Z80|reg_a|q0[2]~12 .operation_mode = "normal";
defparam \Z80|reg_a|q0[2]~12 .output_mode = "comb_only";
defparam \Z80|reg_a|q0[2]~12 .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[2]~12 .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N5
cyclone_lcell \Z80|reg_a|q0[2] (
// Equation(s):
// \Z80|reg_a|q0~16  = ((\Z80|alu|z[2]~28 ) # ((!\reset1~regout  & \reset2~regout )))
// \Z80|reg_a|q0 [2] = DFFEAS(\Z80|reg_a|q0~16 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\reset1~regout ),
	.datac(\reset2~regout ),
	.datad(\Z80|alu|z[2]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~16 ),
	.regout(\Z80|reg_a|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[2] .lut_mask = "ff30";
defparam \Z80|reg_a|q0[2] .operation_mode = "normal";
defparam \Z80|reg_a|q0[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[2] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N1
cyclone_lcell \Z80|reg_a|q1[2]~0 (
// Equation(s):
// \Z80|reg_a|q1[2]~0_combout  = (\reset~combout ) # ((\Z80|sel_af~regout  & ((\Z80|load_a~4_combout ) # (\Z80|load_a~10_combout ))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|load_a~4_combout ),
	.datac(\Z80|sel_af~regout ),
	.datad(\Z80|load_a~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q1[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[2]~0 .lut_mask = "faea";
defparam \Z80|reg_a|q1[2]~0 .operation_mode = "normal";
defparam \Z80|reg_a|q1[2]~0 .output_mode = "comb_only";
defparam \Z80|reg_a|q1[2]~0 .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[2]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N6
cyclone_lcell \Z80|reg_a|q1[2] (
// Equation(s):
// \Z80|reg_a|q1 [2] = DFFEAS((((\Z80|reg_a|q0~16 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|reg_a|q0~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[2] .lut_mask = "ff00";
defparam \Z80|reg_a|q1[2] .operation_mode = "normal";
defparam \Z80|reg_a|q1[2] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[2] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N3
cyclone_lcell \Z80|load_r~0 (
// Equation(s):
// \Z80|load_r~0_combout  = (((!\Z80|seq|s_if~combout ) # (!\Z80|Decoder1~9_combout )) # (!\Z80|Decoder2~1_combout )) # (!\Z80|comb~17_combout )

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(\Z80|Decoder2~1_combout ),
	.datac(\Z80|Decoder1~9_combout ),
	.datad(\Z80|seq|s_if~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_r~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_r~0 .lut_mask = "7fff";
defparam \Z80|load_r~0 .operation_mode = "normal";
defparam \Z80|load_r~0 .output_mode = "comb_only";
defparam \Z80|load_r~0 .register_cascade_mode = "off";
defparam \Z80|load_r~0 .sum_lutc_input = "datac";
defparam \Z80|load_r~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N9
cyclone_lcell \Z80|reg_r|q[2] (
// Equation(s):
// \Z80|reg_r|q[2]~COMBOUT  = (\Z80|sel_af~regout  & (\Z80|reg_a|q1 [2])) # (!\Z80|sel_af~regout  & (((\Z80|reg_a|q0 [2]))))
// \Z80|reg_r|q [2] = DFFEAS(\Z80|reg_r|q[2]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[2]~6_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(\Z80|reg_a|q1 [2]),
	.datac(\Z80|reg_r|d[2]~6_combout ),
	.datad(\Z80|reg_a|q0 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[2]~COMBOUT ),
	.regout(\Z80|reg_r|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[2] .lut_mask = "dd88";
defparam \Z80|reg_r|q[2] .operation_mode = "normal";
defparam \Z80|reg_r|q[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N4
cyclone_lcell \Z80|al~0 (
// Equation(s):
// \Z80|al~0_combout  = (!\Z80|i0~combout  & (\Z80|i[7]~2  & ((\Z80|Decoder2~0_combout ) # (!\Z80|i[6]~3 ))))

	.clk(gnd),
	.dataa(\Z80|i0~combout ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|al~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|al~0 .lut_mask = "4404";
defparam \Z80|al~0 .operation_mode = "normal";
defparam \Z80|al~0 .output_mode = "comb_only";
defparam \Z80|al~0 .register_cascade_mode = "off";
defparam \Z80|al~0 .sum_lutc_input = "datac";
defparam \Z80|al~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N1
cyclone_lcell \Z80|s_and (
// Equation(s):
// \Z80|s_and~combout  = (!\Z80|i[4]~6  & (\Z80|i[5]~1  & (\Z80|al~0_combout  & !\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|al~0_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|s_and~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|s_and .lut_mask = "0040";
defparam \Z80|s_and .operation_mode = "normal";
defparam \Z80|s_and .output_mode = "comb_only";
defparam \Z80|s_and .register_cascade_mode = "off";
defparam \Z80|s_and .sum_lutc_input = "datac";
defparam \Z80|s_and .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N7
cyclone_lcell \Z80|i_xor (
// Equation(s):
// \Z80|i_xor~combout  = (!\Z80|i[4]~6  & (\Z80|i[5]~1  & (\Z80|al~0_combout  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|al~0_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_xor~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_xor .lut_mask = "4000";
defparam \Z80|i_xor .operation_mode = "normal";
defparam \Z80|i_xor .output_mode = "comb_only";
defparam \Z80|i_xor .register_cascade_mode = "off";
defparam \Z80|i_xor .sum_lutc_input = "datac";
defparam \Z80|i_xor .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N0
cyclone_lcell \Z80|arith8~2 (
// Equation(s):
// \Z80|arith8~2_combout  = (\Z80|al~0_combout  & (((\Z80|i[3]~7  & \Z80|i[4]~6 )) # (!\Z80|i[5]~1 )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|al~0_combout ),
	.datad(\Z80|i[4]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|arith8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|arith8~2 .lut_mask = "b030";
defparam \Z80|arith8~2 .operation_mode = "normal";
defparam \Z80|arith8~2 .output_mode = "comb_only";
defparam \Z80|arith8~2 .register_cascade_mode = "off";
defparam \Z80|arith8~2 .sum_lutc_input = "datac";
defparam \Z80|arith8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N0
cyclone_lcell \Z80|ec~6 (
// Equation(s):
// \Z80|ec~6_combout  = (!\Z80|i_daa~combout  & (((!\Z80|Decoder2~6_combout ) # (!\Z80|Decoder1~10_combout )) # (!\Z80|hv2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|i_daa~combout ),
	.datac(\Z80|Decoder1~10_combout ),
	.datad(\Z80|Decoder2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|ec~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|ec~6 .lut_mask = "1333";
defparam \Z80|ec~6 .operation_mode = "normal";
defparam \Z80|ec~6 .output_mode = "comb_only";
defparam \Z80|ec~6 .register_cascade_mode = "off";
defparam \Z80|ec~6 .sum_lutc_input = "datac";
defparam \Z80|ec~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N4
cyclone_lcell \Z80|hv0~0 (
// Equation(s):
// \Z80|hv0~0_combout  = ((!\Z80|i_neg~1_combout  & ((!\Z80|Decoder2~2_combout ) # (!\Z80|comb~14_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|comb~14_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|i_neg~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|hv0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|hv0~0 .lut_mask = "003f";
defparam \Z80|hv0~0 .operation_mode = "normal";
defparam \Z80|hv0~0 .output_mode = "comb_only";
defparam \Z80|hv0~0 .register_cascade_mode = "off";
defparam \Z80|hv0~0 .sum_lutc_input = "datac";
defparam \Z80|hv0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N1
cyclone_lcell \Z80|ec~4 (
// Equation(s):
// \Z80|ec~4_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|ec~6_combout  & (!\Z80|incdec8~combout  & \Z80|hv0~0_combout )))

	.clk(gnd),
	.dataa(\Z80|sel3[0]~0_combout ),
	.datab(\Z80|ec~6_combout ),
	.datac(\Z80|incdec8~combout ),
	.datad(\Z80|hv0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|ec~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|ec~4 .lut_mask = "0800";
defparam \Z80|ec~4 .operation_mode = "normal";
defparam \Z80|ec~4 .output_mode = "comb_only";
defparam \Z80|ec~4 .register_cascade_mode = "off";
defparam \Z80|ec~4 .sum_lutc_input = "datac";
defparam \Z80|ec~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N6
cyclone_lcell \Z80|s_xor (
// Equation(s):
// \Z80|s_xor~combout  = (\Z80|i_cpl~0_combout ) # ((\Z80|i_xor~combout ) # ((\Z80|arith8~2_combout ) # (!\Z80|ec~4_combout )))

	.clk(gnd),
	.dataa(\Z80|i_cpl~0_combout ),
	.datab(\Z80|i_xor~combout ),
	.datac(\Z80|arith8~2_combout ),
	.datad(\Z80|ec~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|s_xor~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|s_xor .lut_mask = "feff";
defparam \Z80|s_xor .operation_mode = "normal";
defparam \Z80|s_xor .output_mode = "comb_only";
defparam \Z80|s_xor .register_cascade_mode = "off";
defparam \Z80|s_xor .sum_lutc_input = "datac";
defparam \Z80|s_xor .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N4
cyclone_lcell \Z80|i_rotate1~0 (
// Equation(s):
// \Z80|i_rotate1~0_combout  = ((\Z80|seq|icb~regout  & (!\Z80|i[7]~2  & !\Z80|i[6]~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|i[7]~2 ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_rotate1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_rotate1~0 .lut_mask = "000c";
defparam \Z80|i_rotate1~0 .operation_mode = "normal";
defparam \Z80|i_rotate1~0 .output_mode = "comb_only";
defparam \Z80|i_rotate1~0 .register_cascade_mode = "off";
defparam \Z80|i_rotate1~0 .sum_lutc_input = "datac";
defparam \Z80|i_rotate1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N8
cyclone_lcell \Z80|rs (
// Equation(s):
// \Z80|rs~combout  = (\Z80|i_rotate1~0_combout ) # ((\Z80|Decoder2~1_combout  & (\Z80|hv2~0_combout  & !\Z80|i[5]~1 )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~1_combout ),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|i_rotate1~0_combout ),
	.datad(\Z80|i[5]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|rs~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|rs .lut_mask = "f0f8";
defparam \Z80|rs .operation_mode = "normal";
defparam \Z80|rs .output_mode = "comb_only";
defparam \Z80|rs .register_cascade_mode = "off";
defparam \Z80|rs .sum_lutc_input = "datac";
defparam \Z80|rs .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N8
cyclone_lcell \Z80|alu|b1[0]~0 (
// Equation(s):
// \Z80|alu|b1[0]~0_combout  = (\Z80|seq|icb~regout  & (((\Z80|i[6]~3  & \Z80|i[7]~2 ))))

	.clk(gnd),
	.dataa(\Z80|seq|icb~regout ),
	.datab(vcc),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|i[7]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[0]~0 .lut_mask = "a000";
defparam \Z80|alu|b1[0]~0 .operation_mode = "normal";
defparam \Z80|alu|b1[0]~0 .output_mode = "comb_only";
defparam \Z80|alu|b1[0]~0 .register_cascade_mode = "off";
defparam \Z80|alu|b1[0]~0 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N7
cyclone_lcell \Z80|res~0 (
// Equation(s):
// \Z80|res~0_combout  = (\Z80|seq|icb~regout  & (((!\Z80|i[6]~3  & \Z80|i[7]~2 ))))

	.clk(gnd),
	.dataa(\Z80|seq|icb~regout ),
	.datab(vcc),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|i[7]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|res~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|res~0 .lut_mask = "0a00";
defparam \Z80|res~0 .operation_mode = "normal";
defparam \Z80|res~0 .output_mode = "comb_only";
defparam \Z80|res~0 .register_cascade_mode = "off";
defparam \Z80|res~0 .sum_lutc_input = "datac";
defparam \Z80|res~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N1
cyclone_lcell \Z80|d_f~15 (
// Equation(s):
// \Z80|d_f~15_combout  = (!\Z80|arith8~2_combout  & (!\Z80|arith16~combout  & ((!\Z80|incdec8~combout ))))

	.clk(gnd),
	.dataa(\Z80|arith8~2_combout ),
	.datab(\Z80|arith16~combout ),
	.datac(vcc),
	.datad(\Z80|incdec8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~15 .lut_mask = "0011";
defparam \Z80|d_f~15 .operation_mode = "normal";
defparam \Z80|d_f~15 .output_mode = "comb_only";
defparam \Z80|d_f~15 .register_cascade_mode = "off";
defparam \Z80|d_f~15 .sum_lutc_input = "datac";
defparam \Z80|d_f~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N2
cyclone_lcell \Z80|comb~19 (
// Equation(s):
// \Z80|comb~19_combout  = ((\Z80|i[6]~3  & (\Z80|seq|icb~regout  & !\Z80|i[7]~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[6]~3 ),
	.datac(\Z80|seq|icb~regout ),
	.datad(\Z80|i[7]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~19 .lut_mask = "00c0";
defparam \Z80|comb~19 .operation_mode = "normal";
defparam \Z80|comb~19 .output_mode = "comb_only";
defparam \Z80|comb~19 .register_cascade_mode = "off";
defparam \Z80|comb~19 .sum_lutc_input = "datac";
defparam \Z80|comb~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N0
cyclone_lcell \Z80|d_f~14 (
// Equation(s):
// \Z80|d_f~14_combout  = (!\Z80|comb~19_combout  & ((\Z80|i[2]~5 ) # ((!\Z80|i[1]~0 ) # (!\Z80|comb~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[2]~5 ),
	.datab(\Z80|comb~19_combout ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~14 .lut_mask = "2333";
defparam \Z80|d_f~14 .operation_mode = "normal";
defparam \Z80|d_f~14 .output_mode = "comb_only";
defparam \Z80|d_f~14 .register_cascade_mode = "off";
defparam \Z80|d_f~14 .sum_lutc_input = "datac";
defparam \Z80|d_f~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N2
cyclone_lcell \Z80|cv5~0 (
// Equation(s):
// \Z80|cv5~0_combout  = (\Z80|al~0_combout  & (\Z80|i[5]~1  & ((!\Z80|i[4]~6 ) # (!\Z80|i[3]~7 ))))

	.clk(gnd),
	.dataa(\Z80|al~0_combout ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|i[4]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|cv5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|cv5~0 .lut_mask = "0888";
defparam \Z80|cv5~0 .operation_mode = "normal";
defparam \Z80|cv5~0 .output_mode = "comb_only";
defparam \Z80|cv5~0 .register_cascade_mode = "off";
defparam \Z80|cv5~0 .sum_lutc_input = "datac";
defparam \Z80|cv5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N1
cyclone_lcell \Z80|cv2 (
// Equation(s):
// \Z80|cv2~combout  = (\Z80|hv2~0_combout  & (((\Z80|Decoder1~8_combout  & \Z80|Decoder2~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(vcc),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|Decoder2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|cv2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|cv2 .lut_mask = "a000";
defparam \Z80|cv2 .operation_mode = "normal";
defparam \Z80|cv2 .output_mode = "comb_only";
defparam \Z80|cv2 .register_cascade_mode = "off";
defparam \Z80|cv2 .sum_lutc_input = "datac";
defparam \Z80|cv2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N9
cyclone_lcell \Z80|d_f~16 (
// Equation(s):
// \Z80|d_f~16_combout  = ((!\Z80|Decoder2~6_combout  & ((!\Z80|comb~57_combout ) # (!\Z80|Decoder2~1_combout )))) # (!\Z80|comb~17_combout )

	.clk(gnd),
	.dataa(\Z80|Decoder2~1_combout ),
	.datab(\Z80|comb~57_combout ),
	.datac(\Z80|Decoder2~6_combout ),
	.datad(\Z80|comb~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~16 .lut_mask = "07ff";
defparam \Z80|d_f~16 .operation_mode = "normal";
defparam \Z80|d_f~16 .output_mode = "comb_only";
defparam \Z80|d_f~16 .register_cascade_mode = "off";
defparam \Z80|d_f~16 .sum_lutc_input = "datac";
defparam \Z80|d_f~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N9
cyclone_lcell \Z80|d_f~22 (
// Equation(s):
// \Z80|d_f~22_combout  = (!\Z80|cv2~combout  & (!\Z80|rs~combout  & (!\Z80|pv0~0_combout  & \Z80|d_f~16_combout )))

	.clk(gnd),
	.dataa(\Z80|cv2~combout ),
	.datab(\Z80|rs~combout ),
	.datac(\Z80|pv0~0_combout ),
	.datad(\Z80|d_f~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~22 .lut_mask = "0100";
defparam \Z80|d_f~22 .operation_mode = "normal";
defparam \Z80|d_f~22 .output_mode = "comb_only";
defparam \Z80|d_f~22 .register_cascade_mode = "off";
defparam \Z80|d_f~22 .sum_lutc_input = "datac";
defparam \Z80|d_f~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N0
cyclone_lcell \Z80|i_ldblock (
// Equation(s):
// \Z80|i_ldblock~combout  = (!\Z80|i[0]~4  & (!\Z80|i[2]~5  & (!\Z80|i[1]~0  & \Z80|comb~14_combout )))

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|comb~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldblock~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldblock .lut_mask = "0100";
defparam \Z80|i_ldblock .operation_mode = "normal";
defparam \Z80|i_ldblock .output_mode = "comb_only";
defparam \Z80|i_ldblock .register_cascade_mode = "off";
defparam \Z80|i_ldblock .sum_lutc_input = "datac";
defparam \Z80|i_ldblock .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N4
cyclone_lcell \Z80|load_f (
// Equation(s):
// \Z80|load_f~combout  = (\Z80|seq|Equal3~1_combout  & (!\Z80|seq|sgate  & (\Z80|Decoder1~8_combout  & \Z80|i_pop~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~1_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|i_pop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_f~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_f .lut_mask = "2000";
defparam \Z80|load_f .operation_mode = "normal";
defparam \Z80|load_f .output_mode = "comb_only";
defparam \Z80|load_f .register_cascade_mode = "off";
defparam \Z80|load_f .sum_lutc_input = "datac";
defparam \Z80|load_f .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N4
cyclone_lcell \Z80|hv2 (
// Equation(s):
// \Z80|hv2~combout  = ((\Z80|hv2~0_combout  & (\Z80|d_f~5_combout  & \Z80|Decoder2~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|hv2~0_combout ),
	.datac(\Z80|d_f~5_combout ),
	.datad(\Z80|Decoder2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|hv2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|hv2 .lut_mask = "c000";
defparam \Z80|hv2 .operation_mode = "normal";
defparam \Z80|hv2 .output_mode = "comb_only";
defparam \Z80|hv2 .register_cascade_mode = "off";
defparam \Z80|hv2 .sum_lutc_input = "datac";
defparam \Z80|hv2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N7
cyclone_lcell \Z80|d_f~23 (
// Equation(s):
// \Z80|d_f~23_combout  = (\Z80|d_f~22_combout  & (!\Z80|i_ldblock~combout  & (!\Z80|load_f~combout  & !\Z80|hv2~combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~22_combout ),
	.datab(\Z80|i_ldblock~combout ),
	.datac(\Z80|load_f~combout ),
	.datad(\Z80|hv2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~23 .lut_mask = "0002";
defparam \Z80|d_f~23 .operation_mode = "normal";
defparam \Z80|d_f~23 .output_mode = "comb_only";
defparam \Z80|d_f~23 .register_cascade_mode = "off";
defparam \Z80|d_f~23 .sum_lutc_input = "datac";
defparam \Z80|d_f~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N7
cyclone_lcell \Z80|d_f~24 (
// Equation(s):
// \Z80|d_f~24_combout  = (\Z80|d_f~14_combout  & (!\Z80|cv5~0_combout  & (\Z80|reg_f|q[1]~4  & \Z80|d_f~23_combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~14_combout ),
	.datab(\Z80|cv5~0_combout ),
	.datac(\Z80|reg_f|q[1]~4 ),
	.datad(\Z80|d_f~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~24 .lut_mask = "2000";
defparam \Z80|d_f~24 .operation_mode = "normal";
defparam \Z80|d_f~24 .output_mode = "comb_only";
defparam \Z80|d_f~24 .register_cascade_mode = "off";
defparam \Z80|d_f~24 .sum_lutc_input = "datac";
defparam \Z80|d_f~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N3
cyclone_lcell \Z80|subf~0 (
// Equation(s):
// \Z80|subf~0_combout  = ((\Z80|incdec8~combout  & ((\Z80|i[0]~4 ))) # (!\Z80|incdec8~combout  & (\Z80|sub~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|incdec8~combout ),
	.datac(\Z80|sub~combout ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|subf~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|subf~0 .lut_mask = "fc30";
defparam \Z80|subf~0 .operation_mode = "normal";
defparam \Z80|subf~0 .output_mode = "comb_only";
defparam \Z80|subf~0 .register_cascade_mode = "off";
defparam \Z80|subf~0 .sum_lutc_input = "datac";
defparam \Z80|subf~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N8
cyclone_lcell \Z80|reg_f|q0~18 (
// Equation(s):
// \Z80|reg_f|q0~18_combout  = (\Z80|d_f~15_combout  & (\Z80|d_f~24_combout  & ((\Z80|subf~0_combout ) # (!\Z80|add16~0_combout )))) # (!\Z80|d_f~15_combout  & (((\Z80|subf~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|d_f~15_combout ),
	.datab(\Z80|add16~0_combout ),
	.datac(\Z80|d_f~24_combout ),
	.datad(\Z80|subf~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~18 .lut_mask = "f520";
defparam \Z80|reg_f|q0~18 .operation_mode = "normal";
defparam \Z80|reg_f|q0~18 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~18 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~18 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N5
cyclone_lcell \Z80|sub~1 (
// Equation(s):
// \Z80|sub~1_combout  = (!\Z80|i_cpl~0_combout  & (!\Z80|i_neg~1_combout  & ((!\Z80|Decoder2~2_combout ) # (!\Z80|comb~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~14_combout ),
	.datab(\Z80|i_cpl~0_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|i_neg~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sub~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sub~1 .lut_mask = "0013";
defparam \Z80|sub~1 .operation_mode = "normal";
defparam \Z80|sub~1 .output_mode = "comb_only";
defparam \Z80|sub~1 .register_cascade_mode = "off";
defparam \Z80|sub~1 .sum_lutc_input = "datac";
defparam \Z80|sub~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N8
cyclone_lcell \Z80|reg_f|q0~17 (
// Equation(s):
// \Z80|reg_f|q0~17_combout  = ((\reset~combout ) # ((\Z80|load_f~combout  & \Z80|reg_adrl|q[1]~COMBOUT ))) # (!\Z80|sub~1_combout )

	.clk(gnd),
	.dataa(\Z80|load_f~combout ),
	.datab(\Z80|sub~1_combout ),
	.datac(\reset~combout ),
	.datad(\Z80|reg_adrl|q[1]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~17 .lut_mask = "fbf3";
defparam \Z80|reg_f|q0~17 .operation_mode = "normal";
defparam \Z80|reg_f|q0~17 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~17 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~17 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N8
cyclone_lcell \Z80|i_rs_hl~0 (
// Equation(s):
// \Z80|i_rs_hl~0_combout  = (\Z80|i[1]~0  & (\Z80|seq|icb~regout  & (\Z80|i[2]~5  & !\Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|i[1]~0 ),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_rs_hl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_rs_hl~0 .lut_mask = "0080";
defparam \Z80|i_rs_hl~0 .operation_mode = "normal";
defparam \Z80|i_rs_hl~0 .output_mode = "comb_only";
defparam \Z80|i_rs_hl~0 .register_cascade_mode = "off";
defparam \Z80|i_rs_hl~0 .sum_lutc_input = "datac";
defparam \Z80|i_rs_hl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N2
cyclone_lcell \Z80|seq|inst_reg[7] (
// Equation(s):
// \Z80|i[7]~2  = ((\Z80|seq|Equal1~0_combout  & (\Z80|reg_adrl|q[7]~COMBOUT )) # (!\Z80|seq|Equal1~0_combout  & ((V1_inst_reg[7]))))
// \Z80|seq|inst_reg [7] = DFFEAS(\Z80|i[7]~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|s_if~combout , \Z80|reg_adrl|q[7]~COMBOUT , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datad(\Z80|seq|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[7]~2 ),
	.regout(\Z80|seq|inst_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[7] .lut_mask = "ccf0";
defparam \Z80|seq|inst_reg[7] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[7] .output_mode = "reg_and_comb";
defparam \Z80|seq|inst_reg[7] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[7] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y11_N6
cyclone_lcell \Z80|Decoder0~8 (
// Equation(s):
// \Z80|Decoder0~8_combout  = (\Z80|i[6]~3 ) # ((\Z80|seq|Equal1~0_combout  & (\Z80|reg_adrl|q[7]~COMBOUT )) # (!\Z80|seq|Equal1~0_combout  & ((\Z80|seq|inst_reg [7]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|seq|inst_reg [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder0~8 .lut_mask = "fdf8";
defparam \Z80|Decoder0~8 .operation_mode = "normal";
defparam \Z80|Decoder0~8 .output_mode = "comb_only";
defparam \Z80|Decoder0~8 .register_cascade_mode = "off";
defparam \Z80|Decoder0~8 .sum_lutc_input = "datac";
defparam \Z80|Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N7
cyclone_lcell \Z80|comb~16 (
// Equation(s):
// \Z80|comb~16_combout  = (\Z80|Decoder0~8_combout  & (((!\Z80|incdec8~combout ) # (!\Z80|Decoder1~8_combout )))) # (!\Z80|Decoder0~8_combout  & (!\Z80|i_rs_hl~0_combout  & ((!\Z80|incdec8~combout ) # (!\Z80|Decoder1~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder0~8_combout ),
	.datab(\Z80|i_rs_hl~0_combout ),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|incdec8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~16 .lut_mask = "0bbb";
defparam \Z80|comb~16 .operation_mode = "normal";
defparam \Z80|comb~16 .output_mode = "comb_only";
defparam \Z80|comb~16 .register_cascade_mode = "off";
defparam \Z80|comb~16 .sum_lutc_input = "datac";
defparam \Z80|comb~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N5
cyclone_lcell \Z80|i_inblock (
// Equation(s):
// \Z80|i_inblock~combout  = (\Z80|comb~14_combout  & (\Z80|i[1]~0  & (!\Z80|i[2]~5  & !\Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|comb~14_combout ),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_inblock~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_inblock .lut_mask = "0008";
defparam \Z80|i_inblock .operation_mode = "normal";
defparam \Z80|i_inblock .output_mode = "comb_only";
defparam \Z80|i_inblock .register_cascade_mode = "off";
defparam \Z80|i_inblock .sum_lutc_input = "datac";
defparam \Z80|i_inblock .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N2
cyclone_lcell \Z80|sel1[0]~0 (
// Equation(s):
// \Z80|sel1[0]~0_combout  = (!\Z80|i_inblock~combout  & (((!\Z80|Decoder2~0_combout ) # (!\Z80|hv2~0_combout )) # (!\Z80|Decoder1~8_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~8_combout ),
	.datab(\Z80|i_inblock~combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~0 .lut_mask = "1333";
defparam \Z80|sel1[0]~0 .operation_mode = "normal";
defparam \Z80|sel1[0]~0 .output_mode = "comb_only";
defparam \Z80|sel1[0]~0 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~0 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N3
cyclone_lcell \Z80|sel1[0]~7 (
// Equation(s):
// \Z80|sel1[0]~7_combout  = (\Z80|i_ldblock~combout ) # (((\Z80|Decoder1~8_combout  & \Z80|i_ldnndd~combout )) # (!\Z80|sel1[0]~0_combout ))

	.clk(gnd),
	.dataa(\Z80|Decoder1~8_combout ),
	.datab(\Z80|i_ldblock~combout ),
	.datac(\Z80|i_ldnndd~combout ),
	.datad(\Z80|sel1[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~7 .lut_mask = "ecff";
defparam \Z80|sel1[0]~7 .operation_mode = "normal";
defparam \Z80|sel1[0]~7 .output_mode = "comb_only";
defparam \Z80|sel1[0]~7 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~7 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N4
cyclone_lcell \Z80|sel1[0]~8 (
// Equation(s):
// \Z80|sel1[0]~8_combout  = ((\Z80|sel1[0]~7_combout ) # ((\Z80|i[7]~2  & \Z80|i_rs_hl~0_combout ))) # (!\Z80|comb~16_combout )

	.clk(gnd),
	.dataa(\Z80|i[7]~2 ),
	.datab(\Z80|i_rs_hl~0_combout ),
	.datac(\Z80|comb~16_combout ),
	.datad(\Z80|sel1[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~8 .lut_mask = "ff8f";
defparam \Z80|sel1[0]~8 .operation_mode = "normal";
defparam \Z80|sel1[0]~8 .output_mode = "comb_only";
defparam \Z80|sel1[0]~8 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~8 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N0
cyclone_lcell \Z80|i_rd~0 (
// Equation(s):
// \Z80|i_rd~0_combout  = (\Z80|comb~17_combout  & (\Z80|i[2]~5  & (\Z80|i[1]~0  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_rd~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_rd~0 .lut_mask = "8000";
defparam \Z80|i_rd~0 .operation_mode = "normal";
defparam \Z80|i_rd~0 .output_mode = "comb_only";
defparam \Z80|i_rd~0 .register_cascade_mode = "off";
defparam \Z80|i_rd~0 .sum_lutc_input = "datac";
defparam \Z80|i_rd~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N4
cyclone_lcell \Z80|sel_rrd (
// Equation(s):
// \Z80|sel_rrd~combout  = (!\Z80|i[3]~7  & (\Z80|seq|Equal3~0_combout  & (\Z80|i_rd~0_combout  & \Z80|comb~57_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|i_rd~0_combout ),
	.datad(\Z80|comb~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel_rrd~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel_rrd .lut_mask = "4000";
defparam \Z80|sel_rrd .operation_mode = "normal";
defparam \Z80|sel_rrd .output_mode = "comb_only";
defparam \Z80|sel_rrd .register_cascade_mode = "off";
defparam \Z80|sel_rrd .sum_lutc_input = "datac";
defparam \Z80|sel_rrd .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N1
cyclone_lcell \Z80|seq|Equal3~10 (
// Equation(s):
// \Z80|seq|Equal3~10_combout  = (!\Z80|seq|state [3] & (!\Z80|seq|state [2] & (\Z80|seq|state [0] & \Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~10 .lut_mask = "1000";
defparam \Z80|seq|Equal3~10 .operation_mode = "normal";
defparam \Z80|seq|Equal3~10 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~10 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~10 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N3
cyclone_lcell \Z80|sel1_pcl~0 (
// Equation(s):
// \Z80|sel1_pcl~0_combout  = (\Z80|seq|Equal3~4_combout  & (((\Z80|comb~22_combout  & \Z80|Decoder2~1_combout )) # (!\Z80|imm2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|seq|Equal3~4_combout ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(\Z80|imm2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_pcl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_pcl~0 .lut_mask = "80cc";
defparam \Z80|sel1_pcl~0 .operation_mode = "normal";
defparam \Z80|sel1_pcl~0 .output_mode = "comb_only";
defparam \Z80|sel1_pcl~0 .register_cascade_mode = "off";
defparam \Z80|sel1_pcl~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_pcl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N0
cyclone_lcell \Z80|sel1[0]~1 (
// Equation(s):
// \Z80|sel1[0]~1_combout  = (\Z80|comb~22_combout  & ((\Z80|Decoder2~5_combout ) # ((\Z80|Decoder1~14_combout  & \Z80|Decoder2~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|Decoder1~14_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|Decoder2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~1 .lut_mask = "aa80";
defparam \Z80|sel1[0]~1 .operation_mode = "normal";
defparam \Z80|sel1[0]~1 .output_mode = "comb_only";
defparam \Z80|sel1[0]~1 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~1 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N6
cyclone_lcell \Z80|sel1l[0]~10 (
// Equation(s):
// \Z80|sel1l[0]~10_combout  = (!\Z80|sel_rrd~combout  & (!\Z80|sel1_pcl~0_combout  & ((!\Z80|sel1[0]~1_combout ) # (!\Z80|seq|Equal3~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_rrd~combout ),
	.datab(\Z80|seq|Equal3~10_combout ),
	.datac(\Z80|sel1_pcl~0_combout ),
	.datad(\Z80|sel1[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[0]~10 .lut_mask = "0105";
defparam \Z80|sel1l[0]~10 .operation_mode = "normal";
defparam \Z80|sel1l[0]~10 .output_mode = "comb_only";
defparam \Z80|sel1l[0]~10 .register_cascade_mode = "off";
defparam \Z80|sel1l[0]~10 .sum_lutc_input = "datac";
defparam \Z80|sel1l[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N7
cyclone_lcell \Z80|sel1l[0]~11 (
// Equation(s):
// \Z80|sel1l[0]~11_combout  = (!\Z80|comb~32_combout  & (\Z80|sel1l[0]~10_combout  & ((!\Z80|i_rd~0_combout ) # (!\Z80|Decoder1~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~11_combout ),
	.datab(\Z80|i_rd~0_combout ),
	.datac(\Z80|comb~32_combout ),
	.datad(\Z80|sel1l[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[0]~11 .lut_mask = "0700";
defparam \Z80|sel1l[0]~11 .operation_mode = "normal";
defparam \Z80|sel1l[0]~11 .output_mode = "comb_only";
defparam \Z80|sel1l[0]~11 .register_cascade_mode = "off";
defparam \Z80|sel1l[0]~11 .sum_lutc_input = "datac";
defparam \Z80|sel1l[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N3
cyclone_lcell \Z80|sel1_c~0 (
// Equation(s):
// \Z80|sel1_c~0_combout  = (\Z80|Decoder1~9_combout  & ((\Z80|incdec8~combout ) # ((\Z80|comb~17_combout  & \Z80|Decoder2~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(\Z80|Decoder1~9_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|incdec8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_c~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_c~0 .lut_mask = "cc80";
defparam \Z80|sel1_c~0 .operation_mode = "normal";
defparam \Z80|sel1_c~0 .output_mode = "comb_only";
defparam \Z80|sel1_c~0 .register_cascade_mode = "off";
defparam \Z80|sel1_c~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_c~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N7
cyclone_lcell \Z80|sel1_tmp~0 (
// Equation(s):
// \Z80|sel1_tmp~0_combout  = (\Z80|seq|icb~regout ) # ((!\Z80|seq|ied~regout  & (!\Z80|i[6]~3  & \Z80|i[7]~2 )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|i[7]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_tmp~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_tmp~0 .lut_mask = "cdcc";
defparam \Z80|sel1_tmp~0 .operation_mode = "normal";
defparam \Z80|sel1_tmp~0 .output_mode = "comb_only";
defparam \Z80|sel1_tmp~0 .register_cascade_mode = "off";
defparam \Z80|sel1_tmp~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_tmp~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N5
cyclone_lcell \Z80|sel1_tmp~1 (
// Equation(s):
// \Z80|sel1_tmp~1_combout  = (\Z80|i_halt~0_combout  & (((!\Z80|Decoder1~8_combout )) # (!\Z80|Decoder2~0_combout ))) # (!\Z80|i_halt~0_combout  & (!\Z80|Decoder2~0_combout  & (\Z80|sel1_tmp~0_combout )))

	.clk(gnd),
	.dataa(\Z80|i_halt~0_combout ),
	.datab(\Z80|Decoder2~0_combout ),
	.datac(\Z80|sel1_tmp~0_combout ),
	.datad(\Z80|Decoder1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_tmp~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_tmp~1 .lut_mask = "32ba";
defparam \Z80|sel1_tmp~1 .operation_mode = "normal";
defparam \Z80|sel1_tmp~1 .output_mode = "comb_only";
defparam \Z80|sel1_tmp~1 .register_cascade_mode = "off";
defparam \Z80|sel1_tmp~1 .sum_lutc_input = "datac";
defparam \Z80|sel1_tmp~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N0
cyclone_lcell \Z80|sel1_l~2 (
// Equation(s):
// \Z80|sel1_l~2_combout  = (\Z80|Decoder1~12_combout  & ((\Z80|i_push~0_combout ) # ((\Z80|comb~22_combout  & \Z80|Decoder2~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|Decoder1~12_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|i_push~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_l~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_l~2 .lut_mask = "cc80";
defparam \Z80|sel1_l~2 .operation_mode = "normal";
defparam \Z80|sel1_l~2 .output_mode = "comb_only";
defparam \Z80|sel1_l~2 .register_cascade_mode = "off";
defparam \Z80|sel1_l~2 .sum_lutc_input = "datac";
defparam \Z80|sel1_l~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N3
cyclone_lcell \Z80|incdec8~4 (
// Equation(s):
// \Z80|incdec8~4_combout  = (!\Z80|i[1]~0  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[2]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [2]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|inst_reg [2]),
	.datac(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|incdec8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|incdec8~4 .lut_mask = "00e4";
defparam \Z80|incdec8~4 .operation_mode = "normal";
defparam \Z80|incdec8~4 .output_mode = "comb_only";
defparam \Z80|incdec8~4 .register_cascade_mode = "off";
defparam \Z80|incdec8~4 .sum_lutc_input = "datac";
defparam \Z80|incdec8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N7
cyclone_lcell \Z80|sel1_l~0 (
// Equation(s):
// \Z80|sel1_l~0_combout  = (\Z80|hv2~0_combout  & (!\Z80|incdec8~4_combout  & ((!\Z80|Decoder2~2_combout ) # (!\Z80|comb~17_combout )))) # (!\Z80|hv2~0_combout  & (((!\Z80|Decoder2~2_combout )) # (!\Z80|comb~17_combout )))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|comb~17_combout ),
	.datac(\Z80|incdec8~4_combout ),
	.datad(\Z80|Decoder2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_l~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_l~0 .lut_mask = "135f";
defparam \Z80|sel1_l~0 .operation_mode = "normal";
defparam \Z80|sel1_l~0 .output_mode = "comb_only";
defparam \Z80|sel1_l~0 .register_cascade_mode = "off";
defparam \Z80|sel1_l~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_l~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N2
cyclone_lcell \Z80|sel1_l~3 (
// Equation(s):
// \Z80|sel1_l~3_combout  = (\Z80|seq|Equal3~4_combout  & ((\Z80|sel1_l~2_combout ) # ((\Z80|Decoder1~13_combout  & !\Z80|sel1_l~0_combout )))) # (!\Z80|seq|Equal3~4_combout  & (\Z80|Decoder1~13_combout  & ((!\Z80|sel1_l~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(\Z80|Decoder1~13_combout ),
	.datac(\Z80|sel1_l~2_combout ),
	.datad(\Z80|sel1_l~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_l~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_l~3 .lut_mask = "a0ec";
defparam \Z80|sel1_l~3 .operation_mode = "normal";
defparam \Z80|sel1_l~3 .output_mode = "comb_only";
defparam \Z80|sel1_l~3 .register_cascade_mode = "off";
defparam \Z80|sel1_l~3 .sum_lutc_input = "datac";
defparam \Z80|sel1_l~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N4
cyclone_lcell \Z80|sel1_l~1 (
// Equation(s):
// \Z80|sel1_l~1_combout  = (\Z80|seq|Equal3~0_combout  & (\Z80|Decoder1~12_combout  & ((\Z80|i_ldade~0_combout ) # (\Z80|i_ldnndd~combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldade~0_combout ),
	.datab(\Z80|i_ldnndd~combout ),
	.datac(\Z80|seq|Equal3~0_combout ),
	.datad(\Z80|Decoder1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_l~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_l~1 .lut_mask = "e000";
defparam \Z80|sel1_l~1 .operation_mode = "normal";
defparam \Z80|sel1_l~1 .output_mode = "comb_only";
defparam \Z80|sel1_l~1 .register_cascade_mode = "off";
defparam \Z80|sel1_l~1 .sum_lutc_input = "datac";
defparam \Z80|sel1_l~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N5
cyclone_lcell \Z80|sel1_l~4 (
// Equation(s):
// \Z80|sel1_l~4_combout  = (\Z80|sel1_l~3_combout ) # ((\Z80|sel1_l~1_combout ) # ((\Z80|sel1_tmp~1_combout  & \Z80|Decoder2~4_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1_tmp~1_combout ),
	.datab(\Z80|Decoder2~4_combout ),
	.datac(\Z80|sel1_l~3_combout ),
	.datad(\Z80|sel1_l~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_l~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_l~4 .lut_mask = "fff8";
defparam \Z80|sel1_l~4 .operation_mode = "normal";
defparam \Z80|sel1_l~4 .output_mode = "comb_only";
defparam \Z80|sel1_l~4 .register_cascade_mode = "off";
defparam \Z80|sel1_l~4 .sum_lutc_input = "datac";
defparam \Z80|sel1_l~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N8
cyclone_lcell \Z80|sel1_e~1 (
// Equation(s):
// \Z80|sel1_e~1_combout  = (\Z80|Decoder1~10_combout  & ((\Z80|sel_fr~0_combout ) # ((\Z80|i_ldnndd~combout  & \Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldnndd~combout ),
	.datab(\Z80|Decoder1~10_combout ),
	.datac(\Z80|seq|Equal3~0_combout ),
	.datad(\Z80|sel_fr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_e~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_e~1 .lut_mask = "cc80";
defparam \Z80|sel1_e~1 .operation_mode = "normal";
defparam \Z80|sel1_e~1 .output_mode = "comb_only";
defparam \Z80|sel1_e~1 .register_cascade_mode = "off";
defparam \Z80|sel1_e~1 .sum_lutc_input = "datac";
defparam \Z80|sel1_e~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N3
cyclone_lcell \Z80|sel1_e~0 (
// Equation(s):
// \Z80|sel1_e~0_combout  = (\Z80|i[3]~7  & (!\Z80|i[5]~1  & (\Z80|i[4]~6  & !\Z80|sel1_l~0_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|sel1_l~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_e~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_e~0 .lut_mask = "0020";
defparam \Z80|sel1_e~0 .operation_mode = "normal";
defparam \Z80|sel1_e~0 .output_mode = "comb_only";
defparam \Z80|sel1_e~0 .register_cascade_mode = "off";
defparam \Z80|sel1_e~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_e~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N4
cyclone_lcell \Z80|sel1_e~2 (
// Equation(s):
// \Z80|sel1_e~2_combout  = (\Z80|sel1_e~1_combout ) # ((\Z80|sel1_e~0_combout ) # ((\Z80|Decoder2~3_combout  & \Z80|sel1_tmp~1_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~3_combout ),
	.datab(\Z80|sel1_e~1_combout ),
	.datac(\Z80|sel1_tmp~1_combout ),
	.datad(\Z80|sel1_e~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_e~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_e~2 .lut_mask = "ffec";
defparam \Z80|sel1_e~2 .operation_mode = "normal";
defparam \Z80|sel1_e~2 .output_mode = "comb_only";
defparam \Z80|sel1_e~2 .register_cascade_mode = "off";
defparam \Z80|sel1_e~2 .sum_lutc_input = "datac";
defparam \Z80|sel1_e~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N9
cyclone_lcell \Z80|i_outna~0 (
// Equation(s):
// \Z80|i_outna~0_combout  = (\Z80|i[6]~3  & (\Z80|i[7]~2  & (\Z80|Decoder1~10_combout  & \Z80|Decoder2~3_combout )))

	.clk(gnd),
	.dataa(\Z80|i[6]~3 ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|Decoder1~10_combout ),
	.datad(\Z80|Decoder2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_outna~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_outna~0 .lut_mask = "8000";
defparam \Z80|i_outna~0 .operation_mode = "normal";
defparam \Z80|i_outna~0 .output_mode = "comb_only";
defparam \Z80|i_outna~0 .register_cascade_mode = "off";
defparam \Z80|i_outna~0 .sum_lutc_input = "datac";
defparam \Z80|i_outna~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N6
cyclone_lcell \Z80|sel1_a~1 (
// Equation(s):
// \Z80|sel1_a~1_combout  = (\Z80|Decoder2~1_combout  & ((\Z80|sel1_tmp~1_combout ) # ((!\Z80|i[5]~1  & \Z80|hv2~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[5]~1 ),
	.datab(\Z80|Decoder2~1_combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|sel1_tmp~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_a~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_a~1 .lut_mask = "cc40";
defparam \Z80|sel1_a~1 .operation_mode = "normal";
defparam \Z80|sel1_a~1 .output_mode = "comb_only";
defparam \Z80|sel1_a~1 .register_cascade_mode = "off";
defparam \Z80|sel1_a~1 .sum_lutc_input = "datac";
defparam \Z80|sel1_a~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N9
cyclone_lcell \Z80|sel1_a~2 (
// Equation(s):
// \Z80|sel1_a~2_combout  = ((\Z80|i_cpl~0_combout ) # ((\Z80|i_outna~0_combout ) # (\Z80|sel1_a~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i_cpl~0_combout ),
	.datac(\Z80|i_outna~0_combout ),
	.datad(\Z80|sel1_a~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_a~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_a~2 .lut_mask = "fffc";
defparam \Z80|sel1_a~2 .operation_mode = "normal";
defparam \Z80|sel1_a~2 .output_mode = "comb_only";
defparam \Z80|sel1_a~2 .register_cascade_mode = "off";
defparam \Z80|sel1_a~2 .sum_lutc_input = "datac";
defparam \Z80|sel1_a~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N0
cyclone_lcell \Z80|sel1_a~0 (
// Equation(s):
// \Z80|sel1_a~0_combout  = (((!\Z80|Decoder1~14_combout  & !\Z80|Decoder1~10_combout )) # (!\Z80|Decoder2~5_combout )) # (!\Z80|hv2~0_combout )

	.clk(gnd),
	.dataa(\Z80|Decoder1~14_combout ),
	.datab(\Z80|Decoder1~10_combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|Decoder2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_a~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_a~0 .lut_mask = "1fff";
defparam \Z80|sel1_a~0 .operation_mode = "normal";
defparam \Z80|sel1_a~0 .output_mode = "comb_only";
defparam \Z80|sel1_a~0 .register_cascade_mode = "off";
defparam \Z80|sel1_a~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_a~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N4
cyclone_lcell \Z80|sel1_a~3 (
// Equation(s):
// \Z80|sel1_a~3_combout  = (\Z80|seq|Equal3~0_combout  & (\Z80|Decoder1~8_combout  & ((\Z80|i_ldade~0_combout ) # (\Z80|i_push~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|i_ldade~0_combout ),
	.datac(\Z80|i_push~0_combout ),
	.datad(\Z80|Decoder1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_a~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_a~3 .lut_mask = "a800";
defparam \Z80|sel1_a~3 .operation_mode = "normal";
defparam \Z80|sel1_a~3 .output_mode = "comb_only";
defparam \Z80|sel1_a~3 .register_cascade_mode = "off";
defparam \Z80|sel1_a~3 .sum_lutc_input = "datac";
defparam \Z80|sel1_a~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N1
cyclone_lcell \Z80|sel1_a~4 (
// Equation(s):
// \Z80|sel1_a~4_combout  = ((\Z80|sel1_a~3_combout ) # ((\Z80|d_f~5_combout  & !\Z80|sel1_l~0_combout ))) # (!\Z80|sel1_a~0_combout )

	.clk(gnd),
	.dataa(\Z80|d_f~5_combout ),
	.datab(\Z80|sel1_a~0_combout ),
	.datac(\Z80|sel1_l~0_combout ),
	.datad(\Z80|sel1_a~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_a~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_a~4 .lut_mask = "ff3b";
defparam \Z80|sel1_a~4 .operation_mode = "normal";
defparam \Z80|sel1_a~4 .output_mode = "comb_only";
defparam \Z80|sel1_a~4 .register_cascade_mode = "off";
defparam \Z80|sel1_a~4 .sum_lutc_input = "datac";
defparam \Z80|sel1_a~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N4
cyclone_lcell \Z80|sel1[0]~3 (
// Equation(s):
// \Z80|sel1[0]~3_combout  = ((!\Z80|sel_fr~0_combout  & ((!\Z80|i_ldnndd~combout ) # (!\Z80|seq|Equal3~0_combout )))) # (!\Z80|Decoder1~14_combout )

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|sel_fr~0_combout ),
	.datac(\Z80|Decoder1~14_combout ),
	.datad(\Z80|i_ldnndd~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~3 .lut_mask = "1f3f";
defparam \Z80|sel1[0]~3 .operation_mode = "normal";
defparam \Z80|sel1[0]~3 .output_mode = "comb_only";
defparam \Z80|sel1[0]~3 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~3 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N0
cyclone_lcell \Z80|sel1[0]~4 (
// Equation(s):
// \Z80|sel1[0]~4_combout  = ((\Z80|sel1[0]~3_combout  & ((!\Z80|sel1_tmp~1_combout ) # (!\Z80|Decoder2~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel1[0]~3_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|sel1_tmp~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~4 .lut_mask = "0ccc";
defparam \Z80|sel1[0]~4 .operation_mode = "normal";
defparam \Z80|sel1[0]~4 .output_mode = "comb_only";
defparam \Z80|sel1[0]~4 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~4 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N1
cyclone_lcell \Z80|sel1[0]~5 (
// Equation(s):
// \Z80|sel1[0]~5_combout  = (!\Z80|i_neg~1_combout  & (!\Z80|sel1_a~2_combout  & (!\Z80|sel1_a~4_combout  & \Z80|sel1[0]~4_combout )))

	.clk(gnd),
	.dataa(\Z80|i_neg~1_combout ),
	.datab(\Z80|sel1_a~2_combout ),
	.datac(\Z80|sel1_a~4_combout ),
	.datad(\Z80|sel1[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~5 .lut_mask = "0100";
defparam \Z80|sel1[0]~5 .operation_mode = "normal";
defparam \Z80|sel1[0]~5 .output_mode = "comb_only";
defparam \Z80|sel1[0]~5 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~5 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N6
cyclone_lcell \Z80|sel1[0]~6 (
// Equation(s):
// \Z80|sel1[0]~6_combout  = (!\Z80|sel1_c~0_combout  & (!\Z80|sel1_l~4_combout  & (!\Z80|sel1_e~2_combout  & \Z80|sel1[0]~5_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1_c~0_combout ),
	.datab(\Z80|sel1_l~4_combout ),
	.datac(\Z80|sel1_e~2_combout ),
	.datad(\Z80|sel1[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~6 .lut_mask = "0100";
defparam \Z80|sel1[0]~6 .operation_mode = "normal";
defparam \Z80|sel1[0]~6 .output_mode = "comb_only";
defparam \Z80|sel1[0]~6 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~6 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N7
cyclone_lcell \Z80|sel1l[0]~12 (
// Equation(s):
// \Z80|sel1l[0]~12_combout  = (\Z80|sel1l[0]~11_combout  & (\Z80|sel1[0]~6_combout  & ((!\Z80|sel1[0]~8_combout ) # (!\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|sel1[0]~8_combout ),
	.datac(\Z80|sel1l[0]~11_combout ),
	.datad(\Z80|sel1[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[0]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[0]~12 .lut_mask = "7000";
defparam \Z80|sel1l[0]~12 .operation_mode = "normal";
defparam \Z80|sel1l[0]~12 .output_mode = "comb_only";
defparam \Z80|sel1l[0]~12 .register_cascade_mode = "off";
defparam \Z80|sel1l[0]~12 .sum_lutc_input = "datac";
defparam \Z80|sel1l[0]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N3
cyclone_lcell \Z80|sel1_h~0 (
// Equation(s):
// \Z80|sel1_h~0_combout  = (\Z80|seq|Equal3~4_combout  & (\Z80|Decoder2~3_combout  & (!\Z80|i[3]~7  & \Z80|comb~17_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(\Z80|Decoder2~3_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|comb~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_h~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_h~0 .lut_mask = "0800";
defparam \Z80|sel1_h~0 .operation_mode = "normal";
defparam \Z80|sel1_h~0 .output_mode = "comb_only";
defparam \Z80|sel1_h~0 .register_cascade_mode = "off";
defparam \Z80|sel1_h~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_h~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N2
cyclone_lcell \Z80|sel1_d~1 (
// Equation(s):
// \Z80|sel1_d~1_combout  = (\Z80|sel1_h~0_combout ) # (((\Z80|seq|Equal3~0_combout  & \Z80|i_push~0_combout )) # (!\Z80|sel1_l~0_combout ))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|i_push~0_combout ),
	.datac(\Z80|sel1_h~0_combout ),
	.datad(\Z80|sel1_l~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_d~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_d~1 .lut_mask = "f8ff";
defparam \Z80|sel1_d~1 .operation_mode = "normal";
defparam \Z80|sel1_d~1 .output_mode = "comb_only";
defparam \Z80|sel1_d~1 .register_cascade_mode = "off";
defparam \Z80|sel1_d~1 .sum_lutc_input = "datac";
defparam \Z80|sel1_d~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N9
cyclone_lcell \Z80|Decoder1~16 (
// Equation(s):
// \Z80|Decoder1~16_combout  = (!\Z80|i[5]~1  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[4]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [4]))))

	.clk(gnd),
	.dataa(\Z80|seq|inst_reg [4]),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|reg_adrl|q[4]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~16 .lut_mask = "0e02";
defparam \Z80|Decoder1~16 .operation_mode = "normal";
defparam \Z80|Decoder1~16 .output_mode = "comb_only";
defparam \Z80|Decoder1~16 .register_cascade_mode = "off";
defparam \Z80|Decoder1~16 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N6
cyclone_lcell \Z80|sel1_d~0 (
// Equation(s):
// \Z80|sel1_d~0_combout  = (\Z80|Decoder1~16_combout  & (((\Z80|sel1_tmp~1_combout  & \Z80|Decoder2~5_combout )) # (!\Z80|sel3[0]~0_combout ))) # (!\Z80|Decoder1~16_combout  & (((\Z80|sel1_tmp~1_combout  & \Z80|Decoder2~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~16_combout ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|sel1_tmp~1_combout ),
	.datad(\Z80|Decoder2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_d~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_d~0 .lut_mask = "f222";
defparam \Z80|sel1_d~0 .operation_mode = "normal";
defparam \Z80|sel1_d~0 .output_mode = "comb_only";
defparam \Z80|sel1_d~0 .register_cascade_mode = "off";
defparam \Z80|sel1_d~0 .sum_lutc_input = "datac";
defparam \Z80|sel1_d~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N9
cyclone_lcell \Z80|sel1_d~2 (
// Equation(s):
// \Z80|sel1_d~2_combout  = ((\Z80|sel1_d~0_combout ) # ((\Z80|Decoder1~10_combout  & \Z80|sel1_d~1_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~10_combout ),
	.datab(vcc),
	.datac(\Z80|sel1_d~1_combout ),
	.datad(\Z80|sel1_d~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_d~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_d~2 .lut_mask = "ffa0";
defparam \Z80|sel1_d~2 .operation_mode = "normal";
defparam \Z80|sel1_d~2 .output_mode = "comb_only";
defparam \Z80|sel1_d~2 .register_cascade_mode = "off";
defparam \Z80|sel1_d~2 .sum_lutc_input = "datac";
defparam \Z80|sel1_d~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N1
cyclone_lcell \Z80|self[1]~0 (
// Equation(s):
// \Z80|self[1]~0_combout  = (\Z80|comb~57_combout  & (\Z80|comb~17_combout  & (\Z80|Decoder2~1_combout  & \Z80|seq|Equal3~0_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~57_combout ),
	.datab(\Z80|comb~17_combout ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(\Z80|seq|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|self[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|self[1]~0 .lut_mask = "8000";
defparam \Z80|self[1]~0 .operation_mode = "normal";
defparam \Z80|self[1]~0 .output_mode = "comb_only";
defparam \Z80|self[1]~0 .register_cascade_mode = "off";
defparam \Z80|self[1]~0 .sum_lutc_input = "datac";
defparam \Z80|self[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N9
cyclone_lcell \Z80|sel1l[3]~6 (
// Equation(s):
// \Z80|sel1l[3]~6_combout  = (\Z80|i[3]~7  & ((\Z80|self[1]~0_combout ) # ((\Z80|Decoder1~15_combout  & !\Z80|sel3[0]~0_combout )))) # (!\Z80|i[3]~7  & (\Z80|Decoder1~15_combout  & (!\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|Decoder1~15_combout ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|self[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[3]~6 .lut_mask = "ae0c";
defparam \Z80|sel1l[3]~6 .operation_mode = "normal";
defparam \Z80|sel1l[3]~6 .output_mode = "comb_only";
defparam \Z80|sel1l[3]~6 .register_cascade_mode = "off";
defparam \Z80|sel1l[3]~6 .sum_lutc_input = "datac";
defparam \Z80|sel1l[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N5
cyclone_lcell \Z80|sel1l[3]~7 (
// Equation(s):
// \Z80|sel1l[3]~7_combout  = (\Z80|sel1l[3]~6_combout ) # ((\Z80|i_djnz~0_combout ) # ((\Z80|sel1_tmp~1_combout  & \Z80|Decoder2~6_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1_tmp~1_combout ),
	.datab(\Z80|Decoder2~6_combout ),
	.datac(\Z80|sel1l[3]~6_combout ),
	.datad(\Z80|i_djnz~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[3]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[3]~7 .lut_mask = "fff8";
defparam \Z80|sel1l[3]~7 .operation_mode = "normal";
defparam \Z80|sel1l[3]~7 .output_mode = "comb_only";
defparam \Z80|sel1l[3]~7 .register_cascade_mode = "off";
defparam \Z80|sel1l[3]~7 .sum_lutc_input = "datac";
defparam \Z80|sel1l[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N3
cyclone_lcell \Z80|comb~43 (
// Equation(s):
// \Z80|comb~43_combout  = (\Z80|comb~22_combout  & (\Z80|seq|Equal3~0_combout  & (\Z80|Decoder2~3_combout  & \Z80|Decoder1~12_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|Decoder1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~43 .lut_mask = "8000";
defparam \Z80|comb~43 .operation_mode = "normal";
defparam \Z80|comb~43 .output_mode = "comb_only";
defparam \Z80|comb~43 .register_cascade_mode = "off";
defparam \Z80|comb~43 .sum_lutc_input = "datac";
defparam \Z80|comb~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N5
cyclone_lcell \Z80|comb~44 (
// Equation(s):
// \Z80|comb~44_combout  = (\Z80|seq|Equal3~4_combout  & (\Z80|Decoder1~12_combout  & (\Z80|hv2~0_combout  & \Z80|Decoder2~5_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(\Z80|Decoder1~12_combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|Decoder2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~44 .lut_mask = "8000";
defparam \Z80|comb~44 .operation_mode = "normal";
defparam \Z80|comb~44 .output_mode = "comb_only";
defparam \Z80|comb~44 .register_cascade_mode = "off";
defparam \Z80|comb~44 .sum_lutc_input = "datac";
defparam \Z80|comb~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N5
cyclone_lcell \Z80|comb~60 (
// Equation(s):
// \Z80|comb~60_combout  = (!\Z80|i[0]~4  & (!\Z80|i[1]~0  & (\Z80|sel1_tmp~1_combout  & \Z80|i[2]~5 )))

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|sel1_tmp~1_combout ),
	.datad(\Z80|i[2]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~60 .lut_mask = "1000";
defparam \Z80|comb~60 .operation_mode = "normal";
defparam \Z80|comb~60 .output_mode = "comb_only";
defparam \Z80|comb~60 .register_cascade_mode = "off";
defparam \Z80|comb~60 .sum_lutc_input = "datac";
defparam \Z80|comb~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N6
cyclone_lcell \Z80|sel1_h~1 (
// Equation(s):
// \Z80|sel1_h~1_combout  = (\Z80|comb~44_combout ) # ((\Z80|comb~60_combout ) # ((!\Z80|sel3[0]~0_combout  & \Z80|comb~57_combout )))

	.clk(gnd),
	.dataa(\Z80|sel3[0]~0_combout ),
	.datab(\Z80|comb~57_combout ),
	.datac(\Z80|comb~44_combout ),
	.datad(\Z80|comb~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_h~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_h~1 .lut_mask = "fff4";
defparam \Z80|sel1_h~1 .operation_mode = "normal";
defparam \Z80|sel1_h~1 .output_mode = "comb_only";
defparam \Z80|sel1_h~1 .register_cascade_mode = "off";
defparam \Z80|sel1_h~1 .sum_lutc_input = "datac";
defparam \Z80|sel1_h~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N7
cyclone_lcell \Z80|sel1_h~2 (
// Equation(s):
// \Z80|sel1_h~2_combout  = (\Z80|comb~43_combout ) # ((\Z80|sel1_h~1_combout ) # ((\Z80|Decoder1~12_combout  & \Z80|sel1_d~1_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~12_combout ),
	.datab(\Z80|comb~43_combout ),
	.datac(\Z80|sel1_d~1_combout ),
	.datad(\Z80|sel1_h~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_h~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_h~2 .lut_mask = "ffec";
defparam \Z80|sel1_h~2 .operation_mode = "normal";
defparam \Z80|sel1_h~2 .output_mode = "comb_only";
defparam \Z80|sel1_h~2 .register_cascade_mode = "off";
defparam \Z80|sel1_h~2 .sum_lutc_input = "datac";
defparam \Z80|sel1_h~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N7
cyclone_lcell \Z80|sel1l[3]~8 (
// Equation(s):
// \Z80|sel1l[3]~8_combout  = ((\Z80|sel1_h~2_combout ) # ((\Z80|Decoder1~14_combout  & \Z80|sel1_d~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Decoder1~14_combout ),
	.datac(\Z80|sel1_d~1_combout ),
	.datad(\Z80|sel1_h~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[3]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[3]~8 .lut_mask = "ffc0";
defparam \Z80|sel1l[3]~8 .operation_mode = "normal";
defparam \Z80|sel1l[3]~8 .output_mode = "comb_only";
defparam \Z80|sel1l[3]~8 .register_cascade_mode = "off";
defparam \Z80|sel1l[3]~8 .sum_lutc_input = "datac";
defparam \Z80|sel1l[3]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N8
cyclone_lcell \Z80|sel1l[3]~9 (
// Equation(s):
// \Z80|sel1l[3]~9_combout  = (\Z80|sel1_d~2_combout ) # ((\Z80|sel1l[3]~7_combout ) # ((\Z80|sel1l[3]~8_combout ) # (!\Z80|sel1[0]~6_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1_d~2_combout ),
	.datab(\Z80|sel1l[3]~7_combout ),
	.datac(\Z80|sel1[0]~6_combout ),
	.datad(\Z80|sel1l[3]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[3]~9 .lut_mask = "ffef";
defparam \Z80|sel1l[3]~9 .operation_mode = "normal";
defparam \Z80|sel1l[3]~9 .output_mode = "comb_only";
defparam \Z80|sel1l[3]~9 .register_cascade_mode = "off";
defparam \Z80|sel1l[3]~9 .sum_lutc_input = "datac";
defparam \Z80|sel1l[3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N6
cyclone_lcell \Z80|Equal4~0 (
// Equation(s):
// \Z80|Equal4~0_combout  = (!\Z80|al~0_combout  & (!\Z80|i_daa~combout  & ((!\Z80|comb~14_combout ) # (!\Z80|Decoder2~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~2_combout ),
	.datab(\Z80|comb~14_combout ),
	.datac(\Z80|al~0_combout ),
	.datad(\Z80|i_daa~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Equal4~0 .lut_mask = "0007";
defparam \Z80|Equal4~0 .operation_mode = "normal";
defparam \Z80|Equal4~0 .output_mode = "comb_only";
defparam \Z80|Equal4~0 .register_cascade_mode = "off";
defparam \Z80|Equal4~0 .sum_lutc_input = "datac";
defparam \Z80|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N2
cyclone_lcell \Z80|reg_r|d[7]~9 (
// Equation(s):
// \Z80|reg_r|d[7]~9_combout  = (\Z80|reg_r|q [7] & ((\reset1~regout ) # ((!\reset2~regout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [7]),
	.datab(\reset1~regout ),
	.datac(vcc),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[7]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[7]~9 .lut_mask = "88aa";
defparam \Z80|reg_r|d[7]~9 .operation_mode = "normal";
defparam \Z80|reg_r|d[7]~9 .output_mode = "comb_only";
defparam \Z80|reg_r|d[7]~9 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[7]~9 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[7]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N8
cyclone_lcell \Z80|reg_a|q0[7] (
// Equation(s):
// \Z80|reg_a|q0~20  = (\Z80|alu|z[7]~51 ) # (((!\reset1~regout  & \reset2~regout )))
// \Z80|reg_a|q0 [7] = DFFEAS(\Z80|reg_a|q0~20 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|z[7]~51 ),
	.datab(vcc),
	.datac(\reset1~regout ),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~20 ),
	.regout(\Z80|reg_a|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[7] .lut_mask = "afaa";
defparam \Z80|reg_a|q0[7] .operation_mode = "normal";
defparam \Z80|reg_a|q0[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[7] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N6
cyclone_lcell \Z80|reg_r|q[7] (
// Equation(s):
// \Z80|reg_r|q[7]~COMBOUT  = (\Z80|sel_af~regout  & (\Z80|reg_a|q1 [7])) # (!\Z80|sel_af~regout  & (((\Z80|reg_a|q0 [7]))))
// \Z80|reg_r|q [7] = DFFEAS(\Z80|reg_r|q[7]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[7]~9_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_a|q1 [7]),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|reg_r|d[7]~9_combout ),
	.datad(\Z80|reg_a|q0 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[7]~COMBOUT ),
	.regout(\Z80|reg_r|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[7] .lut_mask = "bb88";
defparam \Z80|reg_r|q[7] .operation_mode = "normal";
defparam \Z80|reg_r|q[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y14_N3
cyclone_lcell \Z80|comb~52 (
// Equation(s):
// \Z80|comb~52_combout  = (\Z80|i_ldddnn~combout  & (((!\Z80|seq|sgate  & \Z80|seq|Equal3~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldddnn~combout ),
	.datab(vcc),
	.datac(\Z80|seq|sgate ),
	.datad(\Z80|seq|Equal3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~52 .lut_mask = "0a00";
defparam \Z80|comb~52 .operation_mode = "normal";
defparam \Z80|comb~52 .output_mode = "comb_only";
defparam \Z80|comb~52 .register_cascade_mode = "off";
defparam \Z80|comb~52 .sum_lutc_input = "datac";
defparam \Z80|comb~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N8
cyclone_lcell \Z80|load_h~0 (
// Equation(s):
// \Z80|load_h~0_combout  = (\Z80|comb~52_combout ) # ((\Z80|tmp1~3_combout ) # ((\Z80|seq|s_mr2~combout  & \Z80|i_pop~0_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~52_combout ),
	.datab(\Z80|tmp1~3_combout ),
	.datac(\Z80|seq|s_mr2~combout ),
	.datad(\Z80|i_pop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_h~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_h~0 .lut_mask = "feee";
defparam \Z80|load_h~0 .operation_mode = "normal";
defparam \Z80|load_h~0 .output_mode = "comb_only";
defparam \Z80|load_h~0 .register_cascade_mode = "off";
defparam \Z80|load_h~0 .sum_lutc_input = "datac";
defparam \Z80|load_h~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N7
cyclone_lcell \Z80|comb~51 (
// Equation(s):
// \Z80|comb~51_combout  = (\Z80|comb~17_combout  & (\Z80|seq|s_mr2~combout  & (\Z80|Decoder2~3_combout  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(\Z80|seq|s_mr2~combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~51 .lut_mask = "8000";
defparam \Z80|comb~51 .operation_mode = "normal";
defparam \Z80|comb~51 .output_mode = "comb_only";
defparam \Z80|comb~51 .register_cascade_mode = "off";
defparam \Z80|comb~51 .sum_lutc_input = "datac";
defparam \Z80|comb~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N1
cyclone_lcell \Z80|load_d~0 (
// Equation(s):
// \Z80|load_d~0_combout  = (\Z80|Decoder2~5_combout  & ((\Z80|tmp0~1_combout ) # ((\Z80|comb~51_combout  & \Z80|Decoder1~11_combout )))) # (!\Z80|Decoder2~5_combout  & (\Z80|comb~51_combout  & ((\Z80|Decoder1~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~5_combout ),
	.datab(\Z80|comb~51_combout ),
	.datac(\Z80|tmp0~1_combout ),
	.datad(\Z80|Decoder1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_d~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_d~0 .lut_mask = "eca0";
defparam \Z80|load_d~0 .operation_mode = "normal";
defparam \Z80|load_d~0 .output_mode = "comb_only";
defparam \Z80|load_d~0 .register_cascade_mode = "off";
defparam \Z80|load_d~0 .sum_lutc_input = "datac";
defparam \Z80|load_d~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N2
cyclone_lcell \Z80|load_d~1 (
// Equation(s):
// \Z80|load_d~1_combout  = ((\Z80|load_d~0_combout ) # ((\Z80|Decoder1~10_combout  & \Z80|load_h~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~10_combout ),
	.datab(vcc),
	.datac(\Z80|load_h~0_combout ),
	.datad(\Z80|load_d~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_d~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_d~1 .lut_mask = "ffa0";
defparam \Z80|load_d~1 .operation_mode = "normal";
defparam \Z80|load_d~1 .output_mode = "comb_only";
defparam \Z80|load_d~1 .register_cascade_mode = "off";
defparam \Z80|load_d~1 .sum_lutc_input = "datac";
defparam \Z80|load_d~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y21_N2
cyclone_lcell \Z80|load3_pc~0 (
// Equation(s):
// \Z80|load3_pc~0_combout  = (\Z80|Decoder2~1_combout  & (\Z80|seq|Equal3~4_combout  & (!\Z80|seq|sgate  & \Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~1_combout ),
	.datab(\Z80|seq|Equal3~4_combout ),
	.datac(\Z80|seq|sgate ),
	.datad(\Z80|comb~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load3_pc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load3_pc~0 .lut_mask = "0800";
defparam \Z80|load3_pc~0 .operation_mode = "normal";
defparam \Z80|load3_pc~0 .output_mode = "comb_only";
defparam \Z80|load3_pc~0 .register_cascade_mode = "off";
defparam \Z80|load3_pc~0 .sum_lutc_input = "datac";
defparam \Z80|load3_pc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N7
cyclone_lcell \Z80|i_ret~0 (
// Equation(s):
// \Z80|i_ret~0_combout  = (\Z80|comb~22_combout  & (!\Z80|i[2]~5  & (!\Z80|i[1]~0  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ret~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ret~0 .lut_mask = "0200";
defparam \Z80|i_ret~0 .operation_mode = "normal";
defparam \Z80|i_ret~0 .output_mode = "comb_only";
defparam \Z80|i_ret~0 .register_cascade_mode = "off";
defparam \Z80|i_ret~0 .sum_lutc_input = "datac";
defparam \Z80|i_ret~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N4
cyclone_lcell \Z80|retin~4 (
// Equation(s):
// \Z80|retin~4_combout  = (\Z80|i[2]~5  & (!\Z80|i[1]~0  & (\Z80|comb~17_combout  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|i[2]~5 ),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|comb~17_combout ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|retin~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|retin~4 .lut_mask = "2000";
defparam \Z80|retin~4 .operation_mode = "normal";
defparam \Z80|retin~4 .output_mode = "comb_only";
defparam \Z80|retin~4 .register_cascade_mode = "off";
defparam \Z80|retin~4 .sum_lutc_input = "datac";
defparam \Z80|retin~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N6
cyclone_lcell \Z80|asu_ci~0 (
// Equation(s):
// \Z80|asu_ci~0_combout  = ((!\Z80|retin~4_combout  & ((!\Z80|i_ret~0_combout ) # (!\Z80|i[3]~7 )))) # (!\Z80|Decoder1~15_combout )

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i_ret~0_combout ),
	.datac(\Z80|retin~4_combout ),
	.datad(\Z80|Decoder1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_ci~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_ci~0 .lut_mask = "07ff";
defparam \Z80|asu_ci~0 .operation_mode = "normal";
defparam \Z80|asu_ci~0 .output_mode = "comb_only";
defparam \Z80|asu_ci~0 .register_cascade_mode = "off";
defparam \Z80|asu_ci~0 .sum_lutc_input = "datac";
defparam \Z80|asu_ci~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N1
cyclone_lcell \Z80|asu_ci~2 (
// Equation(s):
// \Z80|asu_ci~2_combout  = ((\Z80|asu_ci~0_combout  & ((!\Z80|comb~22_combout ) # (!\Z80|Decoder2~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Decoder2~6_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|asu_ci~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_ci~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_ci~2 .lut_mask = "3f00";
defparam \Z80|asu_ci~2 .operation_mode = "normal";
defparam \Z80|asu_ci~2 .output_mode = "comb_only";
defparam \Z80|asu_ci~2 .register_cascade_mode = "off";
defparam \Z80|asu_ci~2 .sum_lutc_input = "datac";
defparam \Z80|asu_ci~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y11_N3
cyclone_lcell \Z80|zs0~0 (
// Equation(s):
// \Z80|zs0~0_combout  = (\Z80|d_f~16_combout  & (!\Z80|i_daa~combout  & (!\Z80|i_rotate1~0_combout  & !\Z80|cv5~0_combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~16_combout ),
	.datab(\Z80|i_daa~combout ),
	.datac(\Z80|i_rotate1~0_combout ),
	.datad(\Z80|cv5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|zs0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|zs0~0 .lut_mask = "0002";
defparam \Z80|zs0~0 .operation_mode = "normal";
defparam \Z80|zs0~0 .output_mode = "comb_only";
defparam \Z80|zs0~0 .register_cascade_mode = "off";
defparam \Z80|zs0~0 .sum_lutc_input = "datac";
defparam \Z80|zs0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N6
cyclone_lcell \Z80|reg_a|q0[4] (
// Equation(s):
// \Z80|reg_a|q0~18  = ((\Z80|alu|z [4]) # ((\reset2~regout  & !\reset1~regout )))
// \Z80|reg_a|q0 [4] = DFFEAS(\Z80|reg_a|q0~18 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset2~regout ),
	.datab(vcc),
	.datac(\reset1~regout ),
	.datad(\Z80|alu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~18 ),
	.regout(\Z80|reg_a|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[4] .lut_mask = "ff0a";
defparam \Z80|reg_a|q0[4] .operation_mode = "normal";
defparam \Z80|reg_a|q0[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[4] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N5
cyclone_lcell \Z80|reg_a|q1[4] (
// Equation(s):
// \Z80|reg_a|q1 [4] = DFFEAS((((\Z80|reg_a|q0~18 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|reg_a|q0~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[4] .lut_mask = "ff00";
defparam \Z80|reg_a|q1[4] .operation_mode = "normal";
defparam \Z80|reg_a|q1[4] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[4] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N8
cyclone_lcell \Z80|reg_r|q[4] (
// Equation(s):
// \Z80|reg_r|q[4]~COMBOUT  = (\Z80|sel_af~regout  & (((\Z80|reg_a|q1 [4])))) # (!\Z80|sel_af~regout  & (\Z80|reg_a|q0 [4]))
// \Z80|reg_r|q [4] = DFFEAS(\Z80|reg_r|q[4]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[4]~7_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_a|q0 [4]),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|reg_r|d[4]~7_combout ),
	.datad(\Z80|reg_a|q1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[4]~COMBOUT ),
	.regout(\Z80|reg_r|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[4] .lut_mask = "ee22";
defparam \Z80|reg_r|q[4] .operation_mode = "normal";
defparam \Z80|reg_r|q[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y15_N3
cyclone_lcell \Z80|seq|inst_reg[3] (
// Equation(s):
// \Z80|i[3]~7  = (\Z80|seq|Equal1~0_combout  & (((\Z80|reg_adrl|q[3]~COMBOUT )))) # (!\Z80|seq|Equal1~0_combout  & (((V1_inst_reg[3]))))
// \Z80|seq|inst_reg [3] = DFFEAS(\Z80|i[3]~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|s_if~combout , \Z80|reg_adrl|q[3]~COMBOUT , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(vcc),
	.datac(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[3]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[3]~7 ),
	.regout(\Z80|seq|inst_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[3] .lut_mask = "fa50";
defparam \Z80|seq|inst_reg[3] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[3] .output_mode = "reg_and_comb";
defparam \Z80|seq|inst_reg[3] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[3] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y19_N6
cyclone_lcell \Z80|r (
// Equation(s):
// \Z80|r~combout  = (\Z80|rs~combout  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[3]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [3]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|inst_reg [3]),
	.datac(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datad(\Z80|rs~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|r~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|r .lut_mask = "e400";
defparam \Z80|r .operation_mode = "normal";
defparam \Z80|r .output_mode = "comb_only";
defparam \Z80|r .register_cascade_mode = "off";
defparam \Z80|r .sum_lutc_input = "datac";
defparam \Z80|r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N9
cyclone_lcell \Z80|hv0~1 (
// Equation(s):
// \Z80|hv0~1_combout  = (!\Z80|arith8~2_combout  & (!\Z80|incdec8~combout  & (!\Z80|arith16~combout  & !\Z80|add16~0_combout )))

	.clk(gnd),
	.dataa(\Z80|arith8~2_combout ),
	.datab(\Z80|incdec8~combout ),
	.datac(\Z80|arith16~combout ),
	.datad(\Z80|add16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|hv0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|hv0~1 .lut_mask = "0001";
defparam \Z80|hv0~1 .operation_mode = "normal";
defparam \Z80|hv0~1 .output_mode = "comb_only";
defparam \Z80|hv0~1 .register_cascade_mode = "off";
defparam \Z80|hv0~1 .sum_lutc_input = "datac";
defparam \Z80|hv0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N7
cyclone_lcell \Z80|d_f~11 (
// Equation(s):
// \Z80|d_f~11_combout  = (!\Z80|load_f~combout  & (\Z80|reg_f|q[0]~0  & (!\Z80|hv2~combout  & !\Z80|cv5~0_combout )))

	.clk(gnd),
	.dataa(\Z80|load_f~combout ),
	.datab(\Z80|reg_f|q[0]~0 ),
	.datac(\Z80|hv2~combout ),
	.datad(\Z80|cv5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~11 .lut_mask = "0004";
defparam \Z80|d_f~11 .operation_mode = "normal";
defparam \Z80|d_f~11 .output_mode = "comb_only";
defparam \Z80|d_f~11 .register_cascade_mode = "off";
defparam \Z80|d_f~11 .sum_lutc_input = "datac";
defparam \Z80|d_f~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N1
cyclone_lcell \Z80|cv0~0 (
// Equation(s):
// \Z80|cv0~0_combout  = (\Z80|i_neg~1_combout ) # (((\Z80|i_daa~combout ) # (\Z80|arith8~2_combout )) # (!\Z80|sel3[0]~0_combout ))

	.clk(gnd),
	.dataa(\Z80|i_neg~1_combout ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|i_daa~combout ),
	.datad(\Z80|arith8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|cv0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|cv0~0 .lut_mask = "fffb";
defparam \Z80|cv0~0 .operation_mode = "normal";
defparam \Z80|cv0~0 .output_mode = "comb_only";
defparam \Z80|cv0~0 .register_cascade_mode = "off";
defparam \Z80|cv0~0 .sum_lutc_input = "datac";
defparam \Z80|cv0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N2
cyclone_lcell \Z80|d_f~12 (
// Equation(s):
// \Z80|d_f~12_combout  = ((!\Z80|rs~combout  & (\Z80|d_f~11_combout  & !\Z80|cv0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|rs~combout ),
	.datac(\Z80|d_f~11_combout ),
	.datad(\Z80|cv0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~12 .lut_mask = "0030";
defparam \Z80|d_f~12 .operation_mode = "normal";
defparam \Z80|d_f~12 .output_mode = "comb_only";
defparam \Z80|d_f~12 .register_cascade_mode = "off";
defparam \Z80|d_f~12 .sum_lutc_input = "datac";
defparam \Z80|d_f~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N2
cyclone_lcell \Z80|l (
// Equation(s):
// \Z80|l~combout  = (\Z80|rs~combout  & ((\Z80|seq|Equal1~0_combout  & ((!\Z80|reg_adrl|q[3]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (!\Z80|seq|inst_reg [3]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|inst_reg [3]),
	.datac(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datad(\Z80|rs~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|l~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|l .lut_mask = "1b00";
defparam \Z80|l .operation_mode = "normal";
defparam \Z80|l .output_mode = "comb_only";
defparam \Z80|l .register_cascade_mode = "off";
defparam \Z80|l .sum_lutc_input = "datac";
defparam \Z80|l .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N9
cyclone_lcell \Z80|reg_f|q0~2 (
// Equation(s):
// \Z80|reg_f|q0~2_combout  = (\reset~combout ) # ((\Z80|cv2~combout ) # ((\Z80|hv2~combout  & !\Z80|reg_f|q[0]~0 )))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|cv2~combout ),
	.datac(\Z80|hv2~combout ),
	.datad(\Z80|reg_f|q[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~2 .lut_mask = "eefe";
defparam \Z80|reg_f|q0~2 .operation_mode = "normal";
defparam \Z80|reg_f|q0~2 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~2 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~2 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y10_N2
cyclone_lcell \Z80|d_f~13 (
// Equation(s):
// \Z80|d_f~13_combout  = (\Z80|Decoder1~8_combout  & (\Z80|seq|s_mr1~combout  & (\Z80|i_pop~0_combout  & \Z80|reg_adrl|q[0]~COMBOUT )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~8_combout ),
	.datab(\Z80|seq|s_mr1~combout ),
	.datac(\Z80|i_pop~0_combout ),
	.datad(\Z80|reg_adrl|q[0]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~13 .lut_mask = "8000";
defparam \Z80|d_f~13 .operation_mode = "normal";
defparam \Z80|d_f~13 .output_mode = "comb_only";
defparam \Z80|d_f~13 .register_cascade_mode = "off";
defparam \Z80|d_f~13 .sum_lutc_input = "datac";
defparam \Z80|d_f~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N8
cyclone_lcell \Z80|sel1l[2]~4 (
// Equation(s):
// \Z80|sel1l[2]~4_combout  = (\Z80|comb~17_combout  & (\Z80|Decoder2~1_combout  & ((\Z80|Decoder1~10_combout ) # (\Z80|Decoder1~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~10_combout ),
	.datab(\Z80|comb~17_combout ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(\Z80|Decoder1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[2]~4 .lut_mask = "c080";
defparam \Z80|sel1l[2]~4 .operation_mode = "normal";
defparam \Z80|sel1l[2]~4 .output_mode = "comb_only";
defparam \Z80|sel1l[2]~4 .register_cascade_mode = "off";
defparam \Z80|sel1l[2]~4 .sum_lutc_input = "datac";
defparam \Z80|sel1l[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N7
cyclone_lcell \Z80|comb~33 (
// Equation(s):
// \Z80|comb~33_combout  = (\Z80|imm2~0_combout  & (((!\Z80|Decoder2~1_combout )) # (!\Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(\Z80|imm2~0_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Decoder2~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~33 .lut_mask = "2a2a";
defparam \Z80|comb~33 .operation_mode = "normal";
defparam \Z80|comb~33 .output_mode = "comb_only";
defparam \Z80|comb~33 .register_cascade_mode = "off";
defparam \Z80|comb~33 .sum_lutc_input = "datac";
defparam \Z80|comb~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N8
cyclone_lcell \Z80|sel1l[1]~1 (
// Equation(s):
// \Z80|sel1l[1]~1_combout  = ((\Z80|comb~57_combout  & (\Z80|i[3]~7  & \Z80|i_rd~0_combout ))) # (!\Z80|comb~33_combout )

	.clk(gnd),
	.dataa(\Z80|comb~57_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|i_rd~0_combout ),
	.datad(\Z80|comb~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[1]~1 .lut_mask = "80ff";
defparam \Z80|sel1l[1]~1 .operation_mode = "normal";
defparam \Z80|sel1l[1]~1 .output_mode = "comb_only";
defparam \Z80|sel1l[1]~1 .register_cascade_mode = "off";
defparam \Z80|sel1l[1]~1 .sum_lutc_input = "datac";
defparam \Z80|sel1l[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N1
cyclone_lcell \Z80|sel1_a~5 (
// Equation(s):
// \Z80|sel1_a~5_combout  = (\Z80|i_neg~1_combout ) # (((\Z80|sel1_a~2_combout ) # (\Z80|sel1_a~4_combout )))

	.clk(gnd),
	.dataa(\Z80|i_neg~1_combout ),
	.datab(vcc),
	.datac(\Z80|sel1_a~2_combout ),
	.datad(\Z80|sel1_a~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1_a~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1_a~5 .lut_mask = "fffa";
defparam \Z80|sel1_a~5 .operation_mode = "normal";
defparam \Z80|sel1_a~5 .output_mode = "comb_only";
defparam \Z80|sel1_a~5 .register_cascade_mode = "off";
defparam \Z80|sel1_a~5 .sum_lutc_input = "datac";
defparam \Z80|sel1_a~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N2
cyclone_lcell \Z80|sel1l[1]~2 (
// Equation(s):
// \Z80|sel1l[1]~2_combout  = (!\Z80|sel1_pcl~0_combout  & (!\Z80|sel1_a~5_combout  & ((!\Z80|sel1l[1]~1_combout ) # (!\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|sel1_pcl~0_combout ),
	.datac(\Z80|sel1l[1]~1_combout ),
	.datad(\Z80|sel1_a~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[1]~2 .lut_mask = "0013";
defparam \Z80|sel1l[1]~2 .operation_mode = "normal";
defparam \Z80|sel1l[1]~2 .output_mode = "comb_only";
defparam \Z80|sel1l[1]~2 .register_cascade_mode = "off";
defparam \Z80|sel1l[1]~2 .sum_lutc_input = "datac";
defparam \Z80|sel1l[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N8
cyclone_lcell \Z80|sel1l[2]~5 (
// Equation(s):
// \Z80|sel1l[2]~5_combout  = (\Z80|sel1l[2]~4_combout ) # ((\Z80|sel1_l~4_combout ) # ((\Z80|sel1_h~2_combout ) # (!\Z80|sel1l[1]~2_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1l[2]~4_combout ),
	.datab(\Z80|sel1_l~4_combout ),
	.datac(\Z80|sel1l[1]~2_combout ),
	.datad(\Z80|sel1_h~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[2]~5 .lut_mask = "ffef";
defparam \Z80|sel1l[2]~5 .operation_mode = "normal";
defparam \Z80|sel1l[2]~5 .output_mode = "comb_only";
defparam \Z80|sel1l[2]~5 .register_cascade_mode = "off";
defparam \Z80|sel1l[2]~5 .sum_lutc_input = "datac";
defparam \Z80|sel1l[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N4
cyclone_lcell \Z80|sel2[2]~2 (
// Equation(s):
// \Z80|sel2[2]~2_combout  = (!\Z80|i[5]~1  & (\Z80|comb~30_combout  & ((\Z80|i[4]~6 ) # (\Z80|seq|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|comb~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[2]~2 .lut_mask = "0e00";
defparam \Z80|sel2[2]~2 .operation_mode = "normal";
defparam \Z80|sel2[2]~2 .output_mode = "comb_only";
defparam \Z80|sel2[2]~2 .register_cascade_mode = "off";
defparam \Z80|sel2[2]~2 .sum_lutc_input = "datac";
defparam \Z80|sel2[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N6
cyclone_lcell \Z80|sel2[2]~3 (
// Equation(s):
// \Z80|sel2[2]~3_combout  = (\Z80|seq|Equal1~0_combout  & ((\Z80|comb~29_combout ) # ((\Z80|seq|Equal3~0_combout  & \Z80|i_ldblock~combout )))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|Equal3~0_combout  & (\Z80|i_ldblock~combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|i_ldblock~combout ),
	.datad(\Z80|comb~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[2]~3 .lut_mask = "eac0";
defparam \Z80|sel2[2]~3 .operation_mode = "normal";
defparam \Z80|sel2[2]~3 .output_mode = "comb_only";
defparam \Z80|sel2[2]~3 .register_cascade_mode = "off";
defparam \Z80|sel2[2]~3 .sum_lutc_input = "datac";
defparam \Z80|sel2[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N0
cyclone_lcell \Z80|sel2[2]~4 (
// Equation(s):
// \Z80|sel2[2]~4_combout  = ((\Z80|sel2[2]~2_combout ) # ((\Z80|sel2[2]~3_combout ) # (\Z80|sel2_hl~4_combout ))) # (!\Z80|selal[2]~6_combout )

	.clk(gnd),
	.dataa(\Z80|selal[2]~6_combout ),
	.datab(\Z80|sel2[2]~2_combout ),
	.datac(\Z80|sel2[2]~3_combout ),
	.datad(\Z80|sel2_hl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[2]~4 .lut_mask = "fffd";
defparam \Z80|sel2[2]~4 .operation_mode = "normal";
defparam \Z80|sel2[2]~4 .output_mode = "comb_only";
defparam \Z80|sel2[2]~4 .register_cascade_mode = "off";
defparam \Z80|sel2[2]~4 .sum_lutc_input = "datac";
defparam \Z80|sel2[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N0
cyclone_lcell \Z80|i_exsphl~2 (
// Equation(s):
// \Z80|i_exsphl~2_combout  = (\Z80|i[0]~4  & (!\Z80|i[2]~5  & (\Z80|i[1]~0  & \Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|comb~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_exsphl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_exsphl~2 .lut_mask = "2000";
defparam \Z80|i_exsphl~2 .operation_mode = "normal";
defparam \Z80|i_exsphl~2 .output_mode = "comb_only";
defparam \Z80|i_exsphl~2 .register_cascade_mode = "off";
defparam \Z80|i_exsphl~2 .sum_lutc_input = "datac";
defparam \Z80|i_exsphl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N5
cyclone_lcell \Z80|i_incdec16 (
// Equation(s):
// \Z80|i_incdec16~combout  = (\Z80|hv2~0_combout  & (!\Z80|i[2]~5  & (\Z80|i[1]~0  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[1]~0 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_incdec16~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_incdec16 .lut_mask = "2000";
defparam \Z80|i_incdec16 .operation_mode = "normal";
defparam \Z80|i_incdec16 .output_mode = "comb_only";
defparam \Z80|i_incdec16 .register_cascade_mode = "off";
defparam \Z80|i_incdec16 .sum_lutc_input = "datac";
defparam \Z80|i_incdec16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N3
cyclone_lcell \Z80|loada_de~0 (
// Equation(s):
// \Z80|loada_de~0_combout  = (\Z80|Decoder1~13_combout  & ((\Z80|i_exsphl~2_combout ) # ((\Z80|Decoder1~16_combout  & \Z80|i_incdec16~combout )))) # (!\Z80|Decoder1~13_combout  & (((\Z80|Decoder1~16_combout  & \Z80|i_incdec16~combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|i_exsphl~2_combout ),
	.datac(\Z80|Decoder1~16_combout ),
	.datad(\Z80|i_incdec16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_de~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_de~0 .lut_mask = "f888";
defparam \Z80|loada_de~0 .operation_mode = "normal";
defparam \Z80|loada_de~0 .output_mode = "comb_only";
defparam \Z80|loada_de~0 .register_cascade_mode = "off";
defparam \Z80|loada_de~0 .sum_lutc_input = "datac";
defparam \Z80|loada_de~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N4
cyclone_lcell \Z80|loada_de~1 (
// Equation(s):
// \Z80|loada_de~1_combout  = (\Z80|seq|s_if~combout  & ((\Z80|loada_de~0_combout ) # ((\Z80|i_ldblock~combout  & \Z80|seq|s_mw1~combout )))) # (!\Z80|seq|s_if~combout  & (\Z80|i_ldblock~combout  & (\Z80|seq|s_mw1~combout )))

	.clk(gnd),
	.dataa(\Z80|seq|s_if~combout ),
	.datab(\Z80|i_ldblock~combout ),
	.datac(\Z80|seq|s_mw1~combout ),
	.datad(\Z80|loada_de~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_de~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_de~1 .lut_mask = "eac0";
defparam \Z80|loada_de~1 .operation_mode = "normal";
defparam \Z80|loada_de~1 .output_mode = "comb_only";
defparam \Z80|loada_de~1 .register_cascade_mode = "off";
defparam \Z80|loada_de~1 .sum_lutc_input = "datac";
defparam \Z80|loada_de~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N0
cyclone_lcell \Z80|reg_e|q1[3]~0 (
// Equation(s):
// \Z80|reg_e|q1[3]~0_combout  = ((\Z80|sel_exx~regout  & ((\Z80|load_e~2_combout ) # (\Z80|loada_de~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|load_e~2_combout ),
	.datad(\Z80|loada_de~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q1[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[3]~0 .lut_mask = "ccc0";
defparam \Z80|reg_e|q1[3]~0 .operation_mode = "normal";
defparam \Z80|reg_e|q1[3]~0 .output_mode = "comb_only";
defparam \Z80|reg_e|q1[3]~0 .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[3]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N8
cyclone_lcell \Z80|reg_e|q1[7] (
// Equation(s):
// \Z80|reg_e|q0~8  = (\Z80|load_e~2_combout  & (\Z80|alu|z[7]~51 )) # (!\Z80|load_e~2_combout  & (((\Z80|asu|z [7]))))
// \Z80|reg_e|q1 [7] = DFFEAS(\Z80|reg_e|q0~8 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_e~2_combout ),
	.datab(\Z80|alu|z[7]~51 ),
	.datac(vcc),
	.datad(\Z80|asu|z [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~8 ),
	.regout(\Z80|reg_e|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[7] .lut_mask = "dd88";
defparam \Z80|reg_e|q1[7] .operation_mode = "normal";
defparam \Z80|reg_e|q1[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[7] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N6
cyclone_lcell \Z80|reg_e|q0[3]~1 (
// Equation(s):
// \Z80|reg_e|q0[3]~1_combout  = ((!\Z80|sel_exx~regout  & ((\Z80|load_e~2_combout ) # (\Z80|loada_de~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|load_e~2_combout ),
	.datad(\Z80|loada_de~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[3]~1 .lut_mask = "3330";
defparam \Z80|reg_e|q0[3]~1 .operation_mode = "normal";
defparam \Z80|reg_e|q0[3]~1 .output_mode = "comb_only";
defparam \Z80|reg_e|q0[3]~1 .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[3]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_e|q0[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N5
cyclone_lcell \Z80|reg_e|q0[7] (
// Equation(s):
// \Z80|reg_e|q[7]~7  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [7]))) # (!\Z80|sel_exx~regout  & (L4_q0[7])))
// \Z80|reg_e|q0 [7] = DFFEAS(\Z80|reg_e|q[7]~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~8 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~8 ),
	.datad(\Z80|reg_e|q1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[7]~7 ),
	.regout(\Z80|reg_e|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[7] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[7] .operation_mode = "normal";
defparam \Z80|reg_e|q0[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y17_N6
cyclone_lcell \Z80|load_pcl~2 (
// Equation(s):
// \Z80|load_pcl~2_combout  = (\Z80|tmp2~1_combout ) # ((!\Z80|asu_ci~2_combout  & (\Z80|seq|Equal3~1_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(\Z80|asu_ci~2_combout ),
	.datab(\Z80|tmp2~1_combout ),
	.datac(\Z80|seq|Equal3~1_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_pcl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_pcl~2 .lut_mask = "ccdc";
defparam \Z80|load_pcl~2 .operation_mode = "normal";
defparam \Z80|load_pcl~2 .output_mode = "comb_only";
defparam \Z80|load_pcl~2 .register_cascade_mode = "off";
defparam \Z80|load_pcl~2 .sum_lutc_input = "datac";
defparam \Z80|load_pcl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N9
cyclone_lcell \Z80|loada_pc~2 (
// Equation(s):
// \Z80|loada_pc~2_combout  = (\Z80|Decoder2~2_combout  & (\Z80|Decoder1~13_combout  & (\Z80|comb~22_combout  & \Z80|seq|s_if~combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~2_combout ),
	.datab(\Z80|Decoder1~13_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|seq|s_if~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_pc~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_pc~2 .lut_mask = "8000";
defparam \Z80|loada_pc~2 .operation_mode = "normal";
defparam \Z80|loada_pc~2 .output_mode = "comb_only";
defparam \Z80|loada_pc~2 .register_cascade_mode = "off";
defparam \Z80|loada_pc~2 .sum_lutc_input = "datac";
defparam \Z80|loada_pc~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N1
cyclone_lcell \Z80|comb~46 (
// Equation(s):
// \Z80|comb~46_combout  = (\Z80|seq|Equal3~4_combout  & (!\reset~combout  & (!\Z80|seq|busack~regout  & !\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(\reset~combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~46 .lut_mask = "0002";
defparam \Z80|comb~46 .operation_mode = "normal";
defparam \Z80|comb~46 .output_mode = "comb_only";
defparam \Z80|comb~46 .register_cascade_mode = "off";
defparam \Z80|comb~46 .sum_lutc_input = "datac";
defparam \Z80|comb~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N8
cyclone_lcell \Z80|i_outblock (
// Equation(s):
// \Z80|i_outblock~combout  = (\Z80|i[1]~0  & (!\Z80|i[2]~5  & (\Z80|comb~14_combout  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|i[1]~0 ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_outblock~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_outblock .lut_mask = "2000";
defparam \Z80|i_outblock .operation_mode = "normal";
defparam \Z80|i_outblock .output_mode = "comb_only";
defparam \Z80|i_outblock .register_cascade_mode = "off";
defparam \Z80|i_outblock .sum_lutc_input = "datac";
defparam \Z80|i_outblock .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N5
cyclone_lcell \Z80|ec~5 (
// Equation(s):
// \Z80|ec~5_combout  = ((\Z80|arith8~2_combout  & ((\Z80|i[3]~7 ) # (!\Z80|i[5]~1 )))) # (!\Z80|ec~4_combout )

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|arith8~2_combout ),
	.datad(\Z80|ec~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|ec~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|ec~5 .lut_mask = "b0ff";
defparam \Z80|ec~5 .operation_mode = "normal";
defparam \Z80|ec~5 .output_mode = "comb_only";
defparam \Z80|ec~5 .register_cascade_mode = "off";
defparam \Z80|ec~5 .sum_lutc_input = "datac";
defparam \Z80|ec~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N9
cyclone_lcell \Z80|seq|iff2~0 (
// Equation(s):
// \Z80|seq|iff2~0_combout  = ((!\Z80|seq|busack~regout  & ((!\waitreq~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|busack~regout ),
	.datac(vcc),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|iff2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|iff2~0 .lut_mask = "0033";
defparam \Z80|seq|iff2~0 .operation_mode = "normal";
defparam \Z80|seq|iff2~0 .output_mode = "comb_only";
defparam \Z80|seq|iff2~0 .register_cascade_mode = "off";
defparam \Z80|seq|iff2~0 .sum_lutc_input = "datac";
defparam \Z80|seq|iff2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N2
cyclone_lcell \Z80|reg_r|d[0]~4 (
// Equation(s):
// \Z80|reg_r|d[0]~4_combout  = (!\reset~combout  & (\Z80|reg_r|q [0] $ (((\Z80|seq|Equal1~0_combout  & \Z80|seq|iff2~0_combout )))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|iff2~0_combout ),
	.datac(\reset~combout ),
	.datad(\Z80|reg_r|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[0]~4 .lut_mask = "0708";
defparam \Z80|reg_r|d[0]~4 .operation_mode = "normal";
defparam \Z80|reg_r|d[0]~4 .output_mode = "comb_only";
defparam \Z80|reg_r|d[0]~4 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[0]~4 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N2
cyclone_lcell \Z80|reg_a|q0[0] (
// Equation(s):
// \Z80|reg_a|q0~15  = ((\Z80|alu|z [0]) # ((\reset2~regout  & !\reset1~regout )))
// \Z80|reg_a|q0 [0] = DFFEAS(\Z80|reg_a|q0~15 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\reset2~regout ),
	.datac(\Z80|alu|z [0]),
	.datad(\reset1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~15 ),
	.regout(\Z80|reg_a|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[0] .lut_mask = "f0fc";
defparam \Z80|reg_a|q0[0] .operation_mode = "normal";
defparam \Z80|reg_a|q0[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[0] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N4
cyclone_lcell \Z80|reg_a|q1[0] (
// Equation(s):
// \Z80|reg_a|q1 [0] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , \Z80|reg_a|q0~15 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|reg_a|q0~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[0] .lut_mask = "0000";
defparam \Z80|reg_a|q1[0] .operation_mode = "normal";
defparam \Z80|reg_a|q1[0] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[0] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y19_N2
cyclone_lcell \Z80|reg_r|q[0] (
// Equation(s):
// \Z80|reg_r|q[0]~COMBOUT  = (\Z80|sel_af~regout  & (((\Z80|reg_a|q1 [0])))) # (!\Z80|sel_af~regout  & (\Z80|reg_a|q0 [0]))
// \Z80|reg_r|q [0] = DFFEAS(\Z80|reg_r|q[0]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[0]~4_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(\Z80|reg_a|q0 [0]),
	.datac(\Z80|reg_r|d[0]~4_combout ),
	.datad(\Z80|reg_a|q1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[0]~COMBOUT ),
	.regout(\Z80|reg_r|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[0] .lut_mask = "ee44";
defparam \Z80|reg_r|q[0] .operation_mode = "normal";
defparam \Z80|reg_r|q[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y11_N4
cyclone_lcell \Z80|i_exsphl (
// Equation(s):
// \Z80|i_exsphl~combout  = (!\Z80|i[3]~7  & (\Z80|Decoder2~3_combout  & (\Z80|comb~22_combout  & \Z80|comb~57_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|Decoder2~3_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|comb~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_exsphl~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_exsphl .lut_mask = "4000";
defparam \Z80|i_exsphl .operation_mode = "normal";
defparam \Z80|i_exsphl .output_mode = "comb_only";
defparam \Z80|i_exsphl .register_cascade_mode = "off";
defparam \Z80|i_exsphl .sum_lutc_input = "datac";
defparam \Z80|i_exsphl .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N9
cyclone_lcell \Z80|loada_hl~1 (
// Equation(s):
// \Z80|loada_hl~1_combout  = (\Z80|comb~46_combout  & ((\Z80|i_exsphl~combout ) # ((\Z80|i_inblock~combout  & \Z80|seq|s_mw1~combout )))) # (!\Z80|comb~46_combout  & (\Z80|i_inblock~combout  & ((\Z80|seq|s_mw1~combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~46_combout ),
	.datab(\Z80|i_inblock~combout ),
	.datac(\Z80|i_exsphl~combout ),
	.datad(\Z80|seq|s_mw1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_hl~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_hl~1 .lut_mask = "eca0";
defparam \Z80|loada_hl~1 .operation_mode = "normal";
defparam \Z80|loada_hl~1 .output_mode = "comb_only";
defparam \Z80|loada_hl~1 .register_cascade_mode = "off";
defparam \Z80|loada_hl~1 .sum_lutc_input = "datac";
defparam \Z80|loada_hl~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N0
cyclone_lcell \Z80|comb~34 (
// Equation(s):
// \Z80|comb~34_combout  = (!\Z80|seq|sgate  & (\Z80|seq|Equal1~0_combout  & (\Z80|hv2~0_combout  & \Z80|Decoder2~3_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|sgate ),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|Decoder2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~34 .lut_mask = "4000";
defparam \Z80|comb~34 .operation_mode = "normal";
defparam \Z80|comb~34 .output_mode = "comb_only";
defparam \Z80|comb~34 .register_cascade_mode = "off";
defparam \Z80|comb~34 .sum_lutc_input = "datac";
defparam \Z80|comb~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N8
cyclone_lcell \Z80|loada_hl~2 (
// Equation(s):
// \Z80|loada_hl~2_combout  = (\Z80|loada_hl~1_combout ) # ((\Z80|loada_hl~0_combout ) # ((\Z80|comb~34_combout  & \Z80|comb~57_combout )))

	.clk(gnd),
	.dataa(\Z80|loada_hl~1_combout ),
	.datab(\Z80|comb~34_combout ),
	.datac(\Z80|loada_hl~0_combout ),
	.datad(\Z80|comb~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_hl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_hl~2 .lut_mask = "fefa";
defparam \Z80|loada_hl~2 .operation_mode = "normal";
defparam \Z80|loada_hl~2 .output_mode = "comb_only";
defparam \Z80|loada_hl~2 .register_cascade_mode = "off";
defparam \Z80|loada_hl~2 .sum_lutc_input = "datac";
defparam \Z80|loada_hl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N5
cyclone_lcell \Z80|comb~31 (
// Equation(s):
// \Z80|comb~31_combout  = (\Z80|seq|Equal3~2_combout  & (\Z80|xy3~combout  & (!\Z80|i[0]~4  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~2_combout ),
	.datab(\Z80|xy3~combout ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~31 .lut_mask = "0008";
defparam \Z80|comb~31 .operation_mode = "normal";
defparam \Z80|comb~31 .output_mode = "comb_only";
defparam \Z80|comb~31 .register_cascade_mode = "off";
defparam \Z80|comb~31 .sum_lutc_input = "datac";
defparam \Z80|comb~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N8
cyclone_lcell \Z80|asu|comb~0 (
// Equation(s):
// \Z80|asu|comb~0_combout  = (\Z80|comb~31_combout ) # ((\Z80|asu_i [0]) # ((\Z80|comb~32_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(\Z80|comb~32_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|comb~31_combout ),
	.datad(\Z80|asu_i [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|comb~0 .lut_mask = "fff2";
defparam \Z80|asu|comb~0 .operation_mode = "normal";
defparam \Z80|asu|comb~0 .output_mode = "comb_only";
defparam \Z80|asu|comb~0 .register_cascade_mode = "off";
defparam \Z80|asu|comb~0 .sum_lutc_input = "datac";
defparam \Z80|asu|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N8
cyclone_lcell \Z80|asu_i[1]~8 (
// Equation(s):
// \Z80|asu_i[1]~8_combout  = (\Z80|comb~31_combout ) # ((\Z80|comb~29_combout  & (!\Z80|seq|sgate  & \Z80|seq|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~29_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|seq|Equal1~0_combout ),
	.datad(\Z80|comb~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~8 .lut_mask = "ff20";
defparam \Z80|asu_i[1]~8 .operation_mode = "normal";
defparam \Z80|asu_i[1]~8 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~8 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~8 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N4
cyclone_lcell \Z80|asu_i[1]~9 (
// Equation(s):
// \Z80|asu_i[1]~9_combout  = (\Z80|asu_i[1]~8_combout ) # ((!\Z80|seq|sgate  & (\Z80|i_exsphl~combout  & \Z80|seq|Equal3~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|sgate ),
	.datab(\Z80|asu_i[1]~8_combout ),
	.datac(\Z80|i_exsphl~combout ),
	.datad(\Z80|seq|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~9 .lut_mask = "dccc";
defparam \Z80|asu_i[1]~9 .operation_mode = "normal";
defparam \Z80|asu_i[1]~9 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~9 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~9 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N3
cyclone_lcell \Z80|Equal5~0 (
// Equation(s):
// \Z80|Equal5~0_combout  = (((\Z80|imm1~1_combout  & !\Z80|seq|Equal3~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|imm1~1_combout ),
	.datad(\Z80|seq|Equal3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Equal5~0 .lut_mask = "00f0";
defparam \Z80|Equal5~0 .operation_mode = "normal";
defparam \Z80|Equal5~0 .output_mode = "comb_only";
defparam \Z80|Equal5~0 .register_cascade_mode = "off";
defparam \Z80|Equal5~0 .sum_lutc_input = "datac";
defparam \Z80|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N6
cyclone_lcell \Z80|comb~47 (
// Equation(s):
// \Z80|comb~47_combout  = (\Z80|Decoder2~4_combout  & (\Z80|tmp0~0_combout  & (\Z80|seq|s_if~combout  & !\Z80|Decoder2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~4_combout ),
	.datab(\Z80|tmp0~0_combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~47 .lut_mask = "0080";
defparam \Z80|comb~47 .operation_mode = "normal";
defparam \Z80|comb~47 .output_mode = "comb_only";
defparam \Z80|comb~47 .register_cascade_mode = "off";
defparam \Z80|comb~47 .sum_lutc_input = "datac";
defparam \Z80|comb~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N7
cyclone_lcell \Z80|load_l~1 (
// Equation(s):
// \Z80|load_l~1_combout  = (\Z80|tmp1~3_combout ) # ((\Z80|seq|s_mr1~combout  & ((\Z80|i_lddd_nn~combout ) # (\Z80|i_ldade~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_lddd_nn~combout ),
	.datab(\Z80|tmp1~3_combout ),
	.datac(\Z80|seq|s_mr1~combout ),
	.datad(\Z80|i_ldade~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_l~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_l~1 .lut_mask = "fcec";
defparam \Z80|load_l~1 .operation_mode = "normal";
defparam \Z80|load_l~1 .output_mode = "comb_only";
defparam \Z80|load_l~1 .register_cascade_mode = "off";
defparam \Z80|load_l~1 .sum_lutc_input = "datac";
defparam \Z80|load_l~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N9
cyclone_lcell \Z80|comb~35 (
// Equation(s):
// \Z80|comb~35_combout  = (\Z80|hv2~0_combout  & (\Z80|seq|s_imm1~combout  & (\Z80|Decoder2~2_combout  & !\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|seq|s_imm1~combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~35 .lut_mask = "0080";
defparam \Z80|comb~35 .operation_mode = "normal";
defparam \Z80|comb~35 .output_mode = "comb_only";
defparam \Z80|comb~35 .register_cascade_mode = "off";
defparam \Z80|comb~35 .sum_lutc_input = "datac";
defparam \Z80|comb~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N3
cyclone_lcell \Z80|load_l~0 (
// Equation(s):
// \Z80|load_l~0_combout  = (\Z80|Decoder1~12_combout  & ((\Z80|comb~35_combout ) # ((\Z80|seq|s_mr1~combout  & \Z80|i_pop~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~12_combout ),
	.datab(\Z80|seq|s_mr1~combout ),
	.datac(\Z80|comb~35_combout ),
	.datad(\Z80|i_pop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_l~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_l~0 .lut_mask = "a8a0";
defparam \Z80|load_l~0 .operation_mode = "normal";
defparam \Z80|load_l~0 .output_mode = "comb_only";
defparam \Z80|load_l~0 .register_cascade_mode = "off";
defparam \Z80|load_l~0 .sum_lutc_input = "datac";
defparam \Z80|load_l~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N0
cyclone_lcell \Z80|load_l~2 (
// Equation(s):
// \Z80|load_l~2_combout  = (\Z80|comb~47_combout ) # ((\Z80|load_l~0_combout ) # ((\Z80|Decoder1~13_combout  & \Z80|load_l~1_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~47_combout ),
	.datab(\Z80|Decoder1~13_combout ),
	.datac(\Z80|load_l~1_combout ),
	.datad(\Z80|load_l~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_l~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_l~2 .lut_mask = "ffea";
defparam \Z80|load_l~2 .operation_mode = "normal";
defparam \Z80|load_l~2 .output_mode = "comb_only";
defparam \Z80|load_l~2 .register_cascade_mode = "off";
defparam \Z80|load_l~2 .sum_lutc_input = "datac";
defparam \Z80|load_l~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N5
cyclone_lcell \Z80|reg_l|qx~5 (
// Equation(s):
// \Z80|reg_l|qx~5_combout  = ((\Z80|loadal~combout  & (\Z80|asu|z [2])) # (!\Z80|loadal~combout  & ((\Z80|reg_e|q[2]~2 ))))

	.clk(gnd),
	.dataa(\Z80|asu|z [2]),
	.datab(vcc),
	.datac(\Z80|reg_e|q[2]~2 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~5 .lut_mask = "aaf0";
defparam \Z80|reg_l|qx~5 .operation_mode = "normal";
defparam \Z80|reg_l|qx~5 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~5 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~5 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N1
cyclone_lcell \Z80|seq|idd~3 (
// Equation(s):
// \Z80|seq|idd~3_combout  = (!\Z80|seq|always0~12_combout  & ((\reset1~regout ) # ((!\reset2~regout ))))

	.clk(gnd),
	.dataa(\Z80|seq|always0~12_combout ),
	.datab(\reset1~regout ),
	.datac(vcc),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|idd~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|idd~3 .lut_mask = "4455";
defparam \Z80|seq|idd~3 .operation_mode = "normal";
defparam \Z80|seq|idd~3 .output_mode = "comb_only";
defparam \Z80|seq|idd~3 .register_cascade_mode = "off";
defparam \Z80|seq|idd~3 .sum_lutc_input = "datac";
defparam \Z80|seq|idd~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N3
cyclone_lcell \Z80|seq|Equal14~1 (
// Equation(s):
// \Z80|seq|Equal14~1_combout  = (\Z80|reg_adrl|q[2]~COMBOUT  & (((!\Z80|reg_adrl|q[1]~COMBOUT  & \Z80|seq|Equal14~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datab(vcc),
	.datac(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datad(\Z80|seq|Equal14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal14~1 .lut_mask = "0a00";
defparam \Z80|seq|Equal14~1 .operation_mode = "normal";
defparam \Z80|seq|Equal14~1 .output_mode = "comb_only";
defparam \Z80|seq|Equal14~1 .register_cascade_mode = "off";
defparam \Z80|seq|Equal14~1 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N4
cyclone_lcell \Z80|seq|Equal3~11 (
// Equation(s):
// \Z80|seq|Equal3~11_combout  = (!\Z80|seq|state [3] & (!\Z80|seq|state [1] & (!\Z80|seq|state [2] & !\Z80|seq|state [0])))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~11 .lut_mask = "0001";
defparam \Z80|seq|Equal3~11 .operation_mode = "normal";
defparam \Z80|seq|Equal3~11 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~11 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~11 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y10_N4
cyclone_lcell \Z80|seq|ifd~3 (
// Equation(s):
// \Z80|seq|ifd~3_combout  = (((!\Z80|reg_adrl|q[4]~COMBOUT ) # (!\Z80|seq|Equal3~11_combout )) # (!\Z80|seq|Equal14~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|Equal14~1_combout ),
	.datac(\Z80|seq|Equal3~11_combout ),
	.datad(\Z80|reg_adrl|q[4]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|ifd~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|ifd~3 .lut_mask = "3fff";
defparam \Z80|seq|ifd~3 .operation_mode = "normal";
defparam \Z80|seq|ifd~3 .output_mode = "comb_only";
defparam \Z80|seq|ifd~3 .register_cascade_mode = "off";
defparam \Z80|seq|ifd~3 .sum_lutc_input = "datac";
defparam \Z80|seq|ifd~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N9
cyclone_lcell \Z80|seq|ifd~4 (
// Equation(s):
// \Z80|seq|ifd~4_combout  = (\reset~combout ) # ((\Z80|seq|iff2~0_combout  & ((\Z80|seq|always0~12_combout ) # (!\Z80|seq|ifd~3_combout ))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|seq|iff2~0_combout ),
	.datac(\Z80|seq|ifd~3_combout ),
	.datad(\Z80|seq|always0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|ifd~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|ifd~4 .lut_mask = "eeae";
defparam \Z80|seq|ifd~4 .operation_mode = "normal";
defparam \Z80|seq|ifd~4 .output_mode = "comb_only";
defparam \Z80|seq|ifd~4 .register_cascade_mode = "off";
defparam \Z80|seq|ifd~4 .sum_lutc_input = "datac";
defparam \Z80|seq|ifd~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y10_N2
cyclone_lcell \Z80|seq|ifd (
// Equation(s):
// \Z80|seq|ifd~regout  = DFFEAS((\Z80|reg_adrl|q[4]~COMBOUT  & (\Z80|seq|idd~3_combout  & (\Z80|reg_adrl|q[5]~COMBOUT  & \Z80|seq|Equal14~1_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|ifd~4_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(\Z80|seq|idd~3_combout ),
	.datac(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datad(\Z80|seq|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|seq|ifd~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|ifd~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|ifd .lut_mask = "8000";
defparam \Z80|seq|ifd .operation_mode = "normal";
defparam \Z80|seq|ifd .output_mode = "reg_only";
defparam \Z80|seq|ifd .register_cascade_mode = "off";
defparam \Z80|seq|ifd .sum_lutc_input = "datac";
defparam \Z80|seq|ifd .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N7
cyclone_lcell \Z80|comb~26 (
// Equation(s):
// \Z80|comb~26_combout  = (\Z80|i_halt~0_combout  & (\Z80|Decoder2~0_combout  & (\Z80|seq|Equal3~1_combout  & !\Z80|Decoder1~8_combout )))

	.clk(gnd),
	.dataa(\Z80|i_halt~0_combout ),
	.datab(\Z80|Decoder2~0_combout ),
	.datac(\Z80|seq|Equal3~1_combout ),
	.datad(\Z80|Decoder1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~26 .lut_mask = "0080";
defparam \Z80|comb~26 .operation_mode = "normal";
defparam \Z80|comb~26 .output_mode = "comb_only";
defparam \Z80|comb~26 .register_cascade_mode = "off";
defparam \Z80|comb~26 .sum_lutc_input = "datac";
defparam \Z80|comb~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N0
cyclone_lcell \Z80|i_ldhlr~0 (
// Equation(s):
// \Z80|i_ldhlr~0_combout  = ((!\Z80|Decoder2~0_combout  & (\Z80|i_halt~0_combout  & \Z80|Decoder1~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Decoder2~0_combout ),
	.datac(\Z80|i_halt~0_combout ),
	.datad(\Z80|Decoder1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldhlr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldhlr~0 .lut_mask = "3000";
defparam \Z80|i_ldhlr~0 .operation_mode = "normal";
defparam \Z80|i_ldhlr~0 .output_mode = "comb_only";
defparam \Z80|i_ldhlr~0 .register_cascade_mode = "off";
defparam \Z80|i_ldhlr~0 .sum_lutc_input = "datac";
defparam \Z80|i_ldhlr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y13_N8
cyclone_lcell \Z80|comb~27 (
// Equation(s):
// \Z80|comb~27_combout  = (\Z80|seq|ifd~regout  & (!\Z80|comb~26_combout  & ((!\Z80|i_ldhlr~0_combout ) # (!\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|ifd~regout ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|comb~26_combout ),
	.datad(\Z80|i_ldhlr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~27 .lut_mask = "020a";
defparam \Z80|comb~27 .operation_mode = "normal";
defparam \Z80|comb~27 .output_mode = "comb_only";
defparam \Z80|comb~27 .register_cascade_mode = "off";
defparam \Z80|comb~27 .sum_lutc_input = "datac";
defparam \Z80|comb~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y10_N5
cyclone_lcell \Z80|seq|idd (
// Equation(s):
// \Z80|seq|idd~regout  = DFFEAS((\Z80|seq|idd~3_combout  & (((!\Z80|seq|Equal14~1_combout ) # (!\Z80|reg_adrl|q[5]~COMBOUT )) # (!\Z80|reg_adrl|q[4]~COMBOUT ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|ifd~4_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(\Z80|seq|idd~3_combout ),
	.datac(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datad(\Z80|seq|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|seq|ifd~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|idd~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|idd .lut_mask = "4ccc";
defparam \Z80|seq|idd .operation_mode = "normal";
defparam \Z80|seq|idd .output_mode = "reg_only";
defparam \Z80|seq|idd .register_cascade_mode = "off";
defparam \Z80|seq|idd .sum_lutc_input = "datac";
defparam \Z80|seq|idd .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N1
cyclone_lcell \Z80|reg_l|q0[0]~0 (
// Equation(s):
// \Z80|reg_l|q0[0]~0_combout  = (!\Z80|load_l~2_combout  & (((!\Z80|i_exsphl~2_combout ) # (!\Z80|seq|s_if~combout )) # (!\Z80|Decoder1~13_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|i_exsphl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q0[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[0]~0 .lut_mask = "1333";
defparam \Z80|reg_l|q0[0]~0 .operation_mode = "normal";
defparam \Z80|reg_l|q0[0]~0 .output_mode = "comb_only";
defparam \Z80|reg_l|q0[0]~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[0]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y17_N5
cyclone_lcell \Z80|reg_l|qy[4]~0 (
// Equation(s):
// \Z80|reg_l|qy[4]~0_combout  = (\Z80|comb~27_combout  & (!\Z80|seq|idd~regout  & ((\Z80|loadal~combout ) # (!\Z80|reg_l|q0[0]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~27_combout ),
	.datab(\Z80|seq|idd~regout ),
	.datac(\Z80|loadal~combout ),
	.datad(\Z80|reg_l|q0[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qy[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[4]~0 .lut_mask = "2022";
defparam \Z80|reg_l|qy[4]~0 .operation_mode = "normal";
defparam \Z80|reg_l|qy[4]~0 .output_mode = "comb_only";
defparam \Z80|reg_l|qy[4]~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[4]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qy[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N6
cyclone_lcell \Z80|reg_l|qy[2] (
// Equation(s):
// \Z80|reg_l|qx~6  = ((\Z80|load_l~2_combout  & (\Z80|alu|z[2]~28 )) # (!\Z80|load_l~2_combout  & ((\Z80|reg_l|qx~5_combout ))))
// \Z80|reg_l|qy [2] = DFFEAS(\Z80|reg_l|qx~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|qy[4]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|reg_l|qx~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~6 ),
	.regout(\Z80|reg_l|qy [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[2] .lut_mask = "f3c0";
defparam \Z80|reg_l|qy[2] .operation_mode = "normal";
defparam \Z80|reg_l|qy[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_l|qy[2] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[2] .sum_lutc_input = "datac";
defparam \Z80|reg_l|qy[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N9
cyclone_lcell \Z80|reg_l|q~0 (
// Equation(s):
// \Z80|reg_l|q~0_combout  = ((\Z80|seq|idd~regout ) # ((\Z80|seq|ifd~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|idd~regout ),
	.datac(\Z80|seq|ifd~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q~0 .lut_mask = "fcfc";
defparam \Z80|reg_l|q~0 .operation_mode = "normal";
defparam \Z80|reg_l|q~0 .output_mode = "comb_only";
defparam \Z80|reg_l|q~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|q~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y14_N8
cyclone_lcell \Z80|reg_l|q~1 (
// Equation(s):
// \Z80|reg_l|q~1_combout  = (\Z80|reg_l|q~0_combout  & (!\Z80|comb~26_combout  & ((!\Z80|i_ldhlr~0_combout ) # (!\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|reg_l|q~0_combout ),
	.datac(\Z80|i_ldhlr~0_combout ),
	.datad(\Z80|comb~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q~1 .lut_mask = "004c";
defparam \Z80|reg_l|q~1 .operation_mode = "normal";
defparam \Z80|reg_l|q~1 .output_mode = "comb_only";
defparam \Z80|reg_l|q~1 .register_cascade_mode = "off";
defparam \Z80|reg_l|q~1 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N9
cyclone_lcell \Z80|reg_e|q1[2] (
// Equation(s):
// \Z80|reg_e|q0~3  = (\Z80|load_e~2_combout  & (((\Z80|alu|z[2]~28 )))) # (!\Z80|load_e~2_combout  & (((\Z80|asu|z [2]))))
// \Z80|reg_e|q1 [2] = DFFEAS(\Z80|reg_e|q0~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_e~2_combout ),
	.datab(vcc),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|asu|z [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~3 ),
	.regout(\Z80|reg_e|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[2] .lut_mask = "f5a0";
defparam \Z80|reg_e|q1[2] .operation_mode = "normal";
defparam \Z80|reg_e|q1[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[2] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N4
cyclone_lcell \Z80|reg_e|q0[2] (
// Equation(s):
// \Z80|reg_e|q[2]~2  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [2]))) # (!\Z80|sel_exx~regout  & (L4_q0[2])))
// \Z80|reg_e|q0 [2] = DFFEAS(\Z80|reg_e|q[2]~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~3 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~3 ),
	.datad(\Z80|reg_e|q1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[2]~2 ),
	.regout(\Z80|reg_e|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[2] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[2] .operation_mode = "normal";
defparam \Z80|reg_e|q0[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y13_N4
cyclone_lcell \Z80|comb~28 (
// Equation(s):
// \Z80|comb~28_combout  = ((\Z80|comb~26_combout ) # ((\Z80|seq|Equal3~0_combout  & \Z80|i_ldhlr~0_combout ))) # (!\Z80|seq|idd~regout )

	.clk(gnd),
	.dataa(\Z80|seq|idd~regout ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|comb~26_combout ),
	.datad(\Z80|i_ldhlr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~28 .lut_mask = "fdf5";
defparam \Z80|comb~28 .operation_mode = "normal";
defparam \Z80|comb~28 .output_mode = "comb_only";
defparam \Z80|comb~28 .register_cascade_mode = "off";
defparam \Z80|comb~28 .sum_lutc_input = "datac";
defparam \Z80|comb~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y17_N7
cyclone_lcell \Z80|reg_l|q0[0]~1 (
// Equation(s):
// \Z80|reg_l|q0[0]~1_combout  = (((\Z80|comb~28_combout  & !\Z80|comb~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|comb~28_combout ),
	.datad(\Z80|comb~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q0[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[0]~1 .lut_mask = "00f0";
defparam \Z80|reg_l|q0[0]~1 .operation_mode = "normal";
defparam \Z80|reg_l|q0[0]~1 .output_mode = "comb_only";
defparam \Z80|reg_l|q0[0]~1 .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[0]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N4
cyclone_lcell \Z80|reg_l|q0[0]~2 (
// Equation(s):
// \Z80|reg_l|q0[0]~2_combout  = (!\Z80|sel_exx~regout  & (\Z80|reg_l|q0[0]~1_combout  & ((\Z80|loadal~combout ) # (!\Z80|reg_l|q0[0]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_exx~regout ),
	.datab(\Z80|reg_l|q0[0]~0_combout ),
	.datac(\Z80|reg_l|q0[0]~1_combout ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q0[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[0]~2 .lut_mask = "5010";
defparam \Z80|reg_l|q0[0]~2 .operation_mode = "normal";
defparam \Z80|reg_l|q0[0]~2 .output_mode = "comb_only";
defparam \Z80|reg_l|q0[0]~2 .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[0]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y18_N1
cyclone_lcell \Z80|reg_l|q0[2] (
// Equation(s):
// \Z80|reg_l|q0 [2] = DFFEAS((\Z80|loadal~combout  & (\Z80|asu|z [2])) # (!\Z80|loadal~combout  & (((\Z80|reg_e|q0 [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z[2]~28 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loadal~combout ),
	.datab(\Z80|asu|z [2]),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|reg_e|q0 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[2] .lut_mask = "dd88";
defparam \Z80|reg_l|q0[2] .operation_mode = "normal";
defparam \Z80|reg_l|q0[2] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[2] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y17_N9
cyclone_lcell \Z80|reg_l|q~2 (
// Equation(s):
// \Z80|reg_l|q~2_combout  = ((\Z80|comb~27_combout ) # ((\Z80|sel_exx~regout  & \Z80|comb~28_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|comb~28_combout ),
	.datad(\Z80|comb~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q~2 .lut_mask = "ffc0";
defparam \Z80|reg_l|q~2 .operation_mode = "normal";
defparam \Z80|reg_l|q~2 .output_mode = "comb_only";
defparam \Z80|reg_l|q~2 .register_cascade_mode = "off";
defparam \Z80|reg_l|q~2 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N1
cyclone_lcell \Z80|reg_l|q1[0]~0 (
// Equation(s):
// \Z80|reg_l|q1[0]~0_combout  = (\Z80|sel_exx~regout  & (\Z80|reg_l|q0[0]~1_combout  & ((\Z80|loadal~combout ) # (!\Z80|reg_l|q0[0]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_exx~regout ),
	.datab(\Z80|reg_l|q0[0]~0_combout ),
	.datac(\Z80|reg_l|q0[0]~1_combout ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|q1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[0]~0 .lut_mask = "a020";
defparam \Z80|reg_l|q1[0]~0 .operation_mode = "normal";
defparam \Z80|reg_l|q1[0]~0 .output_mode = "comb_only";
defparam \Z80|reg_l|q1[0]~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[0]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y18_N9
cyclone_lcell \Z80|reg_l|q1[2] (
// Equation(s):
// \Z80|reg_l|q1 [2] = DFFEAS((\Z80|loadal~combout  & (((\Z80|asu|z [2])))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [2])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z[2]~28 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loadal~combout ),
	.datab(\Z80|reg_e|q1 [2]),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|asu|z [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[2] .lut_mask = "ee44";
defparam \Z80|reg_l|q1[2] .operation_mode = "normal";
defparam \Z80|reg_l|q1[2] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[2] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y18_N1
cyclone_lcell \Z80|reg_l|Mux5~0 (
// Equation(s):
// \Z80|reg_l|Mux5~0_combout  = (\Z80|reg_l|q~2_combout  & (((\Z80|reg_l|q1 [2]) # (\Z80|reg_l|q~1_combout )))) # (!\Z80|reg_l|q~2_combout  & (\Z80|reg_l|q0 [2] & ((!\Z80|reg_l|q~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q0 [2]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_l|q1 [2]),
	.datad(\Z80|reg_l|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|Mux5~0 .lut_mask = "cce2";
defparam \Z80|reg_l|Mux5~0 .operation_mode = "normal";
defparam \Z80|reg_l|Mux5~0 .output_mode = "comb_only";
defparam \Z80|reg_l|Mux5~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|Mux5~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y17_N8
cyclone_lcell \Z80|reg_l|qx[2]~2 (
// Equation(s):
// \Z80|reg_l|qx[2]~2_combout  = ((!\Z80|comb~28_combout  & ((\Z80|loadal~combout ) # (!\Z80|reg_l|q0[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|comb~28_combout ),
	.datac(\Z80|loadal~combout ),
	.datad(\Z80|reg_l|q0[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[2]~2 .lut_mask = "3033";
defparam \Z80|reg_l|qx[2]~2 .operation_mode = "normal";
defparam \Z80|reg_l|qx[2]~2 .output_mode = "comb_only";
defparam \Z80|reg_l|qx[2]~2 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[2]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N1
cyclone_lcell \Z80|reg_l|qx[2] (
// Equation(s):
// \Z80|reg_l|Mux5~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|Mux5~0_combout  & (\Z80|reg_l|qy [2])) # (!\Z80|reg_l|Mux5~0_combout  & ((P2_qx[2]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|Mux5~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|qy [2]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|qx~6 ),
	.datad(\Z80|reg_l|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux5~1 ),
	.regout(\Z80|reg_l|qx [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[2] .lut_mask = "bbc0";
defparam \Z80|reg_l|qx[2] .operation_mode = "normal";
defparam \Z80|reg_l|qx[2] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[2] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y16_N9
cyclone_lcell \Z80|asu|b1[2]~5 (
// Equation(s):
// \Z80|asu|b1[2]~5_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|reg_adrl|q[2]~COMBOUT  & ((!\Z80|Equal5~0_combout )))) # (!\Z80|sel3[0]~0_combout  & (((\Z80|reg_l|Mux5~1  & \Z80|Equal5~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datab(\Z80|reg_l|Mux5~1 ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[2]~5 .lut_mask = "0ca0";
defparam \Z80|asu|b1[2]~5 .operation_mode = "normal";
defparam \Z80|asu|b1[2]~5 .output_mode = "comb_only";
defparam \Z80|asu|b1[2]~5 .register_cascade_mode = "off";
defparam \Z80|asu|b1[2]~5 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N4
cyclone_lcell \Z80|asu|b1[2] (
// Equation(s):
// \Z80|asu|b1 [2] = (\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # ((\Z80|asu|b1[2]~5_combout ) # (\Z80|asu_i[1]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~5_combout ),
	.datab(\Z80|asu_i[1]~9_combout ),
	.datac(\Z80|asu|b1[2]~5_combout ),
	.datad(\Z80|asu_i[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[2] .lut_mask = "fffe";
defparam \Z80|asu|b1[2] .operation_mode = "normal";
defparam \Z80|asu|b1[2] .output_mode = "comb_only";
defparam \Z80|asu|b1[2] .register_cascade_mode = "off";
defparam \Z80|asu|b1[2] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N0
cyclone_lcell \Z80|asu|b1[0]~0 (
// Equation(s):
// \Z80|asu|b1[0]~0_combout  = (\Z80|Equal5~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_l|Mux7~1 )))) # (!\Z80|Equal5~0_combout  & (\Z80|reg_adrl|q[0]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal5~0_combout ),
	.datab(\Z80|reg_adrl|q[0]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_l|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[0]~0 .lut_mask = "4a40";
defparam \Z80|asu|b1[0]~0 .operation_mode = "normal";
defparam \Z80|asu|b1[0]~0 .output_mode = "comb_only";
defparam \Z80|asu|b1[0]~0 .register_cascade_mode = "off";
defparam \Z80|asu|b1[0]~0 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N2
cyclone_lcell \Z80|asu|b1[0] (
// Equation(s):
// \Z80|asu|b1 [0] = (\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # ((\Z80|asu_i[1]~7_combout ) # (\Z80|asu|b1[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~5_combout ),
	.datab(\Z80|asu_i[1]~9_combout ),
	.datac(\Z80|asu_i[1]~7_combout ),
	.datad(\Z80|asu|b1[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[0] .lut_mask = "fffe";
defparam \Z80|asu|b1[0] .operation_mode = "normal";
defparam \Z80|asu|b1[0] .output_mode = "comb_only";
defparam \Z80|asu|b1[0] .register_cascade_mode = "off";
defparam \Z80|asu|b1[0] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N5
cyclone_lcell \Z80|asu_ci~4 (
// Equation(s):
// \Z80|asu_ci~4_combout  = (((\Z80|i_exsphl~combout  & \Z80|seq|s_mr1~combout )) # (!\Z80|imm1~1_combout )) # (!\Z80|imm2~1_combout )

	.clk(gnd),
	.dataa(\Z80|imm2~1_combout ),
	.datab(\Z80|i_exsphl~combout ),
	.datac(\Z80|seq|s_mr1~combout ),
	.datad(\Z80|imm1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_ci~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_ci~4 .lut_mask = "d5ff";
defparam \Z80|asu_ci~4 .operation_mode = "normal";
defparam \Z80|asu_ci~4 .output_mode = "comb_only";
defparam \Z80|asu_ci~4 .register_cascade_mode = "off";
defparam \Z80|asu_ci~4 .sum_lutc_input = "datac";
defparam \Z80|asu_ci~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N7
cyclone_lcell \Z80|asu_ci~1 (
// Equation(s):
// \Z80|asu_ci~1_combout  = (\Z80|i_incdec16~combout ) # ((!\Z80|seq|sgate  & (\Z80|sela_tmp3~0_combout  & \Z80|xy3~2_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|sgate ),
	.datab(\Z80|sela_tmp3~0_combout ),
	.datac(\Z80|xy3~2_combout ),
	.datad(\Z80|i_incdec16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_ci~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_ci~1 .lut_mask = "ff40";
defparam \Z80|asu_ci~1 .operation_mode = "normal";
defparam \Z80|asu_ci~1 .output_mode = "comb_only";
defparam \Z80|asu_ci~1 .register_cascade_mode = "off";
defparam \Z80|asu_ci~1 .sum_lutc_input = "datac";
defparam \Z80|asu_ci~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N8
cyclone_lcell \Z80|asu_ci~3 (
// Equation(s):
// \Z80|asu_ci~3_combout  = ((!\Z80|i[3]~7  & ((\Z80|i_ret~0_combout ) # (\Z80|asu_ci~1_combout )))) # (!\Z80|asu_ci~2_combout )

	.clk(gnd),
	.dataa(\Z80|i_ret~0_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|asu_ci~1_combout ),
	.datad(\Z80|asu_ci~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_ci~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_ci~3 .lut_mask = "32ff";
defparam \Z80|asu_ci~3 .operation_mode = "normal";
defparam \Z80|asu_ci~3 .output_mode = "comb_only";
defparam \Z80|asu_ci~3 .register_cascade_mode = "off";
defparam \Z80|asu_ci~3 .sum_lutc_input = "datac";
defparam \Z80|asu_ci~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N9
cyclone_lcell \Z80|asu_ci~5 (
// Equation(s):
// \Z80|asu_ci~5_combout  = (\Z80|asu_ci~4_combout ) # ((\Z80|asu_ci~3_combout ) # ((\Z80|reg_f|q[0]~0  & \Z80|arith16~combout )))

	.clk(gnd),
	.dataa(\Z80|reg_f|q[0]~0 ),
	.datab(\Z80|asu_ci~4_combout ),
	.datac(\Z80|arith16~combout ),
	.datad(\Z80|asu_ci~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_ci~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_ci~5 .lut_mask = "ffec";
defparam \Z80|asu_ci~5 .operation_mode = "normal";
defparam \Z80|asu_ci~5 .output_mode = "comb_only";
defparam \Z80|asu_ci~5 .register_cascade_mode = "off";
defparam \Z80|asu_ci~5 .sum_lutc_input = "datac";
defparam \Z80|asu_ci~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N4
cyclone_lcell \Z80|asu|z[0] (
// Equation(s):
// \Z80|asu|z [0] = \Z80|asu|comb~0_combout  $ (\Z80|asu|b1 [0] $ (\Z80|asu_ci~5_combout  $ (\Z80|asu|a1 [0])))

	.clk(gnd),
	.dataa(\Z80|asu|comb~0_combout ),
	.datab(\Z80|asu|b1 [0]),
	.datac(\Z80|asu_ci~5_combout ),
	.datad(\Z80|asu|a1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[0] .lut_mask = "6996";
defparam \Z80|asu|z[0] .operation_mode = "normal";
defparam \Z80|asu|z[0] .output_mode = "comb_only";
defparam \Z80|asu|z[0] .register_cascade_mode = "off";
defparam \Z80|asu|z[0] .sum_lutc_input = "datac";
defparam \Z80|asu|z[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N1
cyclone_lcell \Z80|reg_e|q1[0] (
// Equation(s):
// \Z80|reg_e|q0~0  = (\Z80|load_e~2_combout  & (((\Z80|alu|z [0])))) # (!\Z80|load_e~2_combout  & (\Z80|asu|z [0]))
// \Z80|reg_e|q1 [0] = DFFEAS(\Z80|reg_e|q0~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [0]),
	.datab(\Z80|alu|z [0]),
	.datac(\Z80|load_e~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~0 ),
	.regout(\Z80|reg_e|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[0] .lut_mask = "caca";
defparam \Z80|reg_e|q1[0] .operation_mode = "normal";
defparam \Z80|reg_e|q1[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[0] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N7
cyclone_lcell \Z80|reg_e|q0[0] (
// Equation(s):
// \Z80|reg_e|q[0]~0  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [0]))) # (!\Z80|sel_exx~regout  & (L4_q0[0])))
// \Z80|reg_e|q0 [0] = DFFEAS(\Z80|reg_e|q[0]~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~0 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~0 ),
	.datad(\Z80|reg_e|q1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[0]~0 ),
	.regout(\Z80|reg_e|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[0] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[0] .operation_mode = "normal";
defparam \Z80|reg_e|q0[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y19_N9
cyclone_lcell \Z80|reg_l|qx~0 (
// Equation(s):
// \Z80|reg_l|qx~0_combout  = ((\Z80|loadal~combout  & (\Z80|asu|z [0])) # (!\Z80|loadal~combout  & ((\Z80|reg_e|q[0]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|z [0]),
	.datac(\Z80|reg_e|q[0]~0 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~0 .lut_mask = "ccf0";
defparam \Z80|reg_l|qx~0 .operation_mode = "normal";
defparam \Z80|reg_l|qx~0 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N4
cyclone_lcell \Z80|reg_l|qy[0] (
// Equation(s):
// \Z80|reg_l|qx~1  = ((\Z80|load_l~2_combout  & (\Z80|alu|z [0])) # (!\Z80|load_l~2_combout  & ((\Z80|reg_l|qx~0_combout ))))
// \Z80|reg_l|qy [0] = DFFEAS(\Z80|reg_l|qx~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|qy[4]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|reg_l|qx~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~1 ),
	.regout(\Z80|reg_l|qy [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[0] .lut_mask = "f3c0";
defparam \Z80|reg_l|qy[0] .operation_mode = "normal";
defparam \Z80|reg_l|qy[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_l|qy[0] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[0] .sum_lutc_input = "datac";
defparam \Z80|reg_l|qy[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N8
cyclone_lcell \Z80|reg_l|q0[0] (
// Equation(s):
// \Z80|reg_l|q0 [0] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [0]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q0 [0]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z [0], , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q0 [0]),
	.datab(\Z80|asu|z [0]),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[0] .lut_mask = "ccaa";
defparam \Z80|reg_l|q0[0] .operation_mode = "normal";
defparam \Z80|reg_l|q0[0] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[0] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y18_N4
cyclone_lcell \Z80|reg_l|q1[0] (
// Equation(s):
// \Z80|reg_l|q1 [0] = DFFEAS((\Z80|loadal~combout  & (((\Z80|asu|z [0])))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z [0], , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loadal~combout ),
	.datab(\Z80|reg_e|q1 [0]),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|asu|z [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[0] .lut_mask = "ee44";
defparam \Z80|reg_l|q1[0] .operation_mode = "normal";
defparam \Z80|reg_l|q1[0] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[0] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y14_N1
cyclone_lcell \Z80|reg_l|Mux7~0 (
// Equation(s):
// \Z80|reg_l|Mux7~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|q1 [0]))) # (!\Z80|reg_l|q~2_combout  & (\Z80|reg_l|q0 [0]))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q0 [0]),
	.datab(\Z80|reg_l|q1 [0]),
	.datac(\Z80|reg_l|q~1_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|Mux7~0 .lut_mask = "fc0a";
defparam \Z80|reg_l|Mux7~0 .operation_mode = "normal";
defparam \Z80|reg_l|Mux7~0 .output_mode = "comb_only";
defparam \Z80|reg_l|Mux7~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|Mux7~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y14_N9
cyclone_lcell \Z80|reg_l|qx[0] (
// Equation(s):
// \Z80|reg_l|Mux7~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|Mux7~0_combout  & (\Z80|reg_l|qy [0])) # (!\Z80|reg_l|Mux7~0_combout  & ((P2_qx[0]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|Mux7~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|qy [0]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|qx~1 ),
	.datad(\Z80|reg_l|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux7~1 ),
	.regout(\Z80|reg_l|qx [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[0] .lut_mask = "bbc0";
defparam \Z80|reg_l|qx[0] .operation_mode = "normal";
defparam \Z80|reg_l|qx[0] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[0] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y19_N8
cyclone_lcell \Z80|imm1~0 (
// Equation(s):
// \Z80|imm1~0_combout  = (!\Z80|i_outna~0_combout  & (((!\Z80|Decoder1~11_combout ) # (!\Z80|Decoder2~3_combout )) # (!\Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(\Z80|i_outna~0_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|Decoder1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm1~0 .lut_mask = "1555";
defparam \Z80|imm1~0 .operation_mode = "normal";
defparam \Z80|imm1~0 .output_mode = "comb_only";
defparam \Z80|imm1~0 .register_cascade_mode = "off";
defparam \Z80|imm1~0 .sum_lutc_input = "datac";
defparam \Z80|imm1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N4
cyclone_lcell \Z80|selah[0]~0 (
// Equation(s):
// \Z80|selah[0]~0_combout  = (\Z80|selal[0]~2_combout  & (((!\Z80|d_f~4_combout  & !\Z80|Decoder1~13_combout )) # (!\Z80|i_ldade~0_combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~4_combout ),
	.datab(\Z80|Decoder1~13_combout ),
	.datac(\Z80|i_ldade~0_combout ),
	.datad(\Z80|selal[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selah[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selah[0]~0 .lut_mask = "1f00";
defparam \Z80|selah[0]~0 .operation_mode = "normal";
defparam \Z80|selah[0]~0 .output_mode = "comb_only";
defparam \Z80|selah[0]~0 .register_cascade_mode = "off";
defparam \Z80|selah[0]~0 .sum_lutc_input = "datac";
defparam \Z80|selah[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N7
cyclone_lcell \Z80|tmp_adr (
// Equation(s):
// \Z80|tmp_adr~combout  = (((!\Z80|imm2~0_combout ) # (!\Z80|selah[0]~0_combout )) # (!\Z80|imm1~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|imm1~0_combout ),
	.datac(\Z80|selah[0]~0_combout ),
	.datad(\Z80|imm2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp_adr~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp_adr .lut_mask = "3fff";
defparam \Z80|tmp_adr .operation_mode = "normal";
defparam \Z80|tmp_adr .output_mode = "comb_only";
defparam \Z80|tmp_adr .register_cascade_mode = "off";
defparam \Z80|tmp_adr .sum_lutc_input = "datac";
defparam \Z80|tmp_adr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N2
cyclone_lcell \Z80|comb~59 (
// Equation(s):
// \Z80|comb~59_combout  = ((\Z80|i_exsphl~combout  & (\Z80|seq|Equal3~1_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i_exsphl~combout ),
	.datac(\Z80|seq|Equal3~1_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~59 .lut_mask = "00c0";
defparam \Z80|comb~59 .operation_mode = "normal";
defparam \Z80|comb~59 .output_mode = "comb_only";
defparam \Z80|comb~59 .register_cascade_mode = "off";
defparam \Z80|comb~59 .sum_lutc_input = "datac";
defparam \Z80|comb~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N1
cyclone_lcell \Z80|seq|Equal3~5 (
// Equation(s):
// \Z80|seq|Equal3~5_combout  = (\Z80|seq|state [3] & (!\Z80|seq|state [2] & (!\Z80|seq|state [1] & !\Z80|seq|state [0])))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~5 .lut_mask = "0002";
defparam \Z80|seq|Equal3~5 .operation_mode = "normal";
defparam \Z80|seq|Equal3~5 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~5 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~5 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N1
cyclone_lcell \Z80|seq|s_iack~0 (
// Equation(s):
// \Z80|seq|s_iack~0_combout  = (!\reset~combout  & (\Z80|seq|Equal3~5_combout  & (!\Z80|seq|busack~regout  & !\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|seq|Equal3~5_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|s_iack~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|s_iack~0 .lut_mask = "0004";
defparam \Z80|seq|s_iack~0 .operation_mode = "normal";
defparam \Z80|seq|s_iack~0 .output_mode = "comb_only";
defparam \Z80|seq|s_iack~0 .register_cascade_mode = "off";
defparam \Z80|seq|s_iack~0 .sum_lutc_input = "datac";
defparam \Z80|seq|s_iack~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N1
cyclone_lcell \Z80|load_adrl (
// Equation(s):
// \Z80|load_adrl~combout  = (!\Z80|comb~59_combout  & (!\Z80|seq|s_iack~0_combout  & ((!\Z80|seq|s_imm1~combout ) # (!\Z80|tmp_adr~combout ))))

	.clk(gnd),
	.dataa(\Z80|tmp_adr~combout ),
	.datab(\Z80|seq|s_imm1~combout ),
	.datac(\Z80|comb~59_combout ),
	.datad(\Z80|seq|s_iack~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_adrl~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_adrl .lut_mask = "0007";
defparam \Z80|load_adrl .operation_mode = "normal";
defparam \Z80|load_adrl .output_mode = "comb_only";
defparam \Z80|load_adrl .register_cascade_mode = "off";
defparam \Z80|load_adrl .sum_lutc_input = "datac";
defparam \Z80|load_adrl .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N1
cyclone_lcell \Z80|mw2~2 (
// Equation(s):
// \Z80|mw2~2_combout  = (!\Z80|i_ldnndd~combout  & (((!\Z80|Decoder1~12_combout ) # (!\Z80|hv2~0_combout )) # (!\Z80|Decoder2~5_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~5_combout ),
	.datab(\Z80|i_ldnndd~combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|Decoder1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mw2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mw2~2 .lut_mask = "1333";
defparam \Z80|mw2~2 .operation_mode = "normal";
defparam \Z80|mw2~2 .output_mode = "comb_only";
defparam \Z80|mw2~2 .register_cascade_mode = "off";
defparam \Z80|mw2~2 .sum_lutc_input = "datac";
defparam \Z80|mw2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N6
cyclone_lcell \Z80|mr2~0 (
// Equation(s):
// \Z80|mr2~0_combout  = ((!\Z80|i_lddd_nn~combout  & ((!\Z80|Decoder1~13_combout ) # (!\Z80|i_ldade~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i_ldade~0_combout ),
	.datac(\Z80|i_lddd_nn~combout ),
	.datad(\Z80|Decoder1~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mr2~0 .lut_mask = "030f";
defparam \Z80|mr2~0 .operation_mode = "normal";
defparam \Z80|mr2~0 .output_mode = "comb_only";
defparam \Z80|mr2~0 .register_cascade_mode = "off";
defparam \Z80|mr2~0 .sum_lutc_input = "datac";
defparam \Z80|mr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N4
cyclone_lcell \Z80|loada_adr~0 (
// Equation(s):
// \Z80|loada_adr~0_combout  = (\Z80|mw2~2_combout  & ((\Z80|mr2~0_combout ) # ((!\Z80|seq|s_mr1~combout )))) # (!\Z80|mw2~2_combout  & (!\Z80|seq|s_mw1~combout  & ((\Z80|mr2~0_combout ) # (!\Z80|seq|s_mr1~combout ))))

	.clk(gnd),
	.dataa(\Z80|mw2~2_combout ),
	.datab(\Z80|mr2~0_combout ),
	.datac(\Z80|seq|s_mr1~combout ),
	.datad(\Z80|seq|s_mw1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_adr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_adr~0 .lut_mask = "8acf";
defparam \Z80|loada_adr~0 .operation_mode = "normal";
defparam \Z80|loada_adr~0 .output_mode = "comb_only";
defparam \Z80|loada_adr~0 .register_cascade_mode = "off";
defparam \Z80|loada_adr~0 .sum_lutc_input = "datac";
defparam \Z80|loada_adr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N5
cyclone_lcell \Z80|reg_adrl|q[7]~0 (
// Equation(s):
// \Z80|reg_adrl|q[7]~0_combout  = (((\Z80|seq|Equal3~6_combout  & !\Z80|seq|sgate )) # (!\Z80|loada_adr~0_combout )) # (!\Z80|load_adrl~combout )

	.clk(gnd),
	.dataa(\Z80|load_adrl~combout ),
	.datab(\Z80|loada_adr~0_combout ),
	.datac(\Z80|seq|Equal3~6_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[7]~0 .lut_mask = "77f7";
defparam \Z80|reg_adrl|q[7]~0 .operation_mode = "normal";
defparam \Z80|reg_adrl|q[7]~0 .output_mode = "comb_only";
defparam \Z80|reg_adrl|q[7]~0 .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[7]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N5
cyclone_lcell \Z80|reg_adrl|q[0] (
// Equation(s):
// \Z80|reg_adrl|q[0]~COMBOUT  = ((input_data[0]) # ((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [0] = DFFEAS(\Z80|reg_adrl|q[0]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [0], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(input_data[0]),
	.datac(\Z80|asu|z [0]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[0]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[0] .lut_mask = "ccff";
defparam \Z80|reg_adrl|q[0] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y17_N8
cyclone_lcell \Z80|sel2[0]~5 (
// Equation(s):
// \Z80|sel2[0]~5_combout  = ((\Z80|hv2~0_combout  & ((\Z80|i[4]~6 ) # (\Z80|i[5]~1 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|i[5]~1 ),
	.datad(\Z80|hv2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[0]~5 .lut_mask = "fc00";
defparam \Z80|sel2[0]~5 .operation_mode = "normal";
defparam \Z80|sel2[0]~5 .output_mode = "comb_only";
defparam \Z80|sel2[0]~5 .register_cascade_mode = "off";
defparam \Z80|sel2[0]~5 .sum_lutc_input = "datac";
defparam \Z80|sel2[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N9
cyclone_lcell \Z80|sel2[0]~6 (
// Equation(s):
// \Z80|sel2[0]~6_combout  = (\Z80|Decoder2~6_combout  & ((\Z80|sel2[0]~5_combout ) # ((\Z80|seq|Equal3~0_combout  & \Z80|comb~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|Decoder2~6_combout ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|sel2[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[0]~6 .lut_mask = "cc80";
defparam \Z80|sel2[0]~6 .operation_mode = "normal";
defparam \Z80|sel2[0]~6 .output_mode = "comb_only";
defparam \Z80|sel2[0]~6 .register_cascade_mode = "off";
defparam \Z80|sel2[0]~6 .sum_lutc_input = "datac";
defparam \Z80|sel2[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N7
cyclone_lcell \Z80|sel2[0]~7 (
// Equation(s):
// \Z80|sel2[0]~7_combout  = (\Z80|sel2[0]~6_combout ) # ((\Z80|i[4]~6  & (!\Z80|i[5]~1  & \Z80|comb~30_combout )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|sel2[0]~6_combout ),
	.datad(\Z80|comb~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel2[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel2[0]~7 .lut_mask = "f2f0";
defparam \Z80|sel2[0]~7 .operation_mode = "normal";
defparam \Z80|sel2[0]~7 .output_mode = "comb_only";
defparam \Z80|sel2[0]~7 .register_cascade_mode = "off";
defparam \Z80|sel2[0]~7 .sum_lutc_input = "datac";
defparam \Z80|sel2[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y16_N6
cyclone_lcell \Z80|Mux39~0 (
// Equation(s):
// \Z80|Mux39~0_combout  = (((\Z80|sel2[0]~7_combout ) # (\Z80|sel2[2]~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux39~0 .lut_mask = "fff0";
defparam \Z80|Mux39~0 .operation_mode = "normal";
defparam \Z80|Mux39~0 .output_mode = "comb_only";
defparam \Z80|Mux39~0 .register_cascade_mode = "off";
defparam \Z80|Mux39~0 .sum_lutc_input = "datac";
defparam \Z80|Mux39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N4
cyclone_lcell \Z80|Mux47~2 (
// Equation(s):
// \Z80|Mux47~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & (\Z80|reg_l|Mux7~1 )) # (!\Z80|Mux39~0_combout  & ((\Z80|reg_adrl|q [0])))))

	.clk(gnd),
	.dataa(\Z80|reg_l|Mux7~1 ),
	.datab(\Z80|reg_adrl|q [0]),
	.datac(\Z80|sel2[1]~1_combout ),
	.datad(\Z80|Mux39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux47~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux47~2 .lut_mask = "a0c0";
defparam \Z80|Mux47~2 .operation_mode = "normal";
defparam \Z80|Mux47~2 .output_mode = "comb_only";
defparam \Z80|Mux47~2 .register_cascade_mode = "off";
defparam \Z80|Mux47~2 .sum_lutc_input = "datac";
defparam \Z80|Mux47~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N8
cyclone_lcell \Z80|loada_bc~1 (
// Equation(s):
// \Z80|loada_bc~1_combout  = (\Z80|seq|s_if~combout  & ((\Z80|comb~29_combout ) # ((\Z80|Decoder1~15_combout  & \Z80|i_incdec16~combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~29_combout ),
	.datab(\Z80|seq|s_if~combout ),
	.datac(\Z80|Decoder1~15_combout ),
	.datad(\Z80|i_incdec16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_bc~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_bc~1 .lut_mask = "c888";
defparam \Z80|loada_bc~1 .operation_mode = "normal";
defparam \Z80|loada_bc~1 .output_mode = "comb_only";
defparam \Z80|loada_bc~1 .register_cascade_mode = "off";
defparam \Z80|loada_bc~1 .sum_lutc_input = "datac";
defparam \Z80|loada_bc~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N0
cyclone_lcell \Z80|loada_bc~0 (
// Equation(s):
// \Z80|loada_bc~0_combout  = (!\Z80|comb~31_combout  & (((\Z80|seq|sgate )) # (!\Z80|comb~32_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~32_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|comb~31_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_bc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_bc~0 .lut_mask = "0d0d";
defparam \Z80|loada_bc~0 .operation_mode = "normal";
defparam \Z80|loada_bc~0 .output_mode = "comb_only";
defparam \Z80|loada_bc~0 .register_cascade_mode = "off";
defparam \Z80|loada_bc~0 .sum_lutc_input = "datac";
defparam \Z80|loada_bc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N4
cyclone_lcell \Z80|reg_c|q0[0]~1 (
// Equation(s):
// \Z80|reg_c|q0[0]~1_combout  = (!\Z80|sel_exx~regout  & ((\Z80|load_c~1_combout ) # ((\Z80|loada_bc~1_combout ) # (!\Z80|loada_bc~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_c~1_combout ),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|loada_bc~1_combout ),
	.datad(\Z80|loada_bc~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[0]~1 .lut_mask = "3233";
defparam \Z80|reg_c|q0[0]~1 .operation_mode = "normal";
defparam \Z80|reg_c|q0[0]~1 .output_mode = "comb_only";
defparam \Z80|reg_c|q0[0]~1 .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[0]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N5
cyclone_lcell \Z80|reg_c|q0[0] (
// Equation(s):
// \Z80|reg_c|q0~0  = ((\Z80|load_c~1_combout  & ((\Z80|alu|z [0]))) # (!\Z80|load_c~1_combout  & (\Z80|asu|z [0])))
// \Z80|reg_c|q0 [0] = DFFEAS(\Z80|reg_c|q0~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|asu|z [0]),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|load_c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~0 ),
	.regout(\Z80|reg_c|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[0] .lut_mask = "f0cc";
defparam \Z80|reg_c|q0[0] .operation_mode = "normal";
defparam \Z80|reg_c|q0[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[0] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N8
cyclone_lcell \Z80|reg_c|q1[6]~0 (
// Equation(s):
// \Z80|reg_c|q1[6]~0_combout  = (\Z80|sel_exx~regout  & (((\Z80|loada_bc~1_combout ) # (\Z80|load_c~1_combout )) # (!\Z80|loada_bc~0_combout )))

	.clk(gnd),
	.dataa(\Z80|loada_bc~0_combout ),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|loada_bc~1_combout ),
	.datad(\Z80|load_c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q1[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[6]~0 .lut_mask = "ccc4";
defparam \Z80|reg_c|q1[6]~0 .operation_mode = "normal";
defparam \Z80|reg_c|q1[6]~0 .output_mode = "comb_only";
defparam \Z80|reg_c|q1[6]~0 .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[6]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_c|q1[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N7
cyclone_lcell \Z80|reg_c|q1[0] (
// Equation(s):
// \Z80|reg_c|q[0]~0  = ((\Z80|sel_exx~regout  & ((L2_q1[0]))) # (!\Z80|sel_exx~regout  & (\Z80|reg_c|q0 [0])))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_c|q0 [0]),
	.datab(vcc),
	.datac(\Z80|reg_c|q0~0 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[0]~0 ),
	.regout(\Z80|reg_c|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[0] .lut_mask = "f0aa";
defparam \Z80|reg_c|q1[0] .operation_mode = "normal";
defparam \Z80|reg_c|q1[0] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N4
cyclone_lcell \Z80|load_spl (
// Equation(s):
// \Z80|load_spl~combout  = (\Z80|d_f~4_combout  & ((\Z80|i[3]~7  & (\Z80|comb~58_combout )) # (!\Z80|i[3]~7  & ((\Z80|comb~35_combout )))))

	.clk(gnd),
	.dataa(\Z80|d_f~4_combout ),
	.datab(\Z80|comb~58_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|comb~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_spl~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_spl .lut_mask = "8a80";
defparam \Z80|load_spl .operation_mode = "normal";
defparam \Z80|load_spl .output_mode = "comb_only";
defparam \Z80|load_spl .register_cascade_mode = "off";
defparam \Z80|load_spl .sum_lutc_input = "datac";
defparam \Z80|load_spl .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N0
cyclone_lcell \Z80|comb~36 (
// Equation(s):
// \Z80|comb~36_combout  = (\Z80|Decoder2~6_combout ) # ((\Z80|Decoder2~2_combout  & ((\Z80|Decoder1~15_combout ) # (!\Z80|i[3]~7 ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|Decoder2~6_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|Decoder1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~36 .lut_mask = "fcdc";
defparam \Z80|comb~36 .operation_mode = "normal";
defparam \Z80|comb~36 .output_mode = "comb_only";
defparam \Z80|comb~36 .register_cascade_mode = "off";
defparam \Z80|comb~36 .sum_lutc_input = "datac";
defparam \Z80|comb~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y13_N3
cyclone_lcell \Z80|comb~37 (
// Equation(s):
// \Z80|comb~37_combout  = (\Z80|comb~22_combout  & ((\Z80|comb~36_combout ) # ((\Z80|Decoder1~15_combout  & \Z80|retin~4_combout )))) # (!\Z80|comb~22_combout  & (\Z80|Decoder1~15_combout  & (\Z80|retin~4_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|Decoder1~15_combout ),
	.datac(\Z80|retin~4_combout ),
	.datad(\Z80|comb~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~37 .lut_mask = "eac0";
defparam \Z80|comb~37 .operation_mode = "normal";
defparam \Z80|comb~37 .output_mode = "comb_only";
defparam \Z80|comb~37 .register_cascade_mode = "off";
defparam \Z80|comb~37 .sum_lutc_input = "datac";
defparam \Z80|comb~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N0
cyclone_lcell \Z80|reg_sph|q[5]~0 (
// Equation(s):
// \Z80|reg_sph|q[5]~0_combout  = (!\Z80|seq|s_iack~0_combout  & (!\reset~combout  & ((!\Z80|comb~37_combout ) # (!\Z80|seq|s_mr2~combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|s_iack~0_combout ),
	.datab(\Z80|seq|s_mr2~combout ),
	.datac(\reset~combout ),
	.datad(\Z80|comb~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_sph|q[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[5]~0 .lut_mask = "0105";
defparam \Z80|reg_sph|q[5]~0 .operation_mode = "normal";
defparam \Z80|reg_sph|q[5]~0 .output_mode = "comb_only";
defparam \Z80|reg_sph|q[5]~0 .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[5]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N3
cyclone_lcell \Z80|comb~40 (
// Equation(s):
// \Z80|comb~40_combout  = (\Z80|seq|s_mr1~combout  & ((\Z80|i_exsphl~combout ) # ((\Z80|i_pop~0_combout ) # (!\Z80|asu_ci~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_exsphl~combout ),
	.datab(\Z80|seq|s_mr1~combout ),
	.datac(\Z80|asu_ci~2_combout ),
	.datad(\Z80|i_pop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~40 .lut_mask = "cc8c";
defparam \Z80|comb~40 .operation_mode = "normal";
defparam \Z80|comb~40 .output_mode = "comb_only";
defparam \Z80|comb~40 .register_cascade_mode = "off";
defparam \Z80|comb~40 .sum_lutc_input = "datac";
defparam \Z80|comb~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N8
cyclone_lcell \Z80|comb~39 (
// Equation(s):
// \Z80|comb~39_combout  = (\Z80|seq|s_mw1~combout  & ((\Z80|i_push~0_combout ) # ((\Z80|i_exsphl~combout ) # (!\Z80|comb~33_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_push~0_combout ),
	.datab(\Z80|i_exsphl~combout ),
	.datac(\Z80|comb~33_combout ),
	.datad(\Z80|seq|s_mw1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~39 .lut_mask = "ef00";
defparam \Z80|comb~39 .operation_mode = "normal";
defparam \Z80|comb~39 .output_mode = "comb_only";
defparam \Z80|comb~39 .register_cascade_mode = "off";
defparam \Z80|comb~39 .sum_lutc_input = "datac";
defparam \Z80|comb~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N3
cyclone_lcell \Z80|comb~38 (
// Equation(s):
// \Z80|comb~38_combout  = (\Z80|d_f~4_combout  & ((\Z80|i_incdec16~combout ) # ((\Z80|i[3]~7  & \Z80|i_ret~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|d_f~4_combout ),
	.datac(\Z80|i_ret~0_combout ),
	.datad(\Z80|i_incdec16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~38 .lut_mask = "cc80";
defparam \Z80|comb~38 .operation_mode = "normal";
defparam \Z80|comb~38 .output_mode = "comb_only";
defparam \Z80|comb~38 .register_cascade_mode = "off";
defparam \Z80|comb~38 .sum_lutc_input = "datac";
defparam \Z80|comb~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N7
cyclone_lcell \Z80|reg_sph|q[5]~1 (
// Equation(s):
// \Z80|reg_sph|q[5]~1_combout  = (!\Z80|comb~39_combout  & (((\Z80|mw2~1_combout  & !\Z80|comb~38_combout )) # (!\Z80|seq|s_if~combout )))

	.clk(gnd),
	.dataa(\Z80|mw2~1_combout ),
	.datab(\Z80|comb~39_combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|comb~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_sph|q[5]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[5]~1 .lut_mask = "0323";
defparam \Z80|reg_sph|q[5]~1 .operation_mode = "normal";
defparam \Z80|reg_sph|q[5]~1 .output_mode = "comb_only";
defparam \Z80|reg_sph|q[5]~1 .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[5]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[5]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N3
cyclone_lcell \Z80|reg_spl|q[3]~1 (
// Equation(s):
// \Z80|reg_spl|q[3]~1_combout  = (\Z80|load_spl~combout ) # (((\Z80|comb~40_combout ) # (!\Z80|reg_sph|q[5]~1_combout )) # (!\Z80|reg_sph|q[5]~0_combout ))

	.clk(gnd),
	.dataa(\Z80|load_spl~combout ),
	.datab(\Z80|reg_sph|q[5]~0_combout ),
	.datac(\Z80|comb~40_combout ),
	.datad(\Z80|reg_sph|q[5]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_spl|q[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[3]~1 .lut_mask = "fbff";
defparam \Z80|reg_spl|q[3]~1 .operation_mode = "normal";
defparam \Z80|reg_spl|q[3]~1 .output_mode = "comb_only";
defparam \Z80|reg_spl|q[3]~1 .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[3]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N7
cyclone_lcell \Z80|reg_spl|q[0] (
// Equation(s):
// \Z80|reg_spl|q [0] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & ((\Z80|reg_adrl|q[0]~COMBOUT ))) # (!\Z80|load_spl~combout  & (\Z80|asu|z [0]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [0]),
	.datab(\Z80|load_spl~combout ),
	.datac(\reset~combout ),
	.datad(\Z80|reg_adrl|q[0]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[0] .lut_mask = "fef2";
defparam \Z80|reg_spl|q[0] .operation_mode = "normal";
defparam \Z80|reg_spl|q[0] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N3
cyclone_lcell \Z80|seq|Equal3~9 (
// Equation(s):
// \Z80|seq|Equal3~9_combout  = (\Z80|seq|state [0] & (!\Z80|seq|state [2] & (!\Z80|seq|state [3] & !\Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~9 .lut_mask = "0002";
defparam \Z80|seq|Equal3~9 .operation_mode = "normal";
defparam \Z80|seq|Equal3~9 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~9 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~9 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N2
cyclone_lcell \Z80|comb~48 (
// Equation(s):
// \Z80|comb~48_combout  = (!\Z80|i[2]~5  & (\Z80|comb~14_combout  & ((\Z80|seq|Equal3~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[2]~5 ),
	.datab(\Z80|comb~14_combout ),
	.datac(vcc),
	.datad(\Z80|seq|Equal3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~48 .lut_mask = "4400";
defparam \Z80|comb~48 .operation_mode = "normal";
defparam \Z80|comb~48 .output_mode = "comb_only";
defparam \Z80|comb~48 .register_cascade_mode = "off";
defparam \Z80|comb~48 .sum_lutc_input = "datac";
defparam \Z80|comb~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y15_N1
cyclone_lcell \Z80|i_ldhln~4 (
// Equation(s):
// \Z80|i_ldhln~4_combout  = (\Z80|Decoder1~8_combout  & (\Z80|i[1]~0  & (!\Z80|i[0]~4  & \Z80|i[2]~5 )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~8_combout ),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|i[2]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldhln~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldhln~4 .lut_mask = "0800";
defparam \Z80|i_ldhln~4 .operation_mode = "normal";
defparam \Z80|i_ldhln~4 .output_mode = "comb_only";
defparam \Z80|i_ldhln~4 .register_cascade_mode = "off";
defparam \Z80|i_ldhln~4 .sum_lutc_input = "datac";
defparam \Z80|i_ldhln~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N4
cyclone_lcell \Z80|count_pc~0 (
// Equation(s):
// \Z80|count_pc~0_combout  = (\Z80|seq|Equal3~7_combout ) # ((\Z80|seq|Equal1~0_combout ) # ((\Z80|seq|Equal3~10_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~7_combout ),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(vcc),
	.datad(\Z80|seq|Equal3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|count_pc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|count_pc~0 .lut_mask = "ffee";
defparam \Z80|count_pc~0 .operation_mode = "normal";
defparam \Z80|count_pc~0 .output_mode = "comb_only";
defparam \Z80|count_pc~0 .register_cascade_mode = "off";
defparam \Z80|count_pc~0 .sum_lutc_input = "datac";
defparam \Z80|count_pc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N2
cyclone_lcell \Z80|count_pc~1 (
// Equation(s):
// \Z80|count_pc~1_combout  = (!\Z80|comb~48_combout  & (\Z80|count_pc~0_combout  & ((!\Z80|i_ldhln~4_combout ) # (!\Z80|i_halt~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~48_combout ),
	.datab(\Z80|i_halt~0_combout ),
	.datac(\Z80|i_ldhln~4_combout ),
	.datad(\Z80|count_pc~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|count_pc~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|count_pc~1 .lut_mask = "1500";
defparam \Z80|count_pc~1 .operation_mode = "normal";
defparam \Z80|count_pc~1 .output_mode = "comb_only";
defparam \Z80|count_pc~1 .register_cascade_mode = "off";
defparam \Z80|count_pc~1 .sum_lutc_input = "datac";
defparam \Z80|count_pc~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N3
cyclone_lcell \Z80|count_pc~2 (
// Equation(s):
// \Z80|count_pc~2_combout  = (!\Z80|seq|sgate  & ((\Z80|comb~32_combout ) # ((\Z80|seq|Equal3~6_combout ) # (\Z80|count_pc~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~32_combout ),
	.datab(\Z80|seq|Equal3~6_combout ),
	.datac(\Z80|seq|sgate ),
	.datad(\Z80|count_pc~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|count_pc~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|count_pc~2 .lut_mask = "0f0e";
defparam \Z80|count_pc~2 .operation_mode = "normal";
defparam \Z80|count_pc~2 .output_mode = "comb_only";
defparam \Z80|count_pc~2 .register_cascade_mode = "off";
defparam \Z80|count_pc~2 .sum_lutc_input = "datac";
defparam \Z80|count_pc~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N6
cyclone_lcell \Z80|count_pc~3 (
// Equation(s):
// \Z80|count_pc~3_combout  = (\Z80|count_pc~2_combout ) # ((\Z80|comb~31_combout ) # ((\Z80|comb~29_combout  & \Z80|seq|s_mr1~combout )))

	.clk(gnd),
	.dataa(\Z80|comb~29_combout ),
	.datab(\Z80|count_pc~2_combout ),
	.datac(\Z80|comb~31_combout ),
	.datad(\Z80|seq|s_mr1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|count_pc~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|count_pc~3 .lut_mask = "fefc";
defparam \Z80|count_pc~3 .operation_mode = "normal";
defparam \Z80|count_pc~3 .output_mode = "comb_only";
defparam \Z80|count_pc~3 .register_cascade_mode = "off";
defparam \Z80|count_pc~3 .sum_lutc_input = "datac";
defparam \Z80|count_pc~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N5
cyclone_lcell \Z80|reg_pcl|d[0]~0 (
// Equation(s):
// \Z80|reg_pcl|d[0]~0_combout  = (\Z80|load_pcl~2_combout  & ((\Z80|alu|z [0]) # ((\Z80|asu|z [0] & \Z80|loada_pc~3_combout )))) # (!\Z80|load_pcl~2_combout  & (((\Z80|asu|z [0] & \Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_pcl~2_combout ),
	.datab(\Z80|alu|z [0]),
	.datac(\Z80|asu|z [0]),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[0]~0 .lut_mask = "f888";
defparam \Z80|reg_pcl|d[0]~0 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[0]~0 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[0]~0 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[0]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N6
cyclone_lcell \Z80|reg_pcl|q[0] (
// Equation(s):
// \Z80|reg_pcl|q [0] = DFFEAS((\Z80|reg_pcl|d[0]~0_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [0] $ (\Z80|count_pc~3_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|q [0]),
	.datab(\Z80|reg_pcl|notload~combout ),
	.datac(\Z80|count_pc~3_combout ),
	.datad(\Z80|reg_pcl|d[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[0] .lut_mask = "ff12";
defparam \Z80|reg_pcl|q[0] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[0] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N0
cyclone_lcell \Z80|Mux47~0 (
// Equation(s):
// \Z80|Mux47~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|sel2[2]~4_combout ) # (\Z80|reg_pcl|q [0])))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_spl|q [0] & (!\Z80|sel2[2]~4_combout )))

	.clk(gnd),
	.dataa(\Z80|sel2[0]~7_combout ),
	.datab(\Z80|reg_spl|q [0]),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|reg_pcl|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux47~0 .lut_mask = "aea4";
defparam \Z80|Mux47~0 .operation_mode = "normal";
defparam \Z80|Mux47~0 .output_mode = "comb_only";
defparam \Z80|Mux47~0 .register_cascade_mode = "off";
defparam \Z80|Mux47~0 .sum_lutc_input = "datac";
defparam \Z80|Mux47~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N1
cyclone_lcell \Z80|Mux47~1 (
// Equation(s):
// \Z80|Mux47~1_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux47~0_combout  & ((\Z80|reg_e|q[0]~0 ))) # (!\Z80|Mux47~0_combout  & (\Z80|reg_c|q[0]~0 )))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux47~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[0]~0 ),
	.datab(\Z80|reg_e|q[0]~0 ),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|Mux47~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux47~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux47~1 .lut_mask = "cfa0";
defparam \Z80|Mux47~1 .operation_mode = "normal";
defparam \Z80|Mux47~1 .output_mode = "comb_only";
defparam \Z80|Mux47~1 .register_cascade_mode = "off";
defparam \Z80|Mux47~1 .sum_lutc_input = "datac";
defparam \Z80|Mux47~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N8
cyclone_lcell \Z80|asu|a1[0] (
// Equation(s):
// \Z80|asu|a1 [0] = \Z80|asu_i [0] $ (((\Z80|Mux47~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux47~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|asu_i [0]),
	.datac(\Z80|Mux47~2_combout ),
	.datad(\Z80|Mux47~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[0] .lut_mask = "393c";
defparam \Z80|asu|a1[0] .operation_mode = "normal";
defparam \Z80|asu|a1[0] .output_mode = "comb_only";
defparam \Z80|asu|a1[0] .register_cascade_mode = "off";
defparam \Z80|asu|a1[0] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N2
cyclone_lcell \Z80|asu|c[2]~3 (
// Equation(s):
// \Z80|asu|c[2]~3_combout  = (((\Z80|asu|a1 [0] & \Z80|asu|b1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|a1 [0]),
	.datad(\Z80|asu|b1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[2]~3 .lut_mask = "f000";
defparam \Z80|asu|c[2]~3 .operation_mode = "normal";
defparam \Z80|asu|c[2]~3 .output_mode = "comb_only";
defparam \Z80|asu|c[2]~3 .register_cascade_mode = "off";
defparam \Z80|asu|c[2]~3 .sum_lutc_input = "datac";
defparam \Z80|asu|c[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N2
cyclone_lcell \Z80|reg_e|q1[1] (
// Equation(s):
// \Z80|reg_e|q0~2  = ((\Z80|load_e~2_combout  & ((\Z80|alu|z[1]~44 ))) # (!\Z80|load_e~2_combout  & (\Z80|asu|z [1])))
// \Z80|reg_e|q1 [1] = DFFEAS(\Z80|reg_e|q0~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [1]),
	.datab(vcc),
	.datac(\Z80|load_e~2_combout ),
	.datad(\Z80|alu|z[1]~44 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~2 ),
	.regout(\Z80|reg_e|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[1] .lut_mask = "fa0a";
defparam \Z80|reg_e|q1[1] .operation_mode = "normal";
defparam \Z80|reg_e|q1[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[1] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N8
cyclone_lcell \Z80|reg_e|q0[1] (
// Equation(s):
// \Z80|reg_e|q[1]~1  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [1]))) # (!\Z80|sel_exx~regout  & (L4_q0[1])))
// \Z80|reg_e|q0 [1] = DFFEAS(\Z80|reg_e|q[1]~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~2 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~2 ),
	.datad(\Z80|reg_e|q1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[1]~1 ),
	.regout(\Z80|reg_e|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[1] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[1] .operation_mode = "normal";
defparam \Z80|reg_e|q0[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y20_N8
cyclone_lcell \Z80|reg_spl|q[1] (
// Equation(s):
// \Z80|reg_spl|q [1] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & (\Z80|reg_adrl|q[1]~COMBOUT )) # (!\Z80|load_spl~combout  & ((\Z80|asu|z [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datab(\Z80|load_spl~combout ),
	.datac(\reset~combout ),
	.datad(\Z80|asu|z [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[1] .lut_mask = "fbf8";
defparam \Z80|reg_spl|q[1] .operation_mode = "normal";
defparam \Z80|reg_spl|q[1] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N0
cyclone_lcell \Z80|reg_c|q0[1] (
// Equation(s):
// \Z80|reg_c|q0~2  = (\Z80|load_c~1_combout  & (((\Z80|alu|z[1]~44 )))) # (!\Z80|load_c~1_combout  & (((\Z80|asu|z [1]))))
// \Z80|reg_c|q0 [1] = DFFEAS(\Z80|reg_c|q0~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_c~1_combout ),
	.datab(vcc),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|asu|z [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~2 ),
	.regout(\Z80|reg_c|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[1] .lut_mask = "f5a0";
defparam \Z80|reg_c|q0[1] .operation_mode = "normal";
defparam \Z80|reg_c|q0[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[1] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N2
cyclone_lcell \Z80|reg_c|q1[1] (
// Equation(s):
// \Z80|reg_c|q[1]~1  = ((\Z80|sel_exx~regout  & (L2_q1[1])) # (!\Z80|sel_exx~regout  & ((\Z80|reg_c|q0 [1]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_c|q0~2 ),
	.datad(\Z80|reg_c|q0 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[1]~1 ),
	.regout(\Z80|reg_c|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[1] .lut_mask = "f3c0";
defparam \Z80|reg_c|q1[1] .operation_mode = "normal";
defparam \Z80|reg_c|q1[1] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y13_N5
cyclone_lcell \Z80|Mux46~0 (
// Equation(s):
// \Z80|Mux46~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|sel2[2]~4_combout )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & ((\Z80|reg_c|q[1]~1 ))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_spl|q [1]))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [1]),
	.datab(\Z80|reg_c|q[1]~1 ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux46~0 .lut_mask = "fc0a";
defparam \Z80|Mux46~0 .operation_mode = "normal";
defparam \Z80|Mux46~0 .output_mode = "comb_only";
defparam \Z80|Mux46~0 .register_cascade_mode = "off";
defparam \Z80|Mux46~0 .sum_lutc_input = "datac";
defparam \Z80|Mux46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N7
cyclone_lcell \Z80|Mux46~1 (
// Equation(s):
// \Z80|Mux46~1_combout  = (\Z80|Mux46~0_combout  & ((\Z80|reg_e|q[1]~1 ) # ((!\Z80|sel2[0]~7_combout )))) # (!\Z80|Mux46~0_combout  & (((\Z80|sel2[0]~7_combout  & \Z80|reg_pcl|q [1]))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[1]~1 ),
	.datab(\Z80|Mux46~0_combout ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_pcl|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux46~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux46~1 .lut_mask = "bc8c";
defparam \Z80|Mux46~1 .operation_mode = "normal";
defparam \Z80|Mux46~1 .output_mode = "comb_only";
defparam \Z80|Mux46~1 .register_cascade_mode = "off";
defparam \Z80|Mux46~1 .sum_lutc_input = "datac";
defparam \Z80|Mux46~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N2
cyclone_lcell \Z80|always0~4 (
// Equation(s):
// \Z80|always0~4_combout  = (!\Z80|seq|state [3] & ((\Z80|seq|state [2] & (\Z80|seq|state [1] & \Z80|seq|state [0])) # (!\Z80|seq|state [2] & (!\Z80|seq|state [1]))))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|always0~4 .lut_mask = "2101";
defparam \Z80|always0~4 .operation_mode = "normal";
defparam \Z80|always0~4 .output_mode = "comb_only";
defparam \Z80|always0~4 .register_cascade_mode = "off";
defparam \Z80|always0~4 .sum_lutc_input = "datac";
defparam \Z80|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N3
cyclone_lcell \Z80|q_asu_zero (
// Equation(s):
// \Z80|q_asu_zero~regout  = DFFEAS((\Z80|seq|sgate  & (((\Z80|q_asu_zero~regout )))) # (!\Z80|seq|sgate  & ((\Z80|always0~4_combout  & (\Z80|asu_zero~2_combout )) # (!\Z80|always0~4_combout  & ((\Z80|q_asu_zero~regout ))))), GLOBAL(\I_CLK_21M~combout ), 
// VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|sgate ),
	.datab(\Z80|asu_zero~2_combout ),
	.datac(\Z80|always0~4_combout ),
	.datad(\Z80|q_asu_zero~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|q_asu_zero~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|q_asu_zero .lut_mask = "ef40";
defparam \Z80|q_asu_zero .operation_mode = "normal";
defparam \Z80|q_asu_zero .output_mode = "reg_only";
defparam \Z80|q_asu_zero .register_cascade_mode = "off";
defparam \Z80|q_asu_zero .sum_lutc_input = "datac";
defparam \Z80|q_asu_zero .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N5
cyclone_lcell \Z80|d_f~9 (
// Equation(s):
// \Z80|d_f~9_combout  = (!\Z80|i[1]~0  & (!\Z80|i[2]~5  & (\Z80|comb~14_combout  & !\Z80|q_asu_zero~regout )))

	.clk(gnd),
	.dataa(\Z80|i[1]~0 ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|q_asu_zero~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~9 .lut_mask = "0010";
defparam \Z80|d_f~9 .operation_mode = "normal";
defparam \Z80|d_f~9 .output_mode = "comb_only";
defparam \Z80|d_f~9 .register_cascade_mode = "off";
defparam \Z80|d_f~9 .sum_lutc_input = "datac";
defparam \Z80|d_f~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N7
cyclone_lcell \Z80|reg_a|q0[6] (
// Equation(s):
// \Z80|reg_a|q0~19  = ((\Z80|alu|z[6]~47 ) # ((!\reset1~regout  & \reset2~regout )))
// \Z80|reg_a|q0 [6] = DFFEAS(\Z80|reg_a|q0~19 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\reset1~regout ),
	.datac(\reset2~regout ),
	.datad(\Z80|alu|z[6]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~19 ),
	.regout(\Z80|reg_a|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[6] .lut_mask = "ff30";
defparam \Z80|reg_a|q0[6] .operation_mode = "normal";
defparam \Z80|reg_a|q0[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[6] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N8
cyclone_lcell \Z80|reg_a|q1[6] (
// Equation(s):
// \Z80|reg_a|q1 [6] = DFFEAS((((\Z80|reg_a|q0~19 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|reg_a|q0~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[6] .lut_mask = "ff00";
defparam \Z80|reg_a|q1[6] .operation_mode = "normal";
defparam \Z80|reg_a|q1[6] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[6] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y19_N5
cyclone_lcell \Z80|reg_r|q[6] (
// Equation(s):
// \Z80|reg_r|q[6]~COMBOUT  = (\Z80|sel_af~regout  & (((\Z80|reg_a|q1 [6])))) # (!\Z80|sel_af~regout  & (\Z80|reg_a|q0 [6]))
// \Z80|reg_r|q [6] = DFFEAS(\Z80|reg_r|q[6]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[6]~8_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(\Z80|reg_a|q0 [6]),
	.datac(\Z80|reg_r|d[6]~8_combout ),
	.datad(\Z80|reg_a|q1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[6]~COMBOUT ),
	.regout(\Z80|reg_r|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[6] .lut_mask = "ee44";
defparam \Z80|reg_r|q[6] .operation_mode = "normal";
defparam \Z80|reg_r|q[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y18_N0
cyclone_lcell \Z80|reg_r|c[5]~1 (
// Equation(s):
// \Z80|reg_r|c[5]~1_combout  = (\Z80|reg_r|q [1] & (\Z80|reg_r|q [0] & (\Z80|reg_r|q [2] & \Z80|seq|s_if~combout )))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [1]),
	.datab(\Z80|reg_r|q [0]),
	.datac(\Z80|reg_r|q [2]),
	.datad(\Z80|seq|s_if~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|c[5]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|c[5]~1 .lut_mask = "8000";
defparam \Z80|reg_r|c[5]~1 .operation_mode = "normal";
defparam \Z80|reg_r|c[5]~1 .output_mode = "comb_only";
defparam \Z80|reg_r|c[5]~1 .register_cascade_mode = "off";
defparam \Z80|reg_r|c[5]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_r|c[5]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N4
cyclone_lcell \Z80|reg_r|c[5]~2 (
// Equation(s):
// \Z80|reg_r|c[5]~2_combout  = (\Z80|reg_r|q [3] & (((\Z80|reg_r|q [4] & \Z80|reg_r|c[5]~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [3]),
	.datab(vcc),
	.datac(\Z80|reg_r|q [4]),
	.datad(\Z80|reg_r|c[5]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|c[5]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|c[5]~2 .lut_mask = "a000";
defparam \Z80|reg_r|c[5]~2 .operation_mode = "normal";
defparam \Z80|reg_r|c[5]~2 .output_mode = "comb_only";
defparam \Z80|reg_r|c[5]~2 .register_cascade_mode = "off";
defparam \Z80|reg_r|c[5]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_r|c[5]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N6
cyclone_lcell \Z80|asu|c~19 (
// Equation(s):
// \Z80|asu|c~19_combout  = (\Z80|asu|b1 [2] & ((\Z80|asu|a1 [2]) # ((\Z80|asu|a1 [1] & \Z80|asu|b1 [1])))) # (!\Z80|asu|b1 [2] & (\Z80|asu|a1 [1] & (\Z80|asu|b1 [1] & \Z80|asu|a1 [2])))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [1]),
	.datab(\Z80|asu|b1 [1]),
	.datac(\Z80|asu|b1 [2]),
	.datad(\Z80|asu|a1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~19 .lut_mask = "f880";
defparam \Z80|asu|c~19 .operation_mode = "normal";
defparam \Z80|asu|c~19 .output_mode = "comb_only";
defparam \Z80|asu|c~19 .register_cascade_mode = "off";
defparam \Z80|asu|c~19 .sum_lutc_input = "datac";
defparam \Z80|asu|c~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N1
cyclone_lcell \Z80|reg_adrl|q[3] (
// Equation(s):
// \Z80|reg_adrl|q[3]~COMBOUT  = (input_data[3]) # (((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [3] = DFFEAS(\Z80|reg_adrl|q[3]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [3], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(input_data[3]),
	.datab(vcc),
	.datac(\Z80|asu|z [3]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[3]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[3] .lut_mask = "aaff";
defparam \Z80|reg_adrl|q[3] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y19_N3
cyclone_lcell \Z80|reg_e|q1[3] (
// Equation(s):
// \Z80|reg_e|q0~4  = (\Z80|load_e~2_combout  & (((\Z80|alu|z [3])))) # (!\Z80|load_e~2_combout  & (\Z80|asu|z [3]))
// \Z80|reg_e|q1 [3] = DFFEAS(\Z80|reg_e|q0~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_e~2_combout ),
	.datab(\Z80|asu|z [3]),
	.datac(\Z80|alu|z [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~4 ),
	.regout(\Z80|reg_e|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[3] .lut_mask = "e4e4";
defparam \Z80|reg_e|q1[3] .operation_mode = "normal";
defparam \Z80|reg_e|q1[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[3] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y18_N9
cyclone_lcell \Z80|reg_l|q1[3] (
// Equation(s):
// \Z80|reg_l|q1 [3] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [3]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [3]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z [3], , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q1 [3]),
	.datab(\Z80|asu|z [3]),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[3] .lut_mask = "ccaa";
defparam \Z80|reg_l|q1[3] .operation_mode = "normal";
defparam \Z80|reg_l|q1[3] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[3] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y18_N0
cyclone_lcell \Z80|reg_l|qx~7 (
// Equation(s):
// \Z80|reg_l|qx~7_combout  = ((\Z80|loadal~combout  & ((\Z80|asu|z [3]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q[3]~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|loadal~combout ),
	.datac(\Z80|reg_e|q[3]~3 ),
	.datad(\Z80|asu|z [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~7 .lut_mask = "fc30";
defparam \Z80|reg_l|qx~7 .operation_mode = "normal";
defparam \Z80|reg_l|qx~7 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~7 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~7 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y18_N4
cyclone_lcell \Z80|reg_l|qx~8 (
// Equation(s):
// \Z80|reg_l|qx~8_combout  = ((\Z80|load_l~2_combout  & (\Z80|alu|z [3])) # (!\Z80|load_l~2_combout  & ((\Z80|reg_l|qx~7_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|reg_l|qx~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~8 .lut_mask = "f3c0";
defparam \Z80|reg_l|qx~8 .operation_mode = "normal";
defparam \Z80|reg_l|qx~8 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~8 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~8 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N6
cyclone_lcell \Z80|reg_e|q0[3] (
// Equation(s):
// \Z80|reg_e|q[3]~3  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [3]))) # (!\Z80|sel_exx~regout  & (L4_q0[3])))
// \Z80|reg_e|q0 [3] = DFFEAS(\Z80|reg_e|q[3]~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~4 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~4 ),
	.datad(\Z80|reg_e|q1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[3]~3 ),
	.regout(\Z80|reg_e|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[3] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[3] .operation_mode = "normal";
defparam \Z80|reg_e|q0[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y18_N2
cyclone_lcell \Z80|reg_l|q0[3] (
// Equation(s):
// \Z80|reg_l|q0 [3] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [3]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q0 [3]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z [3], , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q0 [3]),
	.datab(\Z80|asu|z [3]),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[3] .lut_mask = "ccaa";
defparam \Z80|reg_l|q0[3] .operation_mode = "normal";
defparam \Z80|reg_l|q0[3] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[3] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y17_N0
cyclone_lcell \Z80|reg_l|qx[3] (
// Equation(s):
// \Z80|reg_l|Mux4~0  = (\Z80|reg_l|q~2_combout  & (((\Z80|reg_l|q~1_combout )))) # (!\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|q~1_combout  & ((P2_qx[3]))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_l|q0 [3]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q~2_combout ),
	.datab(\Z80|reg_l|q0 [3]),
	.datac(\Z80|reg_l|qx~8_combout ),
	.datad(\Z80|reg_l|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux4~0 ),
	.regout(\Z80|reg_l|qx [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[3] .lut_mask = "fa44";
defparam \Z80|reg_l|qx[3] .operation_mode = "normal";
defparam \Z80|reg_l|qx[3] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[3] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y17_N1
cyclone_lcell \Z80|reg_l|qy[3] (
// Equation(s):
// \Z80|reg_l|Mux4~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|Mux4~0  & ((P2_qy[3]))) # (!\Z80|reg_l|Mux4~0  & (\Z80|reg_l|q1 [3])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_l|Mux4~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q~2_combout ),
	.datab(\Z80|reg_l|q1 [3]),
	.datac(\Z80|reg_l|qx~8_combout ),
	.datad(\Z80|reg_l|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux4~1 ),
	.regout(\Z80|reg_l|qy [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[3] .lut_mask = "f588";
defparam \Z80|reg_l|qy[3] .operation_mode = "normal";
defparam \Z80|reg_l|qy[3] .output_mode = "comb_only";
defparam \Z80|reg_l|qy[3] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qy[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y17_N6
cyclone_lcell \Z80|Mux44~2 (
// Equation(s):
// \Z80|Mux44~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux4~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [3]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q [3]),
	.datab(\Z80|Mux39~0_combout ),
	.datac(\Z80|sel2[1]~1_combout ),
	.datad(\Z80|reg_l|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux44~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux44~2 .lut_mask = "e020";
defparam \Z80|Mux44~2 .operation_mode = "normal";
defparam \Z80|Mux44~2 .output_mode = "comb_only";
defparam \Z80|Mux44~2 .register_cascade_mode = "off";
defparam \Z80|Mux44~2 .sum_lutc_input = "datac";
defparam \Z80|Mux44~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N1
cyclone_lcell \Z80|reg_spl|q[3] (
// Equation(s):
// \Z80|reg_spl|q [3] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & (\Z80|reg_adrl|q[3]~COMBOUT )) # (!\Z80|load_spl~combout  & ((\Z80|asu|z [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|load_spl~combout ),
	.datac(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datad(\Z80|asu|z [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[3] .lut_mask = "fbea";
defparam \Z80|reg_spl|q[3] .operation_mode = "normal";
defparam \Z80|reg_spl|q[3] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y17_N2
cyclone_lcell \Z80|Mux44~0 (
// Equation(s):
// \Z80|Mux44~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|reg_c|q[3]~3 ) # (\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_spl|q [3] & ((!\Z80|sel2[0]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [3]),
	.datab(\Z80|reg_c|q[3]~3 ),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux44~0 .lut_mask = "f0ca";
defparam \Z80|Mux44~0 .operation_mode = "normal";
defparam \Z80|Mux44~0 .output_mode = "comb_only";
defparam \Z80|Mux44~0 .register_cascade_mode = "off";
defparam \Z80|Mux44~0 .sum_lutc_input = "datac";
defparam \Z80|Mux44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y17_N3
cyclone_lcell \Z80|Mux44~1 (
// Equation(s):
// \Z80|Mux44~1_combout  = (\Z80|sel2[0]~7_combout  & ((\Z80|Mux44~0_combout  & ((\Z80|reg_e|q[3]~3 ))) # (!\Z80|Mux44~0_combout  & (\Z80|reg_pcl|q [3])))) # (!\Z80|sel2[0]~7_combout  & (((\Z80|Mux44~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [3]),
	.datab(\Z80|reg_e|q[3]~3 ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|Mux44~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux44~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux44~1 .lut_mask = "cfa0";
defparam \Z80|Mux44~1 .operation_mode = "normal";
defparam \Z80|Mux44~1 .output_mode = "comb_only";
defparam \Z80|Mux44~1 .register_cascade_mode = "off";
defparam \Z80|Mux44~1 .sum_lutc_input = "datac";
defparam \Z80|Mux44~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y17_N4
cyclone_lcell \Z80|asu|a1[3] (
// Equation(s):
// \Z80|asu|a1 [3] = \Z80|asu_i [0] $ (((\Z80|Mux44~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux44~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|asu_i [0]),
	.datac(\Z80|Mux44~2_combout ),
	.datad(\Z80|Mux44~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[3] .lut_mask = "393c";
defparam \Z80|asu|a1[3] .operation_mode = "normal";
defparam \Z80|asu|a1[3] .output_mode = "comb_only";
defparam \Z80|asu|a1[3] .register_cascade_mode = "off";
defparam \Z80|asu|a1[3] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N6
cyclone_lcell \Z80|asu|b1[3]~3 (
// Equation(s):
// \Z80|asu|b1[3]~3_combout  = (\Z80|Equal5~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_l|Mux4~1 )))) # (!\Z80|Equal5~0_combout  & (\Z80|reg_adrl|q[3]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datab(\Z80|Equal5~0_combout ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_l|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[3]~3 .lut_mask = "2c20";
defparam \Z80|asu|b1[3]~3 .operation_mode = "normal";
defparam \Z80|asu|b1[3]~3 .output_mode = "comb_only";
defparam \Z80|asu|b1[3]~3 .register_cascade_mode = "off";
defparam \Z80|asu|b1[3]~3 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N1
cyclone_lcell \Z80|asu|b1[3] (
// Equation(s):
// \Z80|asu|b1 [3] = (\Z80|asu_i[1]~7_combout ) # ((\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # (\Z80|asu|b1[3]~3_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~7_combout ),
	.datab(\Z80|asu_i[1]~5_combout ),
	.datac(\Z80|asu_i[1]~9_combout ),
	.datad(\Z80|asu|b1[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[3] .lut_mask = "fffe";
defparam \Z80|asu|b1[3] .operation_mode = "normal";
defparam \Z80|asu|b1[3] .output_mode = "comb_only";
defparam \Z80|asu|b1[3] .register_cascade_mode = "off";
defparam \Z80|asu|b1[3] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N4
cyclone_lcell \Z80|asu|z[3]~0 (
// Equation(s):
// \Z80|asu|z[3]~0_combout  = ((\Z80|asu|a1 [3] $ (\Z80|asu|b1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|a1 [3]),
	.datad(\Z80|asu|b1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[3]~0 .lut_mask = "0ff0";
defparam \Z80|asu|z[3]~0 .operation_mode = "normal";
defparam \Z80|asu|z[3]~0 .output_mode = "comb_only";
defparam \Z80|asu|z[3]~0 .register_cascade_mode = "off";
defparam \Z80|asu|z[3]~0 .sum_lutc_input = "datac";
defparam \Z80|asu|z[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N7
cyclone_lcell \Z80|asu|tor[2] (
// Equation(s):
// \Z80|asu|tor [2] = ((\Z80|asu|b1 [2]) # ((\Z80|asu|a1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|b1 [2]),
	.datac(vcc),
	.datad(\Z80|asu|a1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|tor [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|tor[2] .lut_mask = "ffcc";
defparam \Z80|asu|tor[2] .operation_mode = "normal";
defparam \Z80|asu|tor[2] .output_mode = "comb_only";
defparam \Z80|asu|tor[2] .register_cascade_mode = "off";
defparam \Z80|asu|tor[2] .sum_lutc_input = "datac";
defparam \Z80|asu|tor[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N7
cyclone_lcell \Z80|asu|z[3] (
// Equation(s):
// \Z80|asu|z [3] = \Z80|asu|z[3]~0_combout  $ (((\Z80|asu|c~19_combout ) # ((\Z80|asu|c[4]~4_combout  & \Z80|asu|tor [2]))))

	.clk(gnd),
	.dataa(\Z80|asu|c~19_combout ),
	.datab(\Z80|asu|z[3]~0_combout ),
	.datac(\Z80|asu|c[4]~4_combout ),
	.datad(\Z80|asu|tor [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[3] .lut_mask = "3666";
defparam \Z80|asu|z[3] .operation_mode = "normal";
defparam \Z80|asu|z[3] .output_mode = "comb_only";
defparam \Z80|asu|z[3] .register_cascade_mode = "off";
defparam \Z80|asu|z[3] .sum_lutc_input = "datac";
defparam \Z80|asu|z[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N7
cyclone_lcell \Z80|comb~61 (
// Equation(s):
// \Z80|comb~61_combout  = (\Z80|d_f~9_combout  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[4]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [4]))))

	.clk(gnd),
	.dataa(\Z80|seq|inst_reg [4]),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|d_f~9_combout ),
	.datad(\Z80|reg_adrl|q[4]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~61 .lut_mask = "e020";
defparam \Z80|comb~61 .operation_mode = "normal";
defparam \Z80|comb~61 .output_mode = "comb_only";
defparam \Z80|comb~61 .register_cascade_mode = "off";
defparam \Z80|comb~61 .sum_lutc_input = "datac";
defparam \Z80|comb~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N2
cyclone_lcell \Z80|comb~54 (
// Equation(s):
// \Z80|comb~54_combout  = (!\Z80|seq|busack~regout  & (!\reset~combout  & (\Z80|seq|Equal3~10_combout  & !\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\reset~combout ),
	.datac(\Z80|seq|Equal3~10_combout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~54 .lut_mask = "0010";
defparam \Z80|comb~54 .operation_mode = "normal";
defparam \Z80|comb~54 .output_mode = "comb_only";
defparam \Z80|comb~54 .register_cascade_mode = "off";
defparam \Z80|comb~54 .sum_lutc_input = "datac";
defparam \Z80|comb~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N3
cyclone_lcell \Z80|load_adrh (
// Equation(s):
// \Z80|load_adrh~combout  = (\Z80|tmp_adr~combout  & ((\Z80|comb~54_combout ) # ((\Z80|i_exsphl~combout  & \Z80|seq|s_mr2~combout )))) # (!\Z80|tmp_adr~combout  & (((\Z80|i_exsphl~combout  & \Z80|seq|s_mr2~combout ))))

	.clk(gnd),
	.dataa(\Z80|tmp_adr~combout ),
	.datab(\Z80|comb~54_combout ),
	.datac(\Z80|i_exsphl~combout ),
	.datad(\Z80|seq|s_mr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_adrh~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_adrh .lut_mask = "f888";
defparam \Z80|load_adrh .operation_mode = "normal";
defparam \Z80|load_adrh .output_mode = "comb_only";
defparam \Z80|load_adrh .register_cascade_mode = "off";
defparam \Z80|load_adrh .sum_lutc_input = "datac";
defparam \Z80|load_adrh .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N6
cyclone_lcell \Z80|reg_adrh|q[7]~1 (
// Equation(s):
// \Z80|reg_adrh|q[7]~1_combout  = ((\Z80|load_adrh~combout ) # ((!\Z80|seq|sgate  & \Z80|seq|Equal3~6_combout ))) # (!\Z80|loada_adr~0_combout )

	.clk(gnd),
	.dataa(\Z80|seq|sgate ),
	.datab(\Z80|seq|Equal3~6_combout ),
	.datac(\Z80|loada_adr~0_combout ),
	.datad(\Z80|load_adrh~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrh|q[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[7]~1 .lut_mask = "ff4f";
defparam \Z80|reg_adrh|q[7]~1 .operation_mode = "normal";
defparam \Z80|reg_adrh|q[7]~1 .output_mode = "comb_only";
defparam \Z80|reg_adrh|q[7]~1 .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[7]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N8
cyclone_lcell \Z80|reg_adrh|q[0] (
// Equation(s):
// \Z80|reg_adrh|q [0] = DFFEAS(((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[0]~COMBOUT )) # (!\Z80|load_adrh~combout  & ((\Z80|asu|z [8])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_adrl|q[0]~COMBOUT ),
	.datac(\Z80|load_adrh~combout ),
	.datad(\Z80|asu|z [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[0] .lut_mask = "cfc0";
defparam \Z80|reg_adrh|q[0] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[0] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y18_N8
cyclone_lcell \Z80|Mux39~1 (
// Equation(s):
// \Z80|Mux39~1_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|reg_h|Mux7~1 )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_h|Mux7~1 ))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_adrh|q [0]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrh|q [0]),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_h|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux39~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux39~1 .lut_mask = "fe02";
defparam \Z80|Mux39~1 .operation_mode = "normal";
defparam \Z80|Mux39~1 .output_mode = "comb_only";
defparam \Z80|Mux39~1 .register_cascade_mode = "off";
defparam \Z80|Mux39~1 .sum_lutc_input = "datac";
defparam \Z80|Mux39~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y17_N5
cyclone_lcell \Z80|reg_d|q1[1]~0 (
// Equation(s):
// \Z80|reg_d|q1[1]~0_combout  = (\Z80|sel_exx~regout  & ((\Z80|load_d~1_combout ) # ((\Z80|loada_de~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_d~1_combout ),
	.datab(\Z80|loada_de~1_combout ),
	.datac(\Z80|sel_exx~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q1[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[1]~0 .lut_mask = "e0e0";
defparam \Z80|reg_d|q1[1]~0 .operation_mode = "normal";
defparam \Z80|reg_d|q1[1]~0 .output_mode = "comb_only";
defparam \Z80|reg_d|q1[1]~0 .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[1]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N9
cyclone_lcell \Z80|reg_d|q1[0] (
// Equation(s):
// \Z80|reg_d|q0~0  = ((\Z80|load_d~1_combout  & (\Z80|alu|z [0])) # (!\Z80|load_d~1_combout  & ((\Z80|asu|z [8]))))
// \Z80|reg_d|q1 [0] = DFFEAS(\Z80|reg_d|q0~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|alu|z [0]),
	.datac(\Z80|load_d~1_combout ),
	.datad(\Z80|asu|z [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~0 ),
	.regout(\Z80|reg_d|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[0] .lut_mask = "cfc0";
defparam \Z80|reg_d|q1[0] .operation_mode = "normal";
defparam \Z80|reg_d|q1[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[0] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y17_N4
cyclone_lcell \Z80|reg_d|q0[2]~1 (
// Equation(s):
// \Z80|reg_d|q0[2]~1_combout  = (!\Z80|sel_exx~regout  & ((\Z80|load_d~1_combout ) # ((\Z80|loada_de~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_d~1_combout ),
	.datab(\Z80|loada_de~1_combout ),
	.datac(\Z80|sel_exx~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[2]~1 .lut_mask = "0e0e";
defparam \Z80|reg_d|q0[2]~1 .operation_mode = "normal";
defparam \Z80|reg_d|q0[2]~1 .output_mode = "comb_only";
defparam \Z80|reg_d|q0[2]~1 .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[2]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_d|q0[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N4
cyclone_lcell \Z80|reg_d|q0[0] (
// Equation(s):
// \Z80|reg_d|q[0]~0  = ((\Z80|sel_exx~regout  & (\Z80|reg_d|q1 [0])) # (!\Z80|sel_exx~regout  & ((L3_q0[0]))))
// \Z80|reg_d|q0 [0] = DFFEAS(\Z80|reg_d|q[0]~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~0 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [0]),
	.datab(vcc),
	.datac(\Z80|reg_d|q0~0 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[0]~0 ),
	.regout(\Z80|reg_d|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[0] .lut_mask = "aaf0";
defparam \Z80|reg_d|q0[0] .operation_mode = "normal";
defparam \Z80|reg_d|q0[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y12_N3
cyclone_lcell \Z80|load_b~0 (
// Equation(s):
// \Z80|load_b~0_combout  = (\Z80|Decoder2~6_combout  & ((\Z80|tmp0~1_combout ) # ((\Z80|seq|s_imm1~combout  & \Z80|i_djnz~0_combout )))) # (!\Z80|Decoder2~6_combout  & (\Z80|seq|s_imm1~combout  & ((\Z80|i_djnz~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~6_combout ),
	.datab(\Z80|seq|s_imm1~combout ),
	.datac(\Z80|tmp0~1_combout ),
	.datad(\Z80|i_djnz~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_b~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_b~0 .lut_mask = "eca0";
defparam \Z80|load_b~0 .operation_mode = "normal";
defparam \Z80|load_b~0 .output_mode = "comb_only";
defparam \Z80|load_b~0 .register_cascade_mode = "off";
defparam \Z80|load_b~0 .sum_lutc_input = "datac";
defparam \Z80|load_b~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N9
cyclone_lcell \Z80|comb~53 (
// Equation(s):
// \Z80|comb~53_combout  = (\Z80|seq|s_mr2~combout  & (\Z80|i[3]~7  & (\Z80|i_lddd_nn~combout  & \Z80|Decoder1~15_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|s_mr2~combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|i_lddd_nn~combout ),
	.datad(\Z80|Decoder1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~53 .lut_mask = "8000";
defparam \Z80|comb~53 .operation_mode = "normal";
defparam \Z80|comb~53 .output_mode = "comb_only";
defparam \Z80|comb~53 .register_cascade_mode = "off";
defparam \Z80|comb~53 .sum_lutc_input = "datac";
defparam \Z80|comb~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N6
cyclone_lcell \Z80|load_b~1 (
// Equation(s):
// \Z80|load_b~1_combout  = (\Z80|load_b~0_combout ) # ((\Z80|comb~53_combout ) # ((\Z80|Decoder1~14_combout  & \Z80|load_h~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~14_combout ),
	.datab(\Z80|load_b~0_combout ),
	.datac(\Z80|load_h~0_combout ),
	.datad(\Z80|comb~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_b~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_b~1 .lut_mask = "ffec";
defparam \Z80|load_b~1 .operation_mode = "normal";
defparam \Z80|load_b~1 .output_mode = "comb_only";
defparam \Z80|load_b~1 .register_cascade_mode = "off";
defparam \Z80|load_b~1 .sum_lutc_input = "datac";
defparam \Z80|load_b~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N5
cyclone_lcell \Z80|reg_b|q0[0]~1 (
// Equation(s):
// \Z80|reg_b|q0[0]~1_combout  = (!\Z80|sel_exx~regout  & (((\Z80|loada_bc~1_combout ) # (\Z80|load_b~1_combout )) # (!\Z80|loada_bc~0_combout )))

	.clk(gnd),
	.dataa(\Z80|loada_bc~0_combout ),
	.datab(\Z80|loada_bc~1_combout ),
	.datac(\Z80|load_b~1_combout ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[0]~1 .lut_mask = "00fd";
defparam \Z80|reg_b|q0[0]~1 .operation_mode = "normal";
defparam \Z80|reg_b|q0[0]~1 .output_mode = "comb_only";
defparam \Z80|reg_b|q0[0]~1 .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[0]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N3
cyclone_lcell \Z80|reg_b|q0[0] (
// Equation(s):
// \Z80|reg_b|q0~0  = ((\Z80|load_b~1_combout  & ((\Z80|alu|z [0]))) # (!\Z80|load_b~1_combout  & (\Z80|asu|z [8])))
// \Z80|reg_b|q0 [0] = DFFEAS(\Z80|reg_b|q0~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|asu|z [8]),
	.datac(\Z80|load_b~1_combout ),
	.datad(\Z80|alu|z [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~0 ),
	.regout(\Z80|reg_b|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[0] .lut_mask = "fc0c";
defparam \Z80|reg_b|q0[0] .operation_mode = "normal";
defparam \Z80|reg_b|q0[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[0] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N4
cyclone_lcell \Z80|reg_b|q1[6]~0 (
// Equation(s):
// \Z80|reg_b|q1[6]~0_combout  = (\Z80|sel_exx~regout  & (((\Z80|loada_bc~1_combout ) # (\Z80|load_b~1_combout )) # (!\Z80|loada_bc~0_combout )))

	.clk(gnd),
	.dataa(\Z80|loada_bc~0_combout ),
	.datab(\Z80|loada_bc~1_combout ),
	.datac(\Z80|load_b~1_combout ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q1[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[6]~0 .lut_mask = "fd00";
defparam \Z80|reg_b|q1[6]~0 .operation_mode = "normal";
defparam \Z80|reg_b|q1[6]~0 .output_mode = "comb_only";
defparam \Z80|reg_b|q1[6]~0 .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[6]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_b|q1[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N1
cyclone_lcell \Z80|reg_b|q1[0] (
// Equation(s):
// \Z80|reg_b|q[0]~0  = (\Z80|sel_exx~regout  & (((L1_q1[0])))) # (!\Z80|sel_exx~regout  & (((\Z80|reg_b|q0 [0]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_exx~regout ),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~0 ),
	.datad(\Z80|reg_b|q0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[0]~0 ),
	.regout(\Z80|reg_b|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[0] .lut_mask = "f5a0";
defparam \Z80|reg_b|q1[0] .operation_mode = "normal";
defparam \Z80|reg_b|q1[0] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y13_N2
cyclone_lcell \Z80|load_sph (
// Equation(s):
// \Z80|load_sph~combout  = (\Z80|d_f~4_combout  & ((\Z80|i[3]~7  & ((\Z80|comb~51_combout ))) # (!\Z80|i[3]~7  & (\Z80|comb~52_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|comb~52_combout ),
	.datac(\Z80|comb~51_combout ),
	.datad(\Z80|d_f~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_sph~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_sph .lut_mask = "e400";
defparam \Z80|load_sph .operation_mode = "normal";
defparam \Z80|load_sph .output_mode = "comb_only";
defparam \Z80|load_sph .register_cascade_mode = "off";
defparam \Z80|load_sph .sum_lutc_input = "datac";
defparam \Z80|load_sph .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N1
cyclone_lcell \Z80|reg_sph|q[5]~3 (
// Equation(s):
// \Z80|reg_sph|q[5]~3_combout  = (\Z80|load_sph~combout ) # (((\Z80|comb~40_combout ) # (!\Z80|reg_sph|q[5]~1_combout )) # (!\Z80|reg_sph|q[5]~0_combout ))

	.clk(gnd),
	.dataa(\Z80|load_sph~combout ),
	.datab(\Z80|reg_sph|q[5]~0_combout ),
	.datac(\Z80|comb~40_combout ),
	.datad(\Z80|reg_sph|q[5]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_sph|q[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[5]~3 .lut_mask = "fbff";
defparam \Z80|reg_sph|q[5]~3 .operation_mode = "normal";
defparam \Z80|reg_sph|q[5]~3 .output_mode = "comb_only";
defparam \Z80|reg_sph|q[5]~3 .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[5]~3 .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N6
cyclone_lcell \Z80|reg_sph|q[0] (
// Equation(s):
// \Z80|reg_sph|q [0] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[0]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [8])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[0]~COMBOUT ),
	.datab(\Z80|load_sph~combout ),
	.datac(\reset~combout ),
	.datad(\Z80|asu|z [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[0] .lut_mask = "fbf8";
defparam \Z80|reg_sph|q[0] .operation_mode = "normal";
defparam \Z80|reg_sph|q[0] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N9
cyclone_lcell \Z80|Mux39~2 (
// Equation(s):
// \Z80|Mux39~2_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_pch|q [0]))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_sph|q [0]))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [0]),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_pch|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux39~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux39~2 .lut_mask = "f2c2";
defparam \Z80|Mux39~2 .operation_mode = "normal";
defparam \Z80|Mux39~2 .output_mode = "comb_only";
defparam \Z80|Mux39~2 .register_cascade_mode = "off";
defparam \Z80|Mux39~2 .sum_lutc_input = "datac";
defparam \Z80|Mux39~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y18_N4
cyclone_lcell \Z80|Mux39~3 (
// Equation(s):
// \Z80|Mux39~3_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux39~2_combout  & (\Z80|reg_d|q[0]~0 )) # (!\Z80|Mux39~2_combout  & ((\Z80|reg_b|q[0]~0 ))))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux39~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[0]~0 ),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_b|q[0]~0 ),
	.datad(\Z80|Mux39~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux39~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux39~3 .lut_mask = "bbc0";
defparam \Z80|Mux39~3 .operation_mode = "normal";
defparam \Z80|Mux39~3 .output_mode = "comb_only";
defparam \Z80|Mux39~3 .register_cascade_mode = "off";
defparam \Z80|Mux39~3 .sum_lutc_input = "datac";
defparam \Z80|Mux39~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N8
cyclone_lcell \Z80|Mux39~4 (
// Equation(s):
// \Z80|Mux39~4_combout  = ((\Z80|sel2[1]~1_combout  & (\Z80|Mux39~1_combout )) # (!\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux39~1_combout ),
	.datab(vcc),
	.datac(\Z80|sel2[1]~1_combout ),
	.datad(\Z80|Mux39~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux39~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux39~4 .lut_mask = "afa0";
defparam \Z80|Mux39~4 .operation_mode = "normal";
defparam \Z80|Mux39~4 .output_mode = "comb_only";
defparam \Z80|Mux39~4 .register_cascade_mode = "off";
defparam \Z80|Mux39~4 .sum_lutc_input = "datac";
defparam \Z80|Mux39~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N6
cyclone_lcell \Z80|asu|c[8]~31 (
// Equation(s):
// \Z80|asu|c[8]~31_combout  = (\Z80|Mux39~4_combout  & ((\Z80|asu|b1 [7]) # (\Z80|asu|comb~0_combout  $ (\Z80|asu|c[7]~26_combout )))) # (!\Z80|Mux39~4_combout  & (\Z80|asu|b1 [7] & (\Z80|asu|comb~0_combout  $ (\Z80|asu|c[7]~26_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|comb~0_combout ),
	.datab(\Z80|asu|c[7]~26_combout ),
	.datac(\Z80|Mux39~4_combout ),
	.datad(\Z80|asu|b1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[8]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[8]~31 .lut_mask = "f660";
defparam \Z80|asu|c[8]~31 .operation_mode = "normal";
defparam \Z80|asu|c[8]~31 .output_mode = "comb_only";
defparam \Z80|asu|c[8]~31 .register_cascade_mode = "off";
defparam \Z80|asu|c[8]~31 .sum_lutc_input = "datac";
defparam \Z80|asu|c[8]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N7
cyclone_lcell \Z80|asu|z[9] (
// Equation(s):
// \Z80|asu|z [9] = \Z80|asu|b1 [7] $ (((\Z80|Mux38~3_combout  $ (\Z80|asu|c[8]~31_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(vcc),
	.datac(\Z80|Mux38~3_combout ),
	.datad(\Z80|asu|c[8]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[9] .lut_mask = "a55a";
defparam \Z80|asu|z[9] .operation_mode = "normal";
defparam \Z80|asu|z[9] .output_mode = "comb_only";
defparam \Z80|asu|z[9] .register_cascade_mode = "off";
defparam \Z80|asu|z[9] .sum_lutc_input = "datac";
defparam \Z80|asu|z[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N5
cyclone_lcell \Z80|reg_adrh|q[1] (
// Equation(s):
// \Z80|reg_adrh|q [1] = DFFEAS((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[1]~COMBOUT )) # (!\Z80|load_adrh~combout  & (((\Z80|asu|z [9])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|load_adrh~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[1] .lut_mask = "acac";
defparam \Z80|reg_adrh|q[1] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[1] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N8
cyclone_lcell \Z80|reg_d|q1[1] (
// Equation(s):
// \Z80|reg_d|q0~2  = ((\Z80|load_d~1_combout  & ((\Z80|alu|z[1]~44 ))) # (!\Z80|load_d~1_combout  & (\Z80|asu|z [9])))
// \Z80|reg_d|q1 [1] = DFFEAS(\Z80|reg_d|q0~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|load_d~1_combout ),
	.datad(\Z80|alu|z[1]~44 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~2 ),
	.regout(\Z80|reg_d|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[1] .lut_mask = "fc0c";
defparam \Z80|reg_d|q1[1] .operation_mode = "normal";
defparam \Z80|reg_d|q1[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[1] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N5
cyclone_lcell \Z80|load_h~1 (
// Equation(s):
// \Z80|load_h~1_combout  = (\Z80|seq|s_mr2~combout  & (\Z80|Decoder1~13_combout  & ((\Z80|i_ldade~0_combout ) # (\Z80|i_lddd_nn~combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|s_mr2~combout ),
	.datab(\Z80|i_ldade~0_combout ),
	.datac(\Z80|i_lddd_nn~combout ),
	.datad(\Z80|Decoder1~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_h~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_h~1 .lut_mask = "a800";
defparam \Z80|load_h~1 .operation_mode = "normal";
defparam \Z80|load_h~1 .output_mode = "comb_only";
defparam \Z80|load_h~1 .register_cascade_mode = "off";
defparam \Z80|load_h~1 .sum_lutc_input = "datac";
defparam \Z80|load_h~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N5
cyclone_lcell \Z80|load_h~2 (
// Equation(s):
// \Z80|load_h~2_combout  = (\Z80|i_neg~0_combout  & ((\Z80|tmp0~1_combout ) # ((!\Z80|sel3[0]~0_combout  & \Z80|seq|s_if~combout )))) # (!\Z80|i_neg~0_combout  & (!\Z80|sel3[0]~0_combout  & (\Z80|seq|s_if~combout )))

	.clk(gnd),
	.dataa(\Z80|i_neg~0_combout ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|tmp0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_h~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_h~2 .lut_mask = "ba30";
defparam \Z80|load_h~2 .operation_mode = "normal";
defparam \Z80|load_h~2 .output_mode = "comb_only";
defparam \Z80|load_h~2 .register_cascade_mode = "off";
defparam \Z80|load_h~2 .sum_lutc_input = "datac";
defparam \Z80|load_h~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y20_N4
cyclone_lcell \Z80|load_h~3 (
// Equation(s):
// \Z80|load_h~3_combout  = (\Z80|load_h~1_combout ) # ((\Z80|load_h~2_combout ) # ((\Z80|Decoder1~12_combout  & \Z80|load_h~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~12_combout ),
	.datab(\Z80|load_h~1_combout ),
	.datac(\Z80|load_h~2_combout ),
	.datad(\Z80|load_h~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_h~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_h~3 .lut_mask = "fefc";
defparam \Z80|load_h~3 .operation_mode = "normal";
defparam \Z80|load_h~3 .output_mode = "comb_only";
defparam \Z80|load_h~3 .register_cascade_mode = "off";
defparam \Z80|load_h~3 .sum_lutc_input = "datac";
defparam \Z80|load_h~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y17_N2
cyclone_lcell \Z80|reg_h|q0[6]~0 (
// Equation(s):
// \Z80|reg_h|q0[6]~0_combout  = (!\Z80|loada_hl~2_combout  & (((!\Z80|seq|s_if~combout ) # (!\Z80|i_exsphl~2_combout )) # (!\Z80|Decoder1~13_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|i_exsphl~2_combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|loada_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|q0[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[6]~0 .lut_mask = "007f";
defparam \Z80|reg_h|q0[6]~0 .operation_mode = "normal";
defparam \Z80|reg_h|q0[6]~0 .output_mode = "comb_only";
defparam \Z80|reg_h|q0[6]~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[6]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y20_N4
cyclone_lcell \Z80|reg_h|q1[6]~0 (
// Equation(s):
// \Z80|reg_h|q1[6]~0_combout  = (\Z80|reg_l|q0[0]~1_combout  & (\Z80|sel_exx~regout  & ((\Z80|load_h~3_combout ) # (!\Z80|reg_h|q0[6]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q0[0]~1_combout ),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|load_h~3_combout ),
	.datad(\Z80|reg_h|q0[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|q1[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[6]~0 .lut_mask = "8088";
defparam \Z80|reg_h|q1[6]~0 .operation_mode = "normal";
defparam \Z80|reg_h|q1[6]~0 .output_mode = "comb_only";
defparam \Z80|reg_h|q1[6]~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[6]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y20_N5
cyclone_lcell \Z80|reg_h|q1[1] (
// Equation(s):
// \Z80|reg_h|q1 [1] = DFFEAS(((\Z80|loada_hl~2_combout  & ((\Z80|asu|z [9]))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q1 [1]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z[1]~44 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [1]),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|loada_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[1] .lut_mask = "ccaa";
defparam \Z80|reg_h|q1[1] .operation_mode = "normal";
defparam \Z80|reg_h|q1[1] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[1] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y18_N6
cyclone_lcell \Z80|reg_d|q0[1] (
// Equation(s):
// \Z80|reg_d|q[1]~1  = ((\Z80|sel_exx~regout  & (\Z80|reg_d|q1 [1])) # (!\Z80|sel_exx~regout  & ((L3_q0[1]))))
// \Z80|reg_d|q0 [1] = DFFEAS(\Z80|reg_d|q[1]~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~2 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [1]),
	.datab(vcc),
	.datac(\Z80|reg_d|q0~2 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[1]~1 ),
	.regout(\Z80|reg_d|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[1] .lut_mask = "aaf0";
defparam \Z80|reg_d|q0[1] .operation_mode = "normal";
defparam \Z80|reg_d|q0[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y20_N3
cyclone_lcell \Z80|reg_h|qx~3 (
// Equation(s):
// \Z80|reg_h|qx~3_combout  = ((\Z80|loada_hl~2_combout  & ((\Z80|asu|z [9]))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q[1]~1 )))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[1]~1 ),
	.datab(\Z80|asu|z [9]),
	.datac(vcc),
	.datad(\Z80|loada_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~3 .lut_mask = "ccaa";
defparam \Z80|reg_h|qx~3 .operation_mode = "normal";
defparam \Z80|reg_h|qx~3 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~3 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~3 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y20_N4
cyclone_lcell \Z80|reg_h|qx~4 (
// Equation(s):
// \Z80|reg_h|qx~4_combout  = ((\Z80|load_h~3_combout  & (\Z80|alu|z[1]~44 )) # (!\Z80|load_h~3_combout  & ((\Z80|reg_h|qx~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|load_h~3_combout ),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|reg_h|qx~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~4 .lut_mask = "f3c0";
defparam \Z80|reg_h|qx~4 .operation_mode = "normal";
defparam \Z80|reg_h|qx~4 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~4 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~4 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y20_N7
cyclone_lcell \Z80|reg_h|q0[6]~1 (
// Equation(s):
// \Z80|reg_h|q0[6]~1_combout  = (\Z80|reg_l|q0[0]~1_combout  & (!\Z80|sel_exx~regout  & ((\Z80|load_h~3_combout ) # (!\Z80|reg_h|q0[6]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q0[0]~1_combout ),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|load_h~3_combout ),
	.datad(\Z80|reg_h|q0[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|q0[6]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[6]~1 .lut_mask = "2022";
defparam \Z80|reg_h|q0[6]~1 .operation_mode = "normal";
defparam \Z80|reg_h|q0[6]~1 .output_mode = "comb_only";
defparam \Z80|reg_h|q0[6]~1 .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[6]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[6]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y20_N2
cyclone_lcell \Z80|reg_h|q0[1] (
// Equation(s):
// \Z80|reg_h|q0 [1] = DFFEAS((\Z80|loada_hl~2_combout  & (\Z80|asu|z [9])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q0 [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z[1]~44 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|reg_d|q0 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[1] .lut_mask = "dd88";
defparam \Z80|reg_h|q0[1] .operation_mode = "normal";
defparam \Z80|reg_h|q0[1] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[1] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N9
cyclone_lcell \Z80|reg_h|qx[0]~2 (
// Equation(s):
// \Z80|reg_h|qx[0]~2_combout  = ((!\Z80|comb~28_combout  & ((\Z80|load_h~3_combout ) # (!\Z80|reg_h|q0[6]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|comb~28_combout ),
	.datac(\Z80|reg_h|q0[6]~0_combout ),
	.datad(\Z80|load_h~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[0]~2 .lut_mask = "3303";
defparam \Z80|reg_h|qx[0]~2 .operation_mode = "normal";
defparam \Z80|reg_h|qx[0]~2 .output_mode = "comb_only";
defparam \Z80|reg_h|qx[0]~2 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[0]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y13_N5
cyclone_lcell \Z80|reg_h|qx[1] (
// Equation(s):
// \Z80|reg_h|Mux6~0  = (\Z80|reg_l|q~1_combout  & (((P1_qx[1]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_h|q0 [1] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q0 [1]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~4_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux6~0 ),
	.regout(\Z80|reg_h|qx [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[1] .lut_mask = "cce2";
defparam \Z80|reg_h|qx[1] .operation_mode = "normal";
defparam \Z80|reg_h|qx[1] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[1] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N6
cyclone_lcell \Z80|reg_h|qy[1]~0 (
// Equation(s):
// \Z80|reg_h|qy[1]~0_combout  = (\Z80|comb~27_combout  & (!\Z80|seq|idd~regout  & ((\Z80|load_h~3_combout ) # (!\Z80|reg_h|q0[6]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_h|q0[6]~0_combout ),
	.datab(\Z80|comb~27_combout ),
	.datac(\Z80|seq|idd~regout ),
	.datad(\Z80|load_h~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qy[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[1]~0 .lut_mask = "0c04";
defparam \Z80|reg_h|qy[1]~0 .operation_mode = "normal";
defparam \Z80|reg_h|qy[1]~0 .output_mode = "comb_only";
defparam \Z80|reg_h|qy[1]~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[1]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qy[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y13_N6
cyclone_lcell \Z80|reg_h|qy[1] (
// Equation(s):
// \Z80|reg_h|Mux6~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|Mux6~0  & ((P1_qy[1]))) # (!\Z80|reg_h|Mux6~0  & (\Z80|reg_h|q1 [1])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_h|Mux6~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q~2_combout ),
	.datab(\Z80|reg_h|q1 [1]),
	.datac(\Z80|reg_h|qx~4_combout ),
	.datad(\Z80|reg_h|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux6~1 ),
	.regout(\Z80|reg_h|qy [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[1] .lut_mask = "f588";
defparam \Z80|reg_h|qy[1] .operation_mode = "normal";
defparam \Z80|reg_h|qy[1] .output_mode = "comb_only";
defparam \Z80|reg_h|qy[1] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qy[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y13_N2
cyclone_lcell \Z80|Mux38~0 (
// Equation(s):
// \Z80|Mux38~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|reg_h|Mux6~1 )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_h|Mux6~1 ))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_adrh|q [1]))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|sel2[0]~7_combout ),
	.datac(\Z80|reg_adrh|q [1]),
	.datad(\Z80|reg_h|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux38~0 .lut_mask = "fe10";
defparam \Z80|Mux38~0 .operation_mode = "normal";
defparam \Z80|Mux38~0 .output_mode = "comb_only";
defparam \Z80|Mux38~0 .register_cascade_mode = "off";
defparam \Z80|Mux38~0 .sum_lutc_input = "datac";
defparam \Z80|Mux38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N2
cyclone_lcell \Z80|reg_pch|d[1]~1 (
// Equation(s):
// \Z80|reg_pch|d[1]~1_combout  = (\Z80|asu|z [9] & ((\Z80|loada_pc~3_combout ) # ((\Z80|reg_adrl|q[1]~COMBOUT  & \Z80|load_pch~0_combout )))) # (!\Z80|asu|z [9] & (\Z80|reg_adrl|q[1]~COMBOUT  & (\Z80|load_pch~0_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|z [9]),
	.datab(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datac(\Z80|load_pch~0_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[1]~1 .lut_mask = "eac0";
defparam \Z80|reg_pch|d[1]~1 .operation_mode = "normal";
defparam \Z80|reg_pch|d[1]~1 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[1]~1 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[1]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N5
cyclone_lcell \Z80|reg_pch|c[0]~0 (
// Equation(s):
// \Z80|reg_pch|c[0]~0_combout  = ((\Z80|reg_pcl|co~5_combout  & (\Z80|reg_pch|q [0] $ (\Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [0]),
	.datab(\Z80|dec_pc~combout ),
	.datac(vcc),
	.datad(\Z80|reg_pcl|co~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[0]~0 .lut_mask = "6600";
defparam \Z80|reg_pch|c[0]~0 .operation_mode = "normal";
defparam \Z80|reg_pch|c[0]~0 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[0]~0 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[0]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N4
cyclone_lcell \Z80|reg_pch|q[1] (
// Equation(s):
// \Z80|reg_pch|q [1] = DFFEAS((\Z80|reg_pch|d[1]~1_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [1] $ (\Z80|reg_pch|c[0]~0_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [1]),
	.datab(\Z80|reg_pch|notload~combout ),
	.datac(\Z80|reg_pch|d[1]~1_combout ),
	.datad(\Z80|reg_pch|c[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[1] .lut_mask = "f1f2";
defparam \Z80|reg_pch|q[1] .operation_mode = "normal";
defparam \Z80|reg_pch|q[1] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N8
cyclone_lcell \Z80|reg_sph|q[1] (
// Equation(s):
// \Z80|reg_sph|q [1] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[1]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [9])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|load_sph~combout ),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[1] .lut_mask = "ffac";
defparam \Z80|reg_sph|q[1] .operation_mode = "normal";
defparam \Z80|reg_sph|q[1] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N6
cyclone_lcell \Z80|reg_b|q0[1] (
// Equation(s):
// \Z80|reg_b|q0~2  = ((\Z80|load_b~1_combout  & ((\Z80|alu|z[1]~44 ))) # (!\Z80|load_b~1_combout  & (\Z80|asu|z [9])))
// \Z80|reg_b|q0 [1] = DFFEAS(\Z80|reg_b|q0~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|load_b~1_combout ),
	.datad(\Z80|alu|z[1]~44 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~2 ),
	.regout(\Z80|reg_b|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[1] .lut_mask = "fc0c";
defparam \Z80|reg_b|q0[1] .operation_mode = "normal";
defparam \Z80|reg_b|q0[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[1] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N1
cyclone_lcell \Z80|reg_b|q1[1] (
// Equation(s):
// \Z80|reg_b|q[1]~1  = ((\Z80|sel_exx~regout  & ((L1_q1[1]))) # (!\Z80|sel_exx~regout  & (\Z80|reg_b|q0 [1])))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_b|q0 [1]),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~2 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[1]~1 ),
	.regout(\Z80|reg_b|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[1] .lut_mask = "f0aa";
defparam \Z80|reg_b|q1[1] .operation_mode = "normal";
defparam \Z80|reg_b|q1[1] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y13_N7
cyclone_lcell \Z80|Mux38~1 (
// Equation(s):
// \Z80|Mux38~1_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|reg_b|q[1]~1 ) # (\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_sph|q [1] & ((!\Z80|sel2[0]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_sph|q [1]),
	.datac(\Z80|reg_b|q[1]~1 ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux38~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux38~1 .lut_mask = "aae4";
defparam \Z80|Mux38~1 .operation_mode = "normal";
defparam \Z80|Mux38~1 .output_mode = "comb_only";
defparam \Z80|Mux38~1 .register_cascade_mode = "off";
defparam \Z80|Mux38~1 .sum_lutc_input = "datac";
defparam \Z80|Mux38~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N1
cyclone_lcell \Z80|Mux38~2 (
// Equation(s):
// \Z80|Mux38~2_combout  = (\Z80|sel2[0]~7_combout  & ((\Z80|Mux38~1_combout  & ((\Z80|reg_d|q[1]~1 ))) # (!\Z80|Mux38~1_combout  & (\Z80|reg_pch|q [1])))) # (!\Z80|sel2[0]~7_combout  & (((\Z80|Mux38~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [1]),
	.datab(\Z80|sel2[0]~7_combout ),
	.datac(\Z80|Mux38~1_combout ),
	.datad(\Z80|reg_d|q[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux38~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux38~2 .lut_mask = "f838";
defparam \Z80|Mux38~2 .operation_mode = "normal";
defparam \Z80|Mux38~2 .output_mode = "comb_only";
defparam \Z80|Mux38~2 .register_cascade_mode = "off";
defparam \Z80|Mux38~2 .sum_lutc_input = "datac";
defparam \Z80|Mux38~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N4
cyclone_lcell \Z80|Mux38~3 (
// Equation(s):
// \Z80|Mux38~3_combout  = (\Z80|sel2[1]~1_combout  & (((\Z80|Mux38~0_combout )))) # (!\Z80|sel2[1]~1_combout  & (((\Z80|Mux38~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(vcc),
	.datac(\Z80|Mux38~0_combout ),
	.datad(\Z80|Mux38~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux38~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux38~3 .lut_mask = "f5a0";
defparam \Z80|Mux38~3 .operation_mode = "normal";
defparam \Z80|Mux38~3 .output_mode = "comb_only";
defparam \Z80|Mux38~3 .register_cascade_mode = "off";
defparam \Z80|Mux38~3 .sum_lutc_input = "datac";
defparam \Z80|Mux38~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N1
cyclone_lcell \Z80|asu|c[9]~30 (
// Equation(s):
// \Z80|asu|c[9]~30_combout  = (\Z80|asu|b1 [7] & ((\Z80|Mux38~3_combout ) # ((\Z80|Mux39~4_combout ) # (\Z80|asu|co~combout )))) # (!\Z80|asu|b1 [7] & (\Z80|Mux38~3_combout  & (\Z80|Mux39~4_combout  & \Z80|asu|co~combout )))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|Mux38~3_combout ),
	.datac(\Z80|Mux39~4_combout ),
	.datad(\Z80|asu|co~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[9]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[9]~30 .lut_mask = "eaa8";
defparam \Z80|asu|c[9]~30 .operation_mode = "normal";
defparam \Z80|asu|c[9]~30 .output_mode = "comb_only";
defparam \Z80|asu|c[9]~30 .register_cascade_mode = "off";
defparam \Z80|asu|c[9]~30 .sum_lutc_input = "datac";
defparam \Z80|asu|c[9]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N8
cyclone_lcell \Z80|reg_adrh|q[2] (
// Equation(s):
// \Z80|reg_adrh|q [2] = DFFEAS((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[2]~COMBOUT )) # (!\Z80|load_adrh~combout  & (((\Z80|asu|z [10])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datab(\Z80|load_adrh~combout ),
	.datac(vcc),
	.datad(\Z80|asu|z [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[2] .lut_mask = "bb88";
defparam \Z80|reg_adrh|q[2] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[2] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N1
cyclone_lcell \Z80|reg_d|q1[2] (
// Equation(s):
// \Z80|reg_d|q0~3  = ((\Z80|load_d~1_combout  & ((\Z80|alu|z[2]~28 ))) # (!\Z80|load_d~1_combout  & (\Z80|asu|z [10])))
// \Z80|reg_d|q1 [2] = DFFEAS(\Z80|reg_d|q0~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [10]),
	.datab(vcc),
	.datac(\Z80|load_d~1_combout ),
	.datad(\Z80|alu|z[2]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~3 ),
	.regout(\Z80|reg_d|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[2] .lut_mask = "fa0a";
defparam \Z80|reg_d|q1[2] .operation_mode = "normal";
defparam \Z80|reg_d|q1[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[2] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N9
cyclone_lcell \Z80|reg_d|q0[2] (
// Equation(s):
// \Z80|reg_d|q[2]~2  = ((\Z80|sel_exx~regout  & ((\Z80|reg_d|q1 [2]))) # (!\Z80|sel_exx~regout  & (L3_q0[2])))
// \Z80|reg_d|q0 [2] = DFFEAS(\Z80|reg_d|q[2]~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~3 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_d|q0~3 ),
	.datad(\Z80|reg_d|q1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[2]~2 ),
	.regout(\Z80|reg_d|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[2] .lut_mask = "fc30";
defparam \Z80|reg_d|q0[2] .operation_mode = "normal";
defparam \Z80|reg_d|q0[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N3
cyclone_lcell \Z80|reg_h|qx~5 (
// Equation(s):
// \Z80|reg_h|qx~5_combout  = ((\Z80|loada_hl~2_combout  & ((\Z80|asu|z [10]))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q[2]~2 )))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[2]~2 ),
	.datab(vcc),
	.datac(\Z80|loada_hl~2_combout ),
	.datad(\Z80|asu|z [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~5 .lut_mask = "fa0a";
defparam \Z80|reg_h|qx~5 .operation_mode = "normal";
defparam \Z80|reg_h|qx~5 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~5 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~5 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N4
cyclone_lcell \Z80|reg_h|qy[2] (
// Equation(s):
// \Z80|reg_h|qx~6  = ((\Z80|load_h~3_combout  & (\Z80|alu|z[2]~28 )) # (!\Z80|load_h~3_combout  & ((\Z80|reg_h|qx~5_combout ))))
// \Z80|reg_h|qy [2] = DFFEAS(\Z80|reg_h|qx~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|qy[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_h~3_combout ),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|reg_h|qx~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~6 ),
	.regout(\Z80|reg_h|qy [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[2] .lut_mask = "f3c0";
defparam \Z80|reg_h|qy[2] .operation_mode = "normal";
defparam \Z80|reg_h|qy[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_h|qy[2] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[2] .sum_lutc_input = "datac";
defparam \Z80|reg_h|qy[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y20_N7
cyclone_lcell \Z80|reg_h|q1[2] (
// Equation(s):
// \Z80|reg_h|q1 [2] = DFFEAS((\Z80|loada_hl~2_combout  & (\Z80|asu|z [10])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q1 [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z[2]~28 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [10]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|reg_d|q1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[2] .lut_mask = "bb88";
defparam \Z80|reg_h|q1[2] .operation_mode = "normal";
defparam \Z80|reg_h|q1[2] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[2] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y20_N5
cyclone_lcell \Z80|reg_h|q0[2] (
// Equation(s):
// \Z80|reg_h|q0 [2] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [10])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q0 [2])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z[2]~28 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|reg_d|q0 [2]),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|asu|z [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[2] .lut_mask = "ee44";
defparam \Z80|reg_h|q0[2] .operation_mode = "normal";
defparam \Z80|reg_h|q0[2] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[2] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N6
cyclone_lcell \Z80|reg_h|Mux5~0 (
// Equation(s):
// \Z80|reg_h|Mux5~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & (\Z80|reg_h|q1 [2])) # (!\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|q0 [2])))))

	.clk(gnd),
	.dataa(\Z80|reg_h|q1 [2]),
	.datab(\Z80|reg_h|q0 [2]),
	.datac(\Z80|reg_l|q~1_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|Mux5~0 .lut_mask = "fa0c";
defparam \Z80|reg_h|Mux5~0 .operation_mode = "normal";
defparam \Z80|reg_h|Mux5~0 .output_mode = "comb_only";
defparam \Z80|reg_h|Mux5~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|Mux5~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N7
cyclone_lcell \Z80|reg_h|qx[2] (
// Equation(s):
// \Z80|reg_h|Mux5~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_h|Mux5~0_combout  & (\Z80|reg_h|qy [2])) # (!\Z80|reg_h|Mux5~0_combout  & ((P1_qx[2]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_h|Mux5~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|qy [2]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~6 ),
	.datad(\Z80|reg_h|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux5~1 ),
	.regout(\Z80|reg_h|qx [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[2] .lut_mask = "bbc0";
defparam \Z80|reg_h|qx[2] .operation_mode = "normal";
defparam \Z80|reg_h|qx[2] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[2] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N8
cyclone_lcell \Z80|Mux37~0 (
// Equation(s):
// \Z80|Mux37~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|reg_h|Mux5~1 )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_h|Mux5~1 ))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_adrh|q [2]))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_adrh|q [2]),
	.datac(\Z80|reg_h|Mux5~1 ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux37~0 .lut_mask = "f0e4";
defparam \Z80|Mux37~0 .operation_mode = "normal";
defparam \Z80|Mux37~0 .output_mode = "comb_only";
defparam \Z80|Mux37~0 .register_cascade_mode = "off";
defparam \Z80|Mux37~0 .sum_lutc_input = "datac";
defparam \Z80|Mux37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N2
cyclone_lcell \Z80|reg_b|q0[2] (
// Equation(s):
// \Z80|reg_b|q0~3  = ((\Z80|load_b~1_combout  & ((\Z80|alu|z[2]~28 ))) # (!\Z80|load_b~1_combout  & (\Z80|asu|z [10])))
// \Z80|reg_b|q0 [2] = DFFEAS(\Z80|reg_b|q0~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|asu|z [10]),
	.datac(\Z80|load_b~1_combout ),
	.datad(\Z80|alu|z[2]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~3 ),
	.regout(\Z80|reg_b|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[2] .lut_mask = "fc0c";
defparam \Z80|reg_b|q0[2] .operation_mode = "normal";
defparam \Z80|reg_b|q0[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[2] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N5
cyclone_lcell \Z80|reg_b|q1[2] (
// Equation(s):
// \Z80|reg_b|q[2]~2  = ((\Z80|sel_exx~regout  & (L1_q1[2])) # (!\Z80|sel_exx~regout  & ((\Z80|reg_b|q0 [2]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_b|q0~3 ),
	.datad(\Z80|reg_b|q0 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[2]~2 ),
	.regout(\Z80|reg_b|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[2] .lut_mask = "f3c0";
defparam \Z80|reg_b|q1[2] .operation_mode = "normal";
defparam \Z80|reg_b|q1[2] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y11_N0
cyclone_lcell \Z80|reg_sph|q[2] (
// Equation(s):
// \Z80|reg_sph|q [2] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[2]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [10])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datac(\Z80|load_sph~combout ),
	.datad(\Z80|asu|z [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[2] .lut_mask = "efea";
defparam \Z80|reg_sph|q[2] .operation_mode = "normal";
defparam \Z80|reg_sph|q[2] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N7
cyclone_lcell \Z80|Mux37~1 (
// Equation(s):
// \Z80|Mux37~1_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_pch|q [2]))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_sph|q [2]))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [2]),
	.datab(\Z80|reg_pch|q [2]),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux37~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux37~1 .lut_mask = "fc0a";
defparam \Z80|Mux37~1 .operation_mode = "normal";
defparam \Z80|Mux37~1 .output_mode = "comb_only";
defparam \Z80|Mux37~1 .register_cascade_mode = "off";
defparam \Z80|Mux37~1 .sum_lutc_input = "datac";
defparam \Z80|Mux37~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N1
cyclone_lcell \Z80|Mux37~2 (
// Equation(s):
// \Z80|Mux37~2_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux37~1_combout  & ((\Z80|reg_d|q[2]~2 ))) # (!\Z80|Mux37~1_combout  & (\Z80|reg_b|q[2]~2 )))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux37~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_b|q[2]~2 ),
	.datac(\Z80|reg_d|q[2]~2 ),
	.datad(\Z80|Mux37~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux37~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux37~2 .lut_mask = "f588";
defparam \Z80|Mux37~2 .operation_mode = "normal";
defparam \Z80|Mux37~2 .output_mode = "comb_only";
defparam \Z80|Mux37~2 .register_cascade_mode = "off";
defparam \Z80|Mux37~2 .sum_lutc_input = "datac";
defparam \Z80|Mux37~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N5
cyclone_lcell \Z80|Mux37~3 (
// Equation(s):
// \Z80|Mux37~3_combout  = ((\Z80|sel2[1]~1_combout  & (\Z80|Mux37~0_combout )) # (!\Z80|sel2[1]~1_combout  & ((\Z80|Mux37~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|Mux37~0_combout ),
	.datad(\Z80|Mux37~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux37~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux37~3 .lut_mask = "f3c0";
defparam \Z80|Mux37~3 .operation_mode = "normal";
defparam \Z80|Mux37~3 .output_mode = "comb_only";
defparam \Z80|Mux37~3 .register_cascade_mode = "off";
defparam \Z80|Mux37~3 .sum_lutc_input = "datac";
defparam \Z80|Mux37~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N4
cyclone_lcell \Z80|asu|z[10] (
// Equation(s):
// \Z80|asu|z [10] = (\Z80|asu|b1 [7] $ (\Z80|asu|c[9]~30_combout  $ (\Z80|Mux37~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|asu|c[9]~30_combout ),
	.datad(\Z80|Mux37~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[10] .lut_mask = "c33c";
defparam \Z80|asu|z[10] .operation_mode = "normal";
defparam \Z80|asu|z[10] .output_mode = "comb_only";
defparam \Z80|asu|z[10] .register_cascade_mode = "off";
defparam \Z80|asu|z[10] .sum_lutc_input = "datac";
defparam \Z80|asu|z[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N7
cyclone_lcell \Z80|reg_pch|d[2]~2 (
// Equation(s):
// \Z80|reg_pch|d[2]~2_combout  = (\Z80|reg_adrl|q[2]~COMBOUT  & ((\Z80|load_pch~0_combout ) # ((\Z80|asu|z [10] & \Z80|loada_pc~3_combout )))) # (!\Z80|reg_adrl|q[2]~COMBOUT  & (\Z80|asu|z [10] & ((\Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datab(\Z80|asu|z [10]),
	.datac(\Z80|load_pch~0_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[2]~2 .lut_mask = "eca0";
defparam \Z80|reg_pch|d[2]~2 .operation_mode = "normal";
defparam \Z80|reg_pch|d[2]~2 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[2]~2 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[2]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N3
cyclone_lcell \Z80|reg_pch|c[1]~1 (
// Equation(s):
// \Z80|reg_pch|c[1]~1_combout  = (\Z80|reg_pcl|co~5_combout  & ((\Z80|reg_pch|q [0] & (!\Z80|dec_pc~combout  & \Z80|reg_pch|q [1])) # (!\Z80|reg_pch|q [0] & (\Z80|dec_pc~combout  & !\Z80|reg_pch|q [1]))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [0]),
	.datab(\Z80|dec_pc~combout ),
	.datac(\Z80|reg_pch|q [1]),
	.datad(\Z80|reg_pcl|co~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[1]~1 .lut_mask = "2400";
defparam \Z80|reg_pch|c[1]~1 .operation_mode = "normal";
defparam \Z80|reg_pch|c[1]~1 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[1]~1 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[1]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N8
cyclone_lcell \Z80|reg_pch|q[2] (
// Equation(s):
// \Z80|reg_pch|q [2] = DFFEAS((\Z80|reg_pch|d[2]~2_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [2] $ (\Z80|reg_pch|c[1]~1_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [2]),
	.datab(\Z80|reg_pch|notload~combout ),
	.datac(\Z80|reg_pch|d[2]~2_combout ),
	.datad(\Z80|reg_pch|c[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[2] .lut_mask = "f1f2";
defparam \Z80|reg_pch|q[2] .operation_mode = "normal";
defparam \Z80|reg_pch|q[2] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N9
cyclone_lcell \Z80|reg_pch|c[2]~2 (
// Equation(s):
// \Z80|reg_pch|c[2]~2_combout  = \Z80|reg_pch|q [2] $ (((\Z80|comb~61_combout  & (!\Z80|d_f~8_combout  & !\Z80|dec_pc~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~61_combout ),
	.datab(\Z80|d_f~8_combout ),
	.datac(\Z80|reg_pch|q [2]),
	.datad(\Z80|dec_pc~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[2]~2 .lut_mask = "f0d2";
defparam \Z80|reg_pch|c[2]~2 .operation_mode = "normal";
defparam \Z80|reg_pch|c[2]~2 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[2]~2 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[2]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N5
cyclone_lcell \Z80|alu|b1~3 (
// Equation(s):
// \Z80|alu|b1~3_combout  = (\Z80|sub~combout  $ (((!\Z80|i_daa~combout  & \Z80|Mux31~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|i_daa~combout ),
	.datad(\Z80|Mux31~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1~3 .lut_mask = "c3cc";
defparam \Z80|alu|b1~3 .operation_mode = "normal";
defparam \Z80|alu|b1~3 .output_mode = "comb_only";
defparam \Z80|alu|b1~3 .register_cascade_mode = "off";
defparam \Z80|alu|b1~3 .sum_lutc_input = "datac";
defparam \Z80|alu|b1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N8
cyclone_lcell \Z80|alu|b1[0]~4 (
// Equation(s):
// \Z80|alu|b1[0]~4_combout  = (\Z80|Decoder1~14_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1~3_combout )))) # (!\Z80|Decoder1~14_combout  & (((\Z80|alu|b1~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[0]~0_combout ),
	.datab(\Z80|res~0_combout ),
	.datac(\Z80|Decoder1~14_combout ),
	.datad(\Z80|alu|b1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[0]~4 .lut_mask = "bfa0";
defparam \Z80|alu|b1[0]~4 .operation_mode = "normal";
defparam \Z80|alu|b1[0]~4 .output_mode = "comb_only";
defparam \Z80|alu|b1[0]~4 .register_cascade_mode = "off";
defparam \Z80|alu|b1[0]~4 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N6
cyclone_lcell \Z80|alu|z[1]~13 (
// Equation(s):
// \Z80|alu|z[1]~13_combout  = (\Z80|rs~combout  & ((\Z80|i[3]~7  & ((\Z80|alu|b1[2]~9_combout ))) # (!\Z80|i[3]~7  & (\Z80|alu|b1[0]~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[0]~4_combout ),
	.datab(\Z80|rs~combout ),
	.datac(\Z80|alu|b1[2]~9_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[1]~13 .lut_mask = "c088";
defparam \Z80|alu|z[1]~13 .operation_mode = "normal";
defparam \Z80|alu|z[1]~13 .output_mode = "comb_only";
defparam \Z80|alu|z[1]~13 .register_cascade_mode = "off";
defparam \Z80|alu|z[1]~13 .sum_lutc_input = "datac";
defparam \Z80|alu|z[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N8
cyclone_lcell \Z80|d_f~6 (
// Equation(s):
// \Z80|d_f~6_combout  = (!\Z80|alu|z[1]~13_combout  & (!\Z80|alu|z[1]~10_combout  & (!\Z80|alu|z[1]~12_combout  & !\Z80|alu|z [0])))

	.clk(gnd),
	.dataa(\Z80|alu|z[1]~13_combout ),
	.datab(\Z80|alu|z[1]~10_combout ),
	.datac(\Z80|alu|z[1]~12_combout ),
	.datad(\Z80|alu|z [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~6 .lut_mask = "0001";
defparam \Z80|d_f~6 .operation_mode = "normal";
defparam \Z80|d_f~6 .output_mode = "comb_only";
defparam \Z80|d_f~6 .register_cascade_mode = "off";
defparam \Z80|d_f~6 .sum_lutc_input = "datac";
defparam \Z80|d_f~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N5
cyclone_lcell \Z80|d_f~7 (
// Equation(s):
// \Z80|d_f~7_combout  = (\Z80|d_f~6_combout  & (!\Z80|alu|z [3] & (!\Z80|alu|z[2]~28  & !\Z80|alu|z [4])))

	.clk(gnd),
	.dataa(\Z80|d_f~6_combout ),
	.datab(\Z80|alu|z [3]),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|alu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~7 .lut_mask = "0002";
defparam \Z80|d_f~7 .operation_mode = "normal";
defparam \Z80|d_f~7 .output_mode = "comb_only";
defparam \Z80|d_f~7 .register_cascade_mode = "off";
defparam \Z80|d_f~7 .sum_lutc_input = "datac";
defparam \Z80|d_f~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N4
cyclone_lcell \Z80|reg_r|d[5]~11 (
// Equation(s):
// \Z80|reg_r|d[5]~11_combout  = (\reset1~regout  & (\Z80|reg_r|q [5] $ ((\Z80|reg_r|c[5]~2_combout )))) # (!\reset1~regout  & (!\reset2~regout  & (\Z80|reg_r|q [5] $ (\Z80|reg_r|c[5]~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [5]),
	.datab(\reset1~regout ),
	.datac(\Z80|reg_r|c[5]~2_combout ),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[5]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[5]~11 .lut_mask = "485a";
defparam \Z80|reg_r|d[5]~11 .operation_mode = "normal";
defparam \Z80|reg_r|d[5]~11 .output_mode = "comb_only";
defparam \Z80|reg_r|d[5]~11 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[5]~11 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[5]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N9
cyclone_lcell \Z80|inva (
// Equation(s):
// \Z80|inva~combout  = ((\Z80|i_djnz~0_combout ) # ((\Z80|incdec8~combout  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|incdec8~combout ),
	.datab(\Z80|i[0]~4 ),
	.datac(vcc),
	.datad(\Z80|i_djnz~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|inva~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|inva .lut_mask = "ff88";
defparam \Z80|inva .operation_mode = "normal";
defparam \Z80|inva .output_mode = "comb_only";
defparam \Z80|inva .register_cascade_mode = "off";
defparam \Z80|inva .sum_lutc_input = "datac";
defparam \Z80|inva .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N7
cyclone_lcell \Z80|reg_r|d[3]~10 (
// Equation(s):
// \Z80|reg_r|d[3]~10_combout  = (\reset1~regout  & (\Z80|reg_r|c[5]~1_combout  $ ((\Z80|reg_r|q [3])))) # (!\reset1~regout  & (!\reset2~regout  & (\Z80|reg_r|c[5]~1_combout  $ (\Z80|reg_r|q [3]))))

	.clk(gnd),
	.dataa(\Z80|reg_r|c[5]~1_combout ),
	.datab(\Z80|reg_r|q [3]),
	.datac(\reset1~regout ),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[3]~10 .lut_mask = "6066";
defparam \Z80|reg_r|d[3]~10 .operation_mode = "normal";
defparam \Z80|reg_r|d[3]~10 .output_mode = "comb_only";
defparam \Z80|reg_r|d[3]~10 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[3]~10 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N1
cyclone_lcell \Z80|reg_a|q0[3] (
// Equation(s):
// \Z80|reg_a|q0~17  = ((\Z80|alu|z [3]) # ((\reset2~regout  & !\reset1~regout )))
// \Z80|reg_a|q0 [3] = DFFEAS(\Z80|reg_a|q0~17 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset2~regout ),
	.datab(vcc),
	.datac(\reset1~regout ),
	.datad(\Z80|alu|z [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~17 ),
	.regout(\Z80|reg_a|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[3] .lut_mask = "ff0a";
defparam \Z80|reg_a|q0[3] .operation_mode = "normal";
defparam \Z80|reg_a|q0[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[3] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N2
cyclone_lcell \Z80|reg_a|q1[3] (
// Equation(s):
// \Z80|reg_a|q1 [3] = DFFEAS((((\Z80|reg_a|q0~17 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|reg_a|q0~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[3] .lut_mask = "ff00";
defparam \Z80|reg_a|q1[3] .operation_mode = "normal";
defparam \Z80|reg_a|q1[3] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[3] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y19_N4
cyclone_lcell \Z80|reg_r|q[3] (
// Equation(s):
// \Z80|reg_r|q[3]~COMBOUT  = (\Z80|sel_af~regout  & (((\Z80|reg_a|q1 [3])))) # (!\Z80|sel_af~regout  & (\Z80|reg_a|q0 [3]))
// \Z80|reg_r|q [3] = DFFEAS(\Z80|reg_r|q[3]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[3]~10_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_a|q0 [3]),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|reg_r|d[3]~10_combout ),
	.datad(\Z80|reg_a|q1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[3]~COMBOUT ),
	.regout(\Z80|reg_r|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[3] .lut_mask = "ee22";
defparam \Z80|reg_r|q[3] .operation_mode = "normal";
defparam \Z80|reg_r|q[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y20_N6
cyclone_lcell \Z80|reg_h|q1[3] (
// Equation(s):
// \Z80|reg_h|q1 [3] = DFFEAS((\Z80|loada_hl~2_combout  & (\Z80|asu|z [11])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q1 [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z [3], , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [11]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|reg_d|q1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[3] .lut_mask = "bb88";
defparam \Z80|reg_h|q1[3] .operation_mode = "normal";
defparam \Z80|reg_h|q1[3] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[3] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N8
cyclone_lcell \Z80|reg_h|qx~7 (
// Equation(s):
// \Z80|reg_h|qx~7_combout  = ((\Z80|loada_hl~2_combout  & ((\Z80|asu|z [11]))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q[3]~3 )))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[3]~3 ),
	.datab(vcc),
	.datac(\Z80|loada_hl~2_combout ),
	.datad(\Z80|asu|z [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~7 .lut_mask = "fa0a";
defparam \Z80|reg_h|qx~7 .operation_mode = "normal";
defparam \Z80|reg_h|qx~7 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~7 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~7 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y15_N7
cyclone_lcell \Z80|reg_h|qx~8 (
// Equation(s):
// \Z80|reg_h|qx~8_combout  = ((\Z80|load_h~3_combout  & ((\Z80|alu|z [3]))) # (!\Z80|load_h~3_combout  & (\Z80|reg_h|qx~7_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|load_h~3_combout ),
	.datac(\Z80|reg_h|qx~7_combout ),
	.datad(\Z80|alu|z [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~8 .lut_mask = "fc30";
defparam \Z80|reg_h|qx~8 .operation_mode = "normal";
defparam \Z80|reg_h|qx~8 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~8 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~8 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N7
cyclone_lcell \Z80|reg_d|q1[3] (
// Equation(s):
// \Z80|reg_d|q0~4  = ((\Z80|load_d~1_combout  & (\Z80|alu|z [3])) # (!\Z80|load_d~1_combout  & ((\Z80|asu|z [11]))))
// \Z80|reg_d|q1 [3] = DFFEAS(\Z80|reg_d|q0~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_d~1_combout ),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|asu|z [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~4 ),
	.regout(\Z80|reg_d|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[3] .lut_mask = "f3c0";
defparam \Z80|reg_d|q1[3] .operation_mode = "normal";
defparam \Z80|reg_d|q1[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[3] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N3
cyclone_lcell \Z80|reg_d|q0[3] (
// Equation(s):
// \Z80|reg_d|q[3]~3  = ((\Z80|sel_exx~regout  & (\Z80|reg_d|q1 [3])) # (!\Z80|sel_exx~regout  & ((L3_q0[3]))))
// \Z80|reg_d|q0 [3] = DFFEAS(\Z80|reg_d|q[3]~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~4 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_d|q1 [3]),
	.datac(\Z80|reg_d|q0~4 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[3]~3 ),
	.regout(\Z80|reg_d|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[3] .lut_mask = "ccf0";
defparam \Z80|reg_d|q0[3] .operation_mode = "normal";
defparam \Z80|reg_d|q0[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y20_N9
cyclone_lcell \Z80|reg_h|q0[3] (
// Equation(s):
// \Z80|reg_h|q0 [3] = DFFEAS((\Z80|loada_hl~2_combout  & (\Z80|asu|z [11])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q0 [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z [3], , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|asu|z [11]),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|reg_d|q0 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[3] .lut_mask = "dd88";
defparam \Z80|reg_h|q0[3] .operation_mode = "normal";
defparam \Z80|reg_h|q0[3] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[3] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N3
cyclone_lcell \Z80|reg_h|qx[3] (
// Equation(s):
// \Z80|reg_h|Mux4~0  = (\Z80|reg_l|q~1_combout  & (((P1_qx[3]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_h|q0 [3] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q0 [3]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~8_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux4~0 ),
	.regout(\Z80|reg_h|qx [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[3] .lut_mask = "cce2";
defparam \Z80|reg_h|qx[3] .operation_mode = "normal";
defparam \Z80|reg_h|qx[3] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[3] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N0
cyclone_lcell \Z80|reg_h|qy[3] (
// Equation(s):
// \Z80|reg_h|Mux4~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|Mux4~0  & ((P1_qy[3]))) # (!\Z80|reg_h|Mux4~0  & (\Z80|reg_h|q1 [3])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_h|Mux4~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q1 [3]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_h|qx~8_combout ),
	.datad(\Z80|reg_h|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux4~1 ),
	.regout(\Z80|reg_h|qy [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[3] .lut_mask = "f388";
defparam \Z80|reg_h|qy[3] .operation_mode = "normal";
defparam \Z80|reg_h|qy[3] .output_mode = "comb_only";
defparam \Z80|reg_h|qy[3] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qy[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y13_N2
cyclone_lcell \Z80|Selector4~0 (
// Equation(s):
// \Z80|Selector4~0_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|reg_r|q[3]~COMBOUT  & (!\Z80|Equal4~0_combout ))) # (!\Z80|sel3[0]~0_combout  & (((\Z80|Equal4~0_combout  & \Z80|reg_h|Mux4~1 ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[3]~COMBOUT ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|Equal4~0_combout ),
	.datad(\Z80|reg_h|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector4~0 .lut_mask = "3808";
defparam \Z80|Selector4~0 .operation_mode = "normal";
defparam \Z80|Selector4~0 .output_mode = "comb_only";
defparam \Z80|Selector4~0 .register_cascade_mode = "off";
defparam \Z80|Selector4~0 .sum_lutc_input = "datac";
defparam \Z80|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y13_N8
cyclone_lcell \Z80|alu|daah~0 (
// Equation(s):
// \Z80|alu|daah~0_combout  = (\Z80|inva~combout  & (!\Z80|Selector4~0_combout  & ((!\Z80|Selector5~0_combout ) # (!\Z80|Selector6~0_combout )))) # (!\Z80|inva~combout  & (\Z80|Selector4~0_combout  & ((\Z80|Selector6~0_combout ) # (\Z80|Selector5~0_combout 
// ))))

	.clk(gnd),
	.dataa(\Z80|Selector6~0_combout ),
	.datab(\Z80|inva~combout ),
	.datac(\Z80|Selector4~0_combout ),
	.datad(\Z80|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|daah~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|daah~0 .lut_mask = "342c";
defparam \Z80|alu|daah~0 .operation_mode = "normal";
defparam \Z80|alu|daah~0 .output_mode = "comb_only";
defparam \Z80|alu|daah~0 .register_cascade_mode = "off";
defparam \Z80|alu|daah~0 .sum_lutc_input = "datac";
defparam \Z80|alu|daah~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N7
cyclone_lcell \Z80|alu|daa1~0 (
// Equation(s):
// \Z80|alu|daa1~0_combout  = (\Z80|alu|a1[5]~2_combout ) # ((\Z80|alu|a1[6]~3_combout ) # ((\Z80|alu|daah~0_combout  & \Z80|alu|a1 [4])))

	.clk(gnd),
	.dataa(\Z80|alu|daah~0_combout ),
	.datab(\Z80|alu|a1 [4]),
	.datac(\Z80|alu|a1[5]~2_combout ),
	.datad(\Z80|alu|a1[6]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|daa1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|daa1~0 .lut_mask = "fff8";
defparam \Z80|alu|daa1~0 .operation_mode = "normal";
defparam \Z80|alu|daa1~0 .output_mode = "comb_only";
defparam \Z80|alu|daa1~0 .register_cascade_mode = "off";
defparam \Z80|alu|daa1~0 .sum_lutc_input = "datac";
defparam \Z80|alu|daa1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N8
cyclone_lcell \Z80|alu|daa1~1 (
// Equation(s):
// \Z80|alu|daa1~1_combout  = (\Z80|i_daa~combout  & ((\Z80|reg_f|q[0]~0 ) # ((\Z80|alu|a1 [7] & \Z80|alu|daa1~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_f|q[0]~0 ),
	.datab(\Z80|alu|a1 [7]),
	.datac(\Z80|i_daa~combout ),
	.datad(\Z80|alu|daa1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|daa1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|daa1~1 .lut_mask = "e0a0";
defparam \Z80|alu|daa1~1 .operation_mode = "normal";
defparam \Z80|alu|daa1~1 .output_mode = "comb_only";
defparam \Z80|alu|daa1~1 .register_cascade_mode = "off";
defparam \Z80|alu|daa1~1 .sum_lutc_input = "datac";
defparam \Z80|alu|daa1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N9
cyclone_lcell \Z80|sel_rld~2 (
// Equation(s):
// \Z80|sel_rld~2_combout  = (\Z80|self[1]~0_combout  & ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[3]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|inst_reg [3]))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|seq|inst_reg [3]),
	.datac(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datad(\Z80|self[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel_rld~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel_rld~2 .lut_mask = "e400";
defparam \Z80|sel_rld~2 .operation_mode = "normal";
defparam \Z80|sel_rld~2 .output_mode = "comb_only";
defparam \Z80|sel_rld~2 .register_cascade_mode = "off";
defparam \Z80|sel_rld~2 .sum_lutc_input = "datac";
defparam \Z80|sel_rld~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N0
cyclone_lcell \Z80|asu|c[10]~27 (
// Equation(s):
// \Z80|asu|c[10]~27_combout  = (\Z80|asu|b1 [7] & ((\Z80|Mux39~4_combout ) # (\Z80|asu|c[7]~26_combout  $ (\Z80|asu|comb~0_combout )))) # (!\Z80|asu|b1 [7] & (\Z80|Mux39~4_combout  & (\Z80|asu|c[7]~26_combout  $ (\Z80|asu|comb~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|asu|c[7]~26_combout ),
	.datac(\Z80|asu|comb~0_combout ),
	.datad(\Z80|Mux39~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[10]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[10]~27 .lut_mask = "be28";
defparam \Z80|asu|c[10]~27 .operation_mode = "normal";
defparam \Z80|asu|c[10]~27 .output_mode = "comb_only";
defparam \Z80|asu|c[10]~27 .register_cascade_mode = "off";
defparam \Z80|asu|c[10]~27 .sum_lutc_input = "datac";
defparam \Z80|asu|c[10]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N7
cyclone_lcell \Z80|asu|c[10]~28 (
// Equation(s):
// \Z80|asu|c[10]~28_combout  = ((\Z80|Mux37~3_combout  & (\Z80|Mux38~3_combout  & \Z80|asu|c[10]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Mux37~3_combout ),
	.datac(\Z80|Mux38~3_combout ),
	.datad(\Z80|asu|c[10]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[10]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[10]~28 .lut_mask = "c000";
defparam \Z80|asu|c[10]~28 .operation_mode = "normal";
defparam \Z80|asu|c[10]~28 .output_mode = "comb_only";
defparam \Z80|asu|c[10]~28 .register_cascade_mode = "off";
defparam \Z80|asu|c[10]~28 .sum_lutc_input = "datac";
defparam \Z80|asu|c[10]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N3
cyclone_lcell \Z80|asu|c[10]~29 (
// Equation(s):
// \Z80|asu|c[10]~29_combout  = ((!\Z80|Mux37~3_combout  & (!\Z80|Mux38~3_combout  & !\Z80|asu|c[10]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Mux37~3_combout ),
	.datac(\Z80|Mux38~3_combout ),
	.datad(\Z80|asu|c[10]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[10]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[10]~29 .lut_mask = "0003";
defparam \Z80|asu|c[10]~29 .operation_mode = "normal";
defparam \Z80|asu|c[10]~29 .output_mode = "comb_only";
defparam \Z80|asu|c[10]~29 .register_cascade_mode = "off";
defparam \Z80|asu|c[10]~29 .sum_lutc_input = "datac";
defparam \Z80|asu|c[10]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N4
cyclone_lcell \Z80|asu|c[11]~32 (
// Equation(s):
// \Z80|asu|c[11]~32_combout  = (\Z80|Mux36~3_combout  & ((\Z80|asu|b1 [7]) # ((\Z80|asu|c[10]~28_combout )))) # (!\Z80|Mux36~3_combout  & (\Z80|asu|b1 [7] & ((!\Z80|asu|c[10]~29_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux36~3_combout ),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|asu|c[10]~28_combout ),
	.datad(\Z80|asu|c[10]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[11]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[11]~32 .lut_mask = "a8ec";
defparam \Z80|asu|c[11]~32 .operation_mode = "normal";
defparam \Z80|asu|c[11]~32 .output_mode = "comb_only";
defparam \Z80|asu|c[11]~32 .register_cascade_mode = "off";
defparam \Z80|asu|c[11]~32 .sum_lutc_input = "datac";
defparam \Z80|asu|c[11]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N9
cyclone_lcell \Z80|reg_adrh|q[4] (
// Equation(s):
// \Z80|reg_adrh|q [4] = DFFEAS(((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[4]~COMBOUT )) # (!\Z80|load_adrh~combout  & ((\Z80|asu|z [12])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(vcc),
	.datac(\Z80|asu|z [12]),
	.datad(\Z80|load_adrh~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[4] .lut_mask = "aaf0";
defparam \Z80|reg_adrh|q[4] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[4] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N5
cyclone_lcell \Z80|reg_d|q1[4] (
// Equation(s):
// \Z80|reg_d|q0~5  = ((\Z80|load_d~1_combout  & ((\Z80|alu|z [4]))) # (!\Z80|load_d~1_combout  & (\Z80|asu|z [12])))
// \Z80|reg_d|q1 [4] = DFFEAS(\Z80|reg_d|q0~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [12]),
	.datab(vcc),
	.datac(\Z80|load_d~1_combout ),
	.datad(\Z80|alu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~5 ),
	.regout(\Z80|reg_d|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[4] .lut_mask = "fa0a";
defparam \Z80|reg_d|q1[4] .operation_mode = "normal";
defparam \Z80|reg_d|q1[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[4] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N0
cyclone_lcell \Z80|reg_d|q0[4] (
// Equation(s):
// \Z80|reg_d|q[4]~4  = ((\Z80|sel_exx~regout  & ((\Z80|reg_d|q1 [4]))) # (!\Z80|sel_exx~regout  & (L3_q0[4])))
// \Z80|reg_d|q0 [4] = DFFEAS(\Z80|reg_d|q[4]~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~5 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_d|q0~5 ),
	.datad(\Z80|reg_d|q1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[4]~4 ),
	.regout(\Z80|reg_d|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[4] .lut_mask = "fc30";
defparam \Z80|reg_d|q0[4] .operation_mode = "normal";
defparam \Z80|reg_d|q0[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y17_N1
cyclone_lcell \Z80|reg_h|qx~9 (
// Equation(s):
// \Z80|reg_h|qx~9_combout  = ((\Z80|loada_hl~2_combout  & ((\Z80|asu|z [12]))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q[4]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|reg_d|q[4]~4 ),
	.datad(\Z80|asu|z [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~9 .lut_mask = "fc30";
defparam \Z80|reg_h|qx~9 .operation_mode = "normal";
defparam \Z80|reg_h|qx~9 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~9 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~9 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y17_N2
cyclone_lcell \Z80|reg_h|qy[4] (
// Equation(s):
// \Z80|reg_h|qx~10  = ((\Z80|load_h~3_combout  & (\Z80|alu|z [4])) # (!\Z80|load_h~3_combout  & ((\Z80|reg_h|qx~9_combout ))))
// \Z80|reg_h|qy [4] = DFFEAS(\Z80|reg_h|qx~10 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|qy[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_h~3_combout ),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|reg_h|qx~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~10 ),
	.regout(\Z80|reg_h|qy [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[4] .lut_mask = "f3c0";
defparam \Z80|reg_h|qy[4] .operation_mode = "normal";
defparam \Z80|reg_h|qy[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_h|qy[4] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[4] .sum_lutc_input = "datac";
defparam \Z80|reg_h|qy[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y20_N3
cyclone_lcell \Z80|reg_h|q1[4] (
// Equation(s):
// \Z80|reg_h|q1 [4] = DFFEAS((\Z80|loada_hl~2_combout  & (\Z80|asu|z [12])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q1 [4])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z [4], , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [12]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|reg_d|q1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[4] .lut_mask = "bb88";
defparam \Z80|reg_h|q1[4] .operation_mode = "normal";
defparam \Z80|reg_h|q1[4] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[4] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y14_N5
cyclone_lcell \Z80|reg_h|q0[4] (
// Equation(s):
// \Z80|reg_h|q0 [4] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [12])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q0 [4])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z [4], , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q0 [4]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|asu|z [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[4] .lut_mask = "ee22";
defparam \Z80|reg_h|q0[4] .operation_mode = "normal";
defparam \Z80|reg_h|q0[4] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[4] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y17_N7
cyclone_lcell \Z80|reg_h|Mux3~0 (
// Equation(s):
// \Z80|reg_h|Mux3~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & (\Z80|reg_h|q1 [4])) # (!\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|q0 [4])))))

	.clk(gnd),
	.dataa(\Z80|reg_h|q1 [4]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|q0 [4]),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|Mux3~0 .lut_mask = "ee30";
defparam \Z80|reg_h|Mux3~0 .operation_mode = "normal";
defparam \Z80|reg_h|Mux3~0 .output_mode = "comb_only";
defparam \Z80|reg_h|Mux3~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|Mux3~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y17_N8
cyclone_lcell \Z80|reg_h|qx[4] (
// Equation(s):
// \Z80|reg_h|Mux3~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_h|Mux3~0_combout  & (\Z80|reg_h|qy [4])) # (!\Z80|reg_h|Mux3~0_combout  & ((P1_qx[4]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_h|Mux3~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|qy [4]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~10 ),
	.datad(\Z80|reg_h|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux3~1 ),
	.regout(\Z80|reg_h|qx [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[4] .lut_mask = "bbc0";
defparam \Z80|reg_h|qx[4] .operation_mode = "normal";
defparam \Z80|reg_h|qx[4] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[4] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y17_N9
cyclone_lcell \Z80|Mux35~0 (
// Equation(s):
// \Z80|Mux35~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|reg_h|Mux3~1 )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & ((\Z80|reg_h|Mux3~1 ))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_adrh|q [4]))))

	.clk(gnd),
	.dataa(\Z80|sel2[0]~7_combout ),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_adrh|q [4]),
	.datad(\Z80|reg_h|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux35~0 .lut_mask = "fe10";
defparam \Z80|Mux35~0 .operation_mode = "normal";
defparam \Z80|Mux35~0 .output_mode = "comb_only";
defparam \Z80|Mux35~0 .register_cascade_mode = "off";
defparam \Z80|Mux35~0 .sum_lutc_input = "datac";
defparam \Z80|Mux35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N5
cyclone_lcell \Z80|reg_b|q0[4] (
// Equation(s):
// \Z80|reg_b|q0~5  = (\Z80|load_b~1_combout  & (\Z80|alu|z [4])) # (!\Z80|load_b~1_combout  & (((\Z80|asu|z [12]))))
// \Z80|reg_b|q0 [4] = DFFEAS(\Z80|reg_b|q0~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|z [4]),
	.datab(\Z80|load_b~1_combout ),
	.datac(vcc),
	.datad(\Z80|asu|z [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~5 ),
	.regout(\Z80|reg_b|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[4] .lut_mask = "bb88";
defparam \Z80|reg_b|q0[4] .operation_mode = "normal";
defparam \Z80|reg_b|q0[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[4] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N6
cyclone_lcell \Z80|reg_b|q1[4] (
// Equation(s):
// \Z80|reg_b|q[4]~4  = (\Z80|sel_exx~regout  & (((L1_q1[4])))) # (!\Z80|sel_exx~regout  & (((\Z80|reg_b|q0 [4]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_exx~regout ),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~5 ),
	.datad(\Z80|reg_b|q0 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[4]~4 ),
	.regout(\Z80|reg_b|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[4] .lut_mask = "f5a0";
defparam \Z80|reg_b|q1[4] .operation_mode = "normal";
defparam \Z80|reg_b|q1[4] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y20_N3
cyclone_lcell \Z80|reg_sph|q[4] (
// Equation(s):
// \Z80|reg_sph|q [4] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[4]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [12])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(\Z80|load_sph~combout ),
	.datac(\reset~combout ),
	.datad(\Z80|asu|z [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[4] .lut_mask = "fbf8";
defparam \Z80|reg_sph|q[4] .operation_mode = "normal";
defparam \Z80|reg_sph|q[4] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N2
cyclone_lcell \Z80|Mux35~1 (
// Equation(s):
// \Z80|Mux35~1_combout  = (\Z80|sel2[0]~7_combout  & ((\Z80|reg_pch|q [4]) # ((\Z80|sel2[2]~4_combout )))) # (!\Z80|sel2[0]~7_combout  & (((\Z80|reg_sph|q [4] & !\Z80|sel2[2]~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [4]),
	.datab(\Z80|reg_sph|q [4]),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux35~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux35~1 .lut_mask = "f0ac";
defparam \Z80|Mux35~1 .operation_mode = "normal";
defparam \Z80|Mux35~1 .output_mode = "comb_only";
defparam \Z80|Mux35~1 .register_cascade_mode = "off";
defparam \Z80|Mux35~1 .sum_lutc_input = "datac";
defparam \Z80|Mux35~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y17_N3
cyclone_lcell \Z80|Mux35~2 (
// Equation(s):
// \Z80|Mux35~2_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux35~1_combout  & ((\Z80|reg_d|q[4]~4 ))) # (!\Z80|Mux35~1_combout  & (\Z80|reg_b|q[4]~4 )))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux35~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_b|q[4]~4 ),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_d|q[4]~4 ),
	.datad(\Z80|Mux35~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux35~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux35~2 .lut_mask = "f388";
defparam \Z80|Mux35~2 .operation_mode = "normal";
defparam \Z80|Mux35~2 .output_mode = "comb_only";
defparam \Z80|Mux35~2 .register_cascade_mode = "off";
defparam \Z80|Mux35~2 .sum_lutc_input = "datac";
defparam \Z80|Mux35~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y17_N4
cyclone_lcell \Z80|Mux35~3 (
// Equation(s):
// \Z80|Mux35~3_combout  = ((\Z80|sel2[1]~1_combout  & (\Z80|Mux35~0_combout )) # (!\Z80|sel2[1]~1_combout  & ((\Z80|Mux35~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|Mux35~0_combout ),
	.datad(\Z80|Mux35~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux35~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux35~3 .lut_mask = "f3c0";
defparam \Z80|Mux35~3 .operation_mode = "normal";
defparam \Z80|Mux35~3 .output_mode = "comb_only";
defparam \Z80|Mux35~3 .register_cascade_mode = "off";
defparam \Z80|Mux35~3 .sum_lutc_input = "datac";
defparam \Z80|Mux35~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N1
cyclone_lcell \Z80|asu|z[12] (
// Equation(s):
// \Z80|asu|z [12] = (\Z80|asu|b1 [7] $ (\Z80|asu|c[11]~32_combout  $ (\Z80|Mux35~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|asu|c[11]~32_combout ),
	.datad(\Z80|Mux35~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[12] .lut_mask = "c33c";
defparam \Z80|asu|z[12] .operation_mode = "normal";
defparam \Z80|asu|z[12] .output_mode = "comb_only";
defparam \Z80|asu|z[12] .register_cascade_mode = "off";
defparam \Z80|asu|z[12] .sum_lutc_input = "datac";
defparam \Z80|asu|z[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N8
cyclone_lcell \Z80|reg_pch|d[4]~4 (
// Equation(s):
// \Z80|reg_pch|d[4]~4_combout  = (\Z80|reg_adrl|q[4]~COMBOUT  & ((\Z80|load_pch~0_combout ) # ((\Z80|asu|z [12] & \Z80|loada_pc~3_combout )))) # (!\Z80|reg_adrl|q[4]~COMBOUT  & (((\Z80|asu|z [12] & \Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(\Z80|load_pch~0_combout ),
	.datac(\Z80|asu|z [12]),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[4]~4 .lut_mask = "f888";
defparam \Z80|reg_pch|d[4]~4 .operation_mode = "normal";
defparam \Z80|reg_pch|d[4]~4 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[4]~4 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[4]~4 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N1
cyclone_lcell \Z80|reg_pch|c[6]~5 (
// Equation(s):
// \Z80|reg_pch|c[6]~5_combout  = ((\Z80|reg_pch|c[2]~4_combout  & (\Z80|reg_pch|q [3] $ (\Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [3]),
	.datab(vcc),
	.datac(\Z80|dec_pc~combout ),
	.datad(\Z80|reg_pch|c[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[6]~5 .lut_mask = "5a00";
defparam \Z80|reg_pch|c[6]~5 .operation_mode = "normal";
defparam \Z80|reg_pch|c[6]~5 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[6]~5 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[6]~5 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N4
cyclone_lcell \Z80|reg_pch|q[4] (
// Equation(s):
// \Z80|reg_pch|q [4] = DFFEAS((\Z80|reg_pch|d[4]~4_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [4] $ (\Z80|reg_pch|c[6]~5_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [4]),
	.datab(\Z80|reg_pch|notload~combout ),
	.datac(\Z80|reg_pch|d[4]~4_combout ),
	.datad(\Z80|reg_pch|c[6]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[4] .lut_mask = "f1f2";
defparam \Z80|reg_pch|q[4] .operation_mode = "normal";
defparam \Z80|reg_pch|q[4] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N9
cyclone_lcell \Z80|reg_pch|c[4]~6 (
// Equation(s):
// \Z80|reg_pch|c[4]~6_combout  = (\Z80|reg_pch|c[2]~4_combout  & ((\Z80|reg_pch|q [3] & (!\Z80|dec_pc~combout  & \Z80|reg_pch|q [4])) # (!\Z80|reg_pch|q [3] & (\Z80|dec_pc~combout  & !\Z80|reg_pch|q [4]))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [3]),
	.datab(\Z80|dec_pc~combout ),
	.datac(\Z80|reg_pch|q [4]),
	.datad(\Z80|reg_pch|c[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[4]~6 .lut_mask = "2400";
defparam \Z80|reg_pch|c[4]~6 .operation_mode = "normal";
defparam \Z80|reg_pch|c[4]~6 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[4]~6 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[4]~6 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N2
cyclone_lcell \Z80|reg_pch|d[5]~5 (
// Equation(s):
// \Z80|reg_pch|d[5]~5_combout  = (\Z80|load_pch~0_combout  & ((\Z80|reg_adrl|q[5]~COMBOUT ) # ((\Z80|asu|z[13]~3_combout  & \Z80|loada_pc~3_combout )))) # (!\Z80|load_pch~0_combout  & (((\Z80|asu|z[13]~3_combout  & \Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_pch~0_combout ),
	.datab(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datac(\Z80|asu|z[13]~3_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[5]~5 .lut_mask = "f888";
defparam \Z80|reg_pch|d[5]~5 .operation_mode = "normal";
defparam \Z80|reg_pch|d[5]~5 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[5]~5 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[5]~5 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N3
cyclone_lcell \Z80|reg_pch|q[5] (
// Equation(s):
// \Z80|reg_pch|q [5] = DFFEAS((\Z80|reg_pch|d[5]~5_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [5] $ (\Z80|reg_pch|c[4]~6_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|notload~combout ),
	.datab(\Z80|reg_pch|q [5]),
	.datac(\Z80|reg_pch|c[4]~6_combout ),
	.datad(\Z80|reg_pch|d[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[5] .lut_mask = "ff14";
defparam \Z80|reg_pch|q[5] .operation_mode = "normal";
defparam \Z80|reg_pch|q[5] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N9
cyclone_lcell \Z80|sela_tmp~5 (
// Equation(s):
// \Z80|sela_tmp~5_combout  = (!\Z80|seq|Equal3~4_combout  & (((!\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|seq|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_tmp~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_tmp~5 .lut_mask = "0055";
defparam \Z80|sela_tmp~5 .operation_mode = "normal";
defparam \Z80|sela_tmp~5 .output_mode = "comb_only";
defparam \Z80|sela_tmp~5 .register_cascade_mode = "off";
defparam \Z80|sela_tmp~5 .sum_lutc_input = "datac";
defparam \Z80|sela_tmp~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N8
cyclone_lcell \Z80|sel1[0]~2 (
// Equation(s):
// \Z80|sel1[0]~2_combout  = (\Z80|comb~17_combout  & (\Z80|Decoder1~8_combout  & (!\Z80|i[3]~7  & \Z80|Decoder2~3_combout )))

	.clk(gnd),
	.dataa(\Z80|comb~17_combout ),
	.datab(\Z80|Decoder1~8_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|Decoder2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1[0]~2 .lut_mask = "0800";
defparam \Z80|sel1[0]~2 .operation_mode = "normal";
defparam \Z80|sel1[0]~2 .output_mode = "comb_only";
defparam \Z80|sel1[0]~2 .register_cascade_mode = "off";
defparam \Z80|sel1[0]~2 .sum_lutc_input = "datac";
defparam \Z80|sel1[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N9
cyclone_lcell \Z80|sel1l[1]~0 (
// Equation(s):
// \Z80|sel1l[1]~0_combout  = (\Z80|d_f~4_combout  & (((!\Z80|sela_tmp~5_combout  & \Z80|sel1[0]~2_combout )) # (!\Z80|sel3[0]~0_combout ))) # (!\Z80|d_f~4_combout  & (!\Z80|sela_tmp~5_combout  & ((\Z80|sel1[0]~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|d_f~4_combout ),
	.datab(\Z80|sela_tmp~5_combout ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|sel1[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[1]~0 .lut_mask = "3b0a";
defparam \Z80|sel1l[1]~0 .operation_mode = "normal";
defparam \Z80|sel1l[1]~0 .output_mode = "comb_only";
defparam \Z80|sel1l[1]~0 .register_cascade_mode = "off";
defparam \Z80|sel1l[1]~0 .sum_lutc_input = "datac";
defparam \Z80|sel1l[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N4
cyclone_lcell \Z80|sel1l[1]~3 (
// Equation(s):
// \Z80|sel1l[1]~3_combout  = (\Z80|sel1l[1]~0_combout ) # ((\Z80|sel1_e~2_combout ) # ((\Z80|sel1_d~2_combout ) # (!\Z80|sel1l[1]~2_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1l[1]~0_combout ),
	.datab(\Z80|sel1_e~2_combout ),
	.datac(\Z80|sel1l[1]~2_combout ),
	.datad(\Z80|sel1_d~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1l[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1l[1]~3 .lut_mask = "ffef";
defparam \Z80|sel1l[1]~3 .operation_mode = "normal";
defparam \Z80|sel1l[1]~3 .output_mode = "comb_only";
defparam \Z80|sel1l[1]~3 .register_cascade_mode = "off";
defparam \Z80|sel1l[1]~3 .sum_lutc_input = "datac";
defparam \Z80|sel1l[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N3
cyclone_lcell \Z80|Mux25~1 (
// Equation(s):
// \Z80|Mux25~1_combout  = (\Z80|sel_rrd~combout ) # ((\Z80|sel1l[2]~5_combout  & (\Z80|sel1l[1]~3_combout )) # (!\Z80|sel1l[2]~5_combout  & (!\Z80|sel1l[1]~3_combout  & !\Z80|sel1l[3]~9_combout )))

	.clk(gnd),
	.dataa(\Z80|sel_rrd~combout ),
	.datab(\Z80|sel1l[2]~5_combout ),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~1 .lut_mask = "eaeb";
defparam \Z80|Mux25~1 .operation_mode = "normal";
defparam \Z80|Mux25~1 .output_mode = "comb_only";
defparam \Z80|Mux25~1 .register_cascade_mode = "off";
defparam \Z80|Mux25~1 .sum_lutc_input = "datac";
defparam \Z80|Mux25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N4
cyclone_lcell \Z80|reg_i|q[7]~1 (
// Equation(s):
// \Z80|reg_i|q[7]~1_combout  = (\reset~combout ) # ((\Z80|Decoder1~14_combout  & (\Z80|i_rd~0_combout  & \Z80|seq|s_if~combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~14_combout ),
	.datab(\reset~combout ),
	.datac(\Z80|i_rd~0_combout ),
	.datad(\Z80|seq|s_if~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_i|q[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[7]~1 .lut_mask = "eccc";
defparam \Z80|reg_i|q[7]~1 .operation_mode = "normal";
defparam \Z80|reg_i|q[7]~1 .output_mode = "comb_only";
defparam \Z80|reg_i|q[7]~1 .register_cascade_mode = "off";
defparam \Z80|reg_i|q[7]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N1
cyclone_lcell \Z80|reg_i|q[5] (
// Equation(s):
// \Z80|reg_i|q [5] = DFFEAS((\Z80|reg_r|q[5]~COMBOUT  & (((\reset1~regout )) # (!\reset2~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_r|q[5]~COMBOUT ),
	.datab(\reset2~regout ),
	.datac(\reset1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[5] .lut_mask = "a2a2";
defparam \Z80|reg_i|q[5] .operation_mode = "normal";
defparam \Z80|reg_i|q[5] .output_mode = "reg_only";
defparam \Z80|reg_i|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N7
cyclone_lcell \Z80|Mux25~2 (
// Equation(s):
// \Z80|Mux25~2_combout  = (!\Z80|sel_rrd~combout  & (((\Z80|sel1l[2]~5_combout  & !\Z80|sel1l[3]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_rrd~combout ),
	.datab(vcc),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~2 .lut_mask = "0050";
defparam \Z80|Mux25~2 .operation_mode = "normal";
defparam \Z80|Mux25~2 .output_mode = "comb_only";
defparam \Z80|Mux25~2 .register_cascade_mode = "off";
defparam \Z80|Mux25~2 .sum_lutc_input = "datac";
defparam \Z80|Mux25~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N2
cyclone_lcell \Z80|reg_d|q1[5] (
// Equation(s):
// \Z80|reg_d|q0~6  = (\Z80|load_d~1_combout  & (((\Z80|alu|z[5]~37_combout ) # (\Z80|alu|z[5]~45_combout )))) # (!\Z80|load_d~1_combout  & (\Z80|asu|z[13]~3_combout ))
// \Z80|reg_d|q1 [5] = DFFEAS(\Z80|reg_d|q0~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z[13]~3_combout ),
	.datab(\Z80|load_d~1_combout ),
	.datac(\Z80|alu|z[5]~37_combout ),
	.datad(\Z80|alu|z[5]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~6 ),
	.regout(\Z80|reg_d|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[5] .lut_mask = "eee2";
defparam \Z80|reg_d|q1[5] .operation_mode = "normal";
defparam \Z80|reg_d|q1[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[5] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N0
cyclone_lcell \Z80|reg_d|q0[5] (
// Equation(s):
// \Z80|reg_d|q[5]~5  = ((\Z80|sel_exx~regout  & (\Z80|reg_d|q1 [5])) # (!\Z80|sel_exx~regout  & ((L3_q0[5]))))
// \Z80|reg_d|q0 [5] = DFFEAS(\Z80|reg_d|q[5]~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~6 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_d|q1 [5]),
	.datac(\Z80|reg_d|q0~6 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[5]~5 ),
	.regout(\Z80|reg_d|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[5] .lut_mask = "ccf0";
defparam \Z80|reg_d|q0[5] .operation_mode = "normal";
defparam \Z80|reg_d|q0[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y20_N7
cyclone_lcell \Z80|reg_h|q1[5] (
// Equation(s):
// \Z80|reg_h|q1 [5] = DFFEAS(((\Z80|loada_hl~2_combout  & (\Z80|asu|z[13]~3_combout )) # (!\Z80|loada_hl~2_combout  & ((\Z80|reg_d|q1 [5])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z[5]~39 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z[13]~3_combout ),
	.datab(\Z80|reg_d|q1 [5]),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|loada_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[5] .lut_mask = "aacc";
defparam \Z80|reg_h|q1[5] .operation_mode = "normal";
defparam \Z80|reg_h|q1[5] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[5] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y20_N0
cyclone_lcell \Z80|reg_h|qx~11 (
// Equation(s):
// \Z80|reg_h|qx~11_combout  = ((\Z80|loada_hl~2_combout  & ((\Z80|asu|z[13]~3_combout ))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q[5]~5 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|reg_d|q[5]~5 ),
	.datad(\Z80|asu|z[13]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~11 .lut_mask = "fc30";
defparam \Z80|reg_h|qx~11 .operation_mode = "normal";
defparam \Z80|reg_h|qx~11 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~11 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~11 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y15_N2
cyclone_lcell \Z80|reg_h|qx~12 (
// Equation(s):
// \Z80|reg_h|qx~12_combout  = (\Z80|load_h~3_combout  & ((\Z80|alu|z[5]~37_combout ) # ((\Z80|alu|z[5]~45_combout )))) # (!\Z80|load_h~3_combout  & (((\Z80|reg_h|qx~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|z[5]~37_combout ),
	.datab(\Z80|reg_h|qx~11_combout ),
	.datac(\Z80|alu|z[5]~45_combout ),
	.datad(\Z80|load_h~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~12 .lut_mask = "facc";
defparam \Z80|reg_h|qx~12 .operation_mode = "normal";
defparam \Z80|reg_h|qx~12 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~12 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~12 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y14_N4
cyclone_lcell \Z80|reg_h|q0[5] (
// Equation(s):
// \Z80|reg_h|q0 [5] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z[13]~3_combout )))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q0 [5])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z[5]~39 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q0 [5]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|asu|z[13]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[5] .lut_mask = "ee22";
defparam \Z80|reg_h|q0[5] .operation_mode = "normal";
defparam \Z80|reg_h|q0[5] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[5] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N1
cyclone_lcell \Z80|reg_h|qx[5] (
// Equation(s):
// \Z80|reg_h|Mux2~0  = (\Z80|reg_l|q~1_combout  & (((P1_qx[5]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_h|q0 [5] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q0 [5]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~12_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux2~0 ),
	.regout(\Z80|reg_h|qx [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[5] .lut_mask = "cce2";
defparam \Z80|reg_h|qx[5] .operation_mode = "normal";
defparam \Z80|reg_h|qx[5] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[5] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N5
cyclone_lcell \Z80|reg_h|qy[5] (
// Equation(s):
// \Z80|reg_h|Mux2~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|Mux2~0  & ((P1_qy[5]))) # (!\Z80|reg_h|Mux2~0  & (\Z80|reg_h|q1 [5])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_h|Mux2~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q1 [5]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_h|qx~12_combout ),
	.datad(\Z80|reg_h|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux2~1 ),
	.regout(\Z80|reg_h|qy [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[5] .lut_mask = "f388";
defparam \Z80|reg_h|qy[5] .operation_mode = "normal";
defparam \Z80|reg_h|qy[5] .output_mode = "comb_only";
defparam \Z80|reg_h|qy[5] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qy[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y13_N0
cyclone_lcell \Z80|Mux25~3 (
// Equation(s):
// \Z80|Mux25~3_combout  = (\Z80|sel_rrd~combout ) # ((\Z80|sel1l[3]~9_combout  & ((\Z80|sel1l[1]~3_combout ) # (\Z80|sel1l[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_rrd~combout ),
	.datab(\Z80|sel1l[1]~3_combout ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~3 .lut_mask = "feaa";
defparam \Z80|Mux25~3 .operation_mode = "normal";
defparam \Z80|Mux25~3 .output_mode = "comb_only";
defparam \Z80|Mux25~3 .register_cascade_mode = "off";
defparam \Z80|Mux25~3 .sum_lutc_input = "datac";
defparam \Z80|Mux25~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N2
cyclone_lcell \Z80|reg_b|q0[5] (
// Equation(s):
// \Z80|reg_b|q0~6  = (\Z80|load_b~1_combout  & (((\Z80|alu|z[5]~37_combout ) # (\Z80|alu|z[5]~45_combout )))) # (!\Z80|load_b~1_combout  & (\Z80|asu|z[13]~3_combout ))
// \Z80|reg_b|q0 [5] = DFFEAS(\Z80|reg_b|q0~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z[13]~3_combout ),
	.datab(\Z80|load_b~1_combout ),
	.datac(\Z80|alu|z[5]~37_combout ),
	.datad(\Z80|alu|z[5]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~6 ),
	.regout(\Z80|reg_b|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[5] .lut_mask = "eee2";
defparam \Z80|reg_b|q0[5] .operation_mode = "normal";
defparam \Z80|reg_b|q0[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[5] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N9
cyclone_lcell \Z80|reg_b|q1[5] (
// Equation(s):
// \Z80|reg_b|q[5]~5  = (\Z80|sel_exx~regout  & (((L1_q1[5])))) # (!\Z80|sel_exx~regout  & (((\Z80|reg_b|q0 [5]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_exx~regout ),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~6 ),
	.datad(\Z80|reg_b|q0 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[5]~5 ),
	.regout(\Z80|reg_b|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[5] .lut_mask = "f5a0";
defparam \Z80|reg_b|q1[5] .operation_mode = "normal";
defparam \Z80|reg_b|q1[5] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y11_N1
cyclone_lcell \Z80|reg_sph|q[5] (
// Equation(s):
// \Z80|reg_sph|q [5] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[5]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z[13]~3_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datab(\Z80|load_sph~combout ),
	.datac(\reset~combout ),
	.datad(\Z80|asu|z[13]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[5] .lut_mask = "fbf8";
defparam \Z80|reg_sph|q[5] .operation_mode = "normal";
defparam \Z80|reg_sph|q[5] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N1
cyclone_lcell \Z80|Mux25~4 (
// Equation(s):
// \Z80|Mux25~4_combout  = ((\Z80|sel_rrd~combout ) # ((\Z80|sel1l[2]~5_combout ) # (!\Z80|sel1l[3]~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel_rrd~combout ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~4 .lut_mask = "fcff";
defparam \Z80|Mux25~4 .operation_mode = "normal";
defparam \Z80|Mux25~4 .output_mode = "comb_only";
defparam \Z80|Mux25~4 .register_cascade_mode = "off";
defparam \Z80|Mux25~4 .sum_lutc_input = "datac";
defparam \Z80|Mux25~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N8
cyclone_lcell \Z80|Mux26~5 (
// Equation(s):
// \Z80|Mux26~5_combout  = (\Z80|Mux25~3_combout  & (((\Z80|Mux25~4_combout )))) # (!\Z80|Mux25~3_combout  & ((\Z80|Mux25~4_combout  & ((\Z80|reg_sph|q [5]))) # (!\Z80|Mux25~4_combout  & (\Z80|reg_b|q[5]~5 ))))

	.clk(gnd),
	.dataa(\Z80|reg_b|q[5]~5 ),
	.datab(\Z80|reg_sph|q [5]),
	.datac(\Z80|Mux25~3_combout ),
	.datad(\Z80|Mux25~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~5 .lut_mask = "fc0a";
defparam \Z80|Mux26~5 .operation_mode = "normal";
defparam \Z80|Mux26~5 .output_mode = "comb_only";
defparam \Z80|Mux26~5 .register_cascade_mode = "off";
defparam \Z80|Mux26~5 .sum_lutc_input = "datac";
defparam \Z80|Mux26~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N9
cyclone_lcell \Z80|Mux26~6 (
// Equation(s):
// \Z80|Mux26~6_combout  = (\Z80|Mux25~3_combout  & ((\Z80|Mux26~5_combout  & ((\Z80|reg_h|Mux2~1 ))) # (!\Z80|Mux26~5_combout  & (\Z80|reg_d|q[5]~5 )))) # (!\Z80|Mux25~3_combout  & (((\Z80|Mux26~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[5]~5 ),
	.datab(\Z80|reg_h|Mux2~1 ),
	.datac(\Z80|Mux25~3_combout ),
	.datad(\Z80|Mux26~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~6 .lut_mask = "cfa0";
defparam \Z80|Mux26~6 .operation_mode = "normal";
defparam \Z80|Mux26~6 .output_mode = "comb_only";
defparam \Z80|Mux26~6 .register_cascade_mode = "off";
defparam \Z80|Mux26~6 .sum_lutc_input = "datac";
defparam \Z80|Mux26~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N1
cyclone_lcell \Z80|Mux26~7 (
// Equation(s):
// \Z80|Mux26~7_combout  = (\Z80|Mux25~1_combout  & (((\Z80|Mux25~2_combout )))) # (!\Z80|Mux25~1_combout  & ((\Z80|Mux25~2_combout  & (\Z80|reg_i|q [5])) # (!\Z80|Mux25~2_combout  & ((\Z80|Mux26~6_combout )))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [5]),
	.datab(\Z80|Mux25~1_combout ),
	.datac(\Z80|Mux25~2_combout ),
	.datad(\Z80|Mux26~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~7 .lut_mask = "e3e0";
defparam \Z80|Mux26~7 .operation_mode = "normal";
defparam \Z80|Mux26~7 .output_mode = "comb_only";
defparam \Z80|Mux26~7 .register_cascade_mode = "off";
defparam \Z80|Mux26~7 .sum_lutc_input = "datac";
defparam \Z80|Mux26~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N2
cyclone_lcell \Z80|Mux26~8 (
// Equation(s):
// \Z80|Mux26~8_combout  = (\Z80|Mux25~1_combout  & ((\Z80|Mux26~7_combout  & ((\Z80|reg_pch|q [5]))) # (!\Z80|Mux26~7_combout  & (\Z80|reg_adrl|q[5]~COMBOUT )))) # (!\Z80|Mux25~1_combout  & (((\Z80|Mux26~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datab(\Z80|reg_pch|q [5]),
	.datac(\Z80|Mux25~1_combout ),
	.datad(\Z80|Mux26~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~8 .lut_mask = "cfa0";
defparam \Z80|Mux26~8 .operation_mode = "normal";
defparam \Z80|Mux26~8 .output_mode = "comb_only";
defparam \Z80|Mux26~8 .register_cascade_mode = "off";
defparam \Z80|Mux26~8 .sum_lutc_input = "datac";
defparam \Z80|Mux26~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N5
cyclone_lcell \Z80|reg_e|q1[5] (
// Equation(s):
// \Z80|reg_e|q0~6  = (\Z80|load_e~2_combout  & (((\Z80|alu|z[5]~37_combout ) # (\Z80|alu|z[5]~45_combout )))) # (!\Z80|load_e~2_combout  & (\Z80|asu|z [5]))
// \Z80|reg_e|q1 [5] = DFFEAS(\Z80|reg_e|q0~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_e~2_combout ),
	.datab(\Z80|asu|z [5]),
	.datac(\Z80|alu|z[5]~37_combout ),
	.datad(\Z80|alu|z[5]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~6 ),
	.regout(\Z80|reg_e|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[5] .lut_mask = "eee4";
defparam \Z80|reg_e|q1[5] .operation_mode = "normal";
defparam \Z80|reg_e|q1[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[5] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N9
cyclone_lcell \Z80|reg_e|q0[5] (
// Equation(s):
// \Z80|reg_e|q[5]~5  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [5]))) # (!\Z80|sel_exx~regout  & (L4_q0[5])))
// \Z80|reg_e|q0 [5] = DFFEAS(\Z80|reg_e|q[5]~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~6 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~6 ),
	.datad(\Z80|reg_e|q1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[5]~5 ),
	.regout(\Z80|reg_e|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[5] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[5] .operation_mode = "normal";
defparam \Z80|reg_e|q0[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y13_N6
cyclone_lcell \Z80|sel1h[1]~0 (
// Equation(s):
// \Z80|sel1h[1]~0_combout  = (((\Z80|sel1l[1]~3_combout ) # (\Z80|sel_rrd~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel_rrd~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel1h[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel1h[1]~0 .lut_mask = "fff0";
defparam \Z80|sel1h[1]~0 .operation_mode = "normal";
defparam \Z80|sel1h[1]~0 .output_mode = "comb_only";
defparam \Z80|sel1h[1]~0 .register_cascade_mode = "off";
defparam \Z80|sel1h[1]~0 .sum_lutc_input = "datac";
defparam \Z80|sel1h[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N2
cyclone_lcell \Z80|reg_c|q0[5] (
// Equation(s):
// \Z80|reg_c|q0~6  = (\Z80|load_c~1_combout  & ((\Z80|alu|z[5]~37_combout ) # ((\Z80|alu|z[5]~45_combout )))) # (!\Z80|load_c~1_combout  & (((\Z80|asu|z [5]))))
// \Z80|reg_c|q0 [5] = DFFEAS(\Z80|reg_c|q0~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_c~1_combout ),
	.datab(\Z80|alu|z[5]~37_combout ),
	.datac(\Z80|asu|z [5]),
	.datad(\Z80|alu|z[5]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~6 ),
	.regout(\Z80|reg_c|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[5] .lut_mask = "fad8";
defparam \Z80|reg_c|q0[5] .operation_mode = "normal";
defparam \Z80|reg_c|q0[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[5] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N9
cyclone_lcell \Z80|reg_c|q1[5] (
// Equation(s):
// \Z80|reg_c|q[5]~5  = (\Z80|sel_exx~regout  & (((L2_q1[5])))) # (!\Z80|sel_exx~regout  & (\Z80|reg_c|q0 [5]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_c|q0 [5]),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_c|q0~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[5]~5 ),
	.regout(\Z80|reg_c|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[5] .lut_mask = "e2e2";
defparam \Z80|reg_c|q1[5] .operation_mode = "normal";
defparam \Z80|reg_c|q1[5] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y18_N4
cyclone_lcell \Z80|reg_l|q1[5] (
// Equation(s):
// \Z80|reg_l|q1 [5] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [5]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [5]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z[5]~39 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q1 [5]),
	.datab(\Z80|asu|z [5]),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[5] .lut_mask = "ccaa";
defparam \Z80|reg_l|q1[5] .operation_mode = "normal";
defparam \Z80|reg_l|q1[5] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[5] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y15_N0
cyclone_lcell \Z80|reg_l|qx~11 (
// Equation(s):
// \Z80|reg_l|qx~11_combout  = ((\Z80|loadal~combout  & ((\Z80|asu|z [5]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q[5]~5 )))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[5]~5 ),
	.datab(vcc),
	.datac(\Z80|loadal~combout ),
	.datad(\Z80|asu|z [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~11 .lut_mask = "fa0a";
defparam \Z80|reg_l|qx~11 .operation_mode = "normal";
defparam \Z80|reg_l|qx~11 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~11 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~11 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N1
cyclone_lcell \Z80|reg_l|qx~12 (
// Equation(s):
// \Z80|reg_l|qx~12_combout  = (\Z80|load_l~2_combout  & ((\Z80|alu|z[5]~37_combout ) # ((\Z80|alu|z[5]~45_combout )))) # (!\Z80|load_l~2_combout  & (((\Z80|reg_l|qx~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|z[5]~37_combout ),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|alu|z[5]~45_combout ),
	.datad(\Z80|reg_l|qx~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~12 .lut_mask = "fbc8";
defparam \Z80|reg_l|qx~12 .operation_mode = "normal";
defparam \Z80|reg_l|qx~12 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~12 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~12 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N7
cyclone_lcell \Z80|reg_l|q0[5] (
// Equation(s):
// \Z80|reg_l|q0 [5] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [5]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q0 [5]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z[5]~39 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q0 [5]),
	.datab(\Z80|asu|z [5]),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[5] .lut_mask = "ccaa";
defparam \Z80|reg_l|q0[5] .operation_mode = "normal";
defparam \Z80|reg_l|q0[5] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[5] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y14_N6
cyclone_lcell \Z80|reg_l|qx[5] (
// Equation(s):
// \Z80|reg_l|Mux2~0  = (\Z80|reg_l|q~1_combout  & (((P2_qx[5]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_l|q0 [5] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q0 [5]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|qx~12_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux2~0 ),
	.regout(\Z80|reg_l|qx [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[5] .lut_mask = "cce2";
defparam \Z80|reg_l|qx[5] .operation_mode = "normal";
defparam \Z80|reg_l|qx[5] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[5] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y14_N7
cyclone_lcell \Z80|reg_l|qy[5] (
// Equation(s):
// \Z80|reg_l|Mux2~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|Mux2~0  & ((P2_qy[5]))) # (!\Z80|reg_l|Mux2~0  & (\Z80|reg_l|q1 [5])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_l|Mux2~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q1 [5]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_l|qx~12_combout ),
	.datad(\Z80|reg_l|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux2~1 ),
	.regout(\Z80|reg_l|qy [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[5] .lut_mask = "f388";
defparam \Z80|reg_l|qy[5] .operation_mode = "normal";
defparam \Z80|reg_l|qy[5] .output_mode = "comb_only";
defparam \Z80|reg_l|qy[5] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[5] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qy[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y15_N9
cyclone_lcell \Z80|Mux25~0 (
// Equation(s):
// \Z80|Mux25~0_combout  = (!\Z80|sel_rrd~combout  & (((!\Z80|sel1l[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_rrd~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|sel1l[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~0 .lut_mask = "0055";
defparam \Z80|Mux25~0 .operation_mode = "normal";
defparam \Z80|Mux25~0 .output_mode = "comb_only";
defparam \Z80|Mux25~0 .register_cascade_mode = "off";
defparam \Z80|Mux25~0 .sum_lutc_input = "datac";
defparam \Z80|Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N2
cyclone_lcell \Z80|Mux26~0 (
// Equation(s):
// \Z80|Mux26~0_combout  = (\Z80|sel1h[1]~0_combout  & (((!\Z80|Mux25~0_combout )))) # (!\Z80|sel1h[1]~0_combout  & ((\Z80|Mux25~0_combout  & (\Z80|reg_c|q[5]~5 )) # (!\Z80|Mux25~0_combout  & ((\Z80|reg_l|Mux2~1 )))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[5]~5 ),
	.datab(\Z80|reg_l|Mux2~1 ),
	.datac(\Z80|sel1h[1]~0_combout ),
	.datad(\Z80|Mux25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~0 .lut_mask = "0afc";
defparam \Z80|Mux26~0 .operation_mode = "normal";
defparam \Z80|Mux26~0 .output_mode = "comb_only";
defparam \Z80|Mux26~0 .register_cascade_mode = "off";
defparam \Z80|Mux26~0 .sum_lutc_input = "datac";
defparam \Z80|Mux26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N3
cyclone_lcell \Z80|Mux26~1 (
// Equation(s):
// \Z80|Mux26~1_combout  = (\Z80|sel1h[1]~0_combout  & ((\Z80|Mux26~0_combout  & (\Z80|reg_r|q[5]~COMBOUT )) # (!\Z80|Mux26~0_combout  & ((\Z80|reg_e|q[5]~5 ))))) # (!\Z80|sel1h[1]~0_combout  & (((\Z80|Mux26~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[5]~COMBOUT ),
	.datab(\Z80|reg_e|q[5]~5 ),
	.datac(\Z80|sel1h[1]~0_combout ),
	.datad(\Z80|Mux26~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~1 .lut_mask = "afc0";
defparam \Z80|Mux26~1 .operation_mode = "normal";
defparam \Z80|Mux26~1 .output_mode = "comb_only";
defparam \Z80|Mux26~1 .register_cascade_mode = "off";
defparam \Z80|Mux26~1 .sum_lutc_input = "datac";
defparam \Z80|Mux26~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N0
cyclone_lcell \Z80|reg_spl|q[5] (
// Equation(s):
// \Z80|reg_spl|q [5] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & ((\Z80|reg_adrl|q[5]~COMBOUT ))) # (!\Z80|load_spl~combout  & (\Z80|asu|z [5]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|asu|z [5]),
	.datac(\Z80|load_spl~combout ),
	.datad(\Z80|reg_adrl|q[5]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[5] .lut_mask = "feae";
defparam \Z80|reg_spl|q[5] .operation_mode = "normal";
defparam \Z80|reg_spl|q[5] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N1
cyclone_lcell \Z80|sela_hl~0 (
// Equation(s):
// \Z80|sela_hl~0_combout  = (\Z80|i[2]~5 ) # ((\Z80|i[1]~0  $ (\Z80|i[0]~4 )) # (!\Z80|comb~14_combout ))

	.clk(gnd),
	.dataa(\Z80|i[1]~0 ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_hl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_hl~0 .lut_mask = "dfef";
defparam \Z80|sela_hl~0 .operation_mode = "normal";
defparam \Z80|sela_hl~0 .output_mode = "comb_only";
defparam \Z80|sela_hl~0 .register_cascade_mode = "off";
defparam \Z80|sela_hl~0 .sum_lutc_input = "datac";
defparam \Z80|sela_hl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N1
cyclone_lcell \Z80|comb~18 (
// Equation(s):
// \Z80|comb~18_combout  = (\Z80|comb~16_combout  & (!\Z80|i_rd~combout  & ((!\Z80|i_rs_hl~0_combout ) # (!\Z80|i[7]~2 ))))

	.clk(gnd),
	.dataa(\Z80|i[7]~2 ),
	.datab(\Z80|i_rs_hl~0_combout ),
	.datac(\Z80|comb~16_combout ),
	.datad(\Z80|i_rd~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~18 .lut_mask = "0070";
defparam \Z80|comb~18 .operation_mode = "normal";
defparam \Z80|comb~18 .output_mode = "comb_only";
defparam \Z80|comb~18 .register_cascade_mode = "off";
defparam \Z80|comb~18 .sum_lutc_input = "datac";
defparam \Z80|comb~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N4
cyclone_lcell \Z80|i_rst (
// Equation(s):
// \Z80|i_rst~combout  = (\Z80|comb~22_combout  & (\Z80|i[1]~0  & (\Z80|i[2]~5  & \Z80|i[0]~4 )))

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|i[2]~5 ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_rst~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_rst .lut_mask = "8000";
defparam \Z80|i_rst .operation_mode = "normal";
defparam \Z80|i_rst .output_mode = "comb_only";
defparam \Z80|i_rst .register_cascade_mode = "off";
defparam \Z80|i_rst .sum_lutc_input = "datac";
defparam \Z80|i_rst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y15_N5
cyclone_lcell \Z80|load_data~0 (
// Equation(s):
// \Z80|load_data~0_combout  = (\Z80|seq|s_imm1~combout  & ((\Z80|sel1[0]~1_combout ) # ((\Z80|hv2~0_combout  & \Z80|i_ldhln~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|seq|s_imm1~combout ),
	.datac(\Z80|i_ldhln~4_combout ),
	.datad(\Z80|sel1[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_data~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_data~0 .lut_mask = "cc80";
defparam \Z80|load_data~0 .operation_mode = "normal";
defparam \Z80|load_data~0 .output_mode = "comb_only";
defparam \Z80|load_data~0 .register_cascade_mode = "off";
defparam \Z80|load_data~0 .sum_lutc_input = "datac";
defparam \Z80|load_data~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N5
cyclone_lcell \Z80|load_data~1 (
// Equation(s):
// \Z80|load_data~1_combout  = (\Z80|comb~31_combout ) # ((\Z80|load_data~0_combout ) # ((\Z80|i_rst~combout  & \Z80|seq|s_if~combout )))

	.clk(gnd),
	.dataa(\Z80|i_rst~combout ),
	.datab(\Z80|comb~31_combout ),
	.datac(\Z80|load_data~0_combout ),
	.datad(\Z80|seq|s_if~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_data~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_data~1 .lut_mask = "fefc";
defparam \Z80|load_data~1 .operation_mode = "normal";
defparam \Z80|load_data~1 .output_mode = "comb_only";
defparam \Z80|load_data~1 .register_cascade_mode = "off";
defparam \Z80|load_data~1 .sum_lutc_input = "datac";
defparam \Z80|load_data~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N1
cyclone_lcell \Z80|load_data~2 (
// Equation(s):
// \Z80|load_data~2_combout  = (\Z80|load_data~1_combout ) # ((\Z80|seq|s_mr1~combout  & ((!\Z80|comb~18_combout ) # (!\Z80|sela_hl~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sela_hl~0_combout ),
	.datab(\Z80|seq|s_mr1~combout ),
	.datac(\Z80|comb~18_combout ),
	.datad(\Z80|load_data~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_data~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_data~2 .lut_mask = "ff4c";
defparam \Z80|load_data~2 .operation_mode = "normal";
defparam \Z80|load_data~2 .output_mode = "comb_only";
defparam \Z80|load_data~2 .register_cascade_mode = "off";
defparam \Z80|load_data~2 .sum_lutc_input = "datac";
defparam \Z80|load_data~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N9
cyclone_lcell \Z80|reg_data|q[5] (
// Equation(s):
// \Z80|alu|z[5]~39  = (\Z80|alu|z[5]~37_combout ) # ((\Z80|alu|z[5]~38_combout  & ((\Z80|alu|z[5]~36_combout ) # (!\Z80|ec~5_combout ))))
// \Z80|reg_data|q [5] = DFFEAS(\Z80|alu|z[5]~39 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|ec~5_combout ),
	.datab(\Z80|alu|z[5]~38_combout ),
	.datac(\Z80|alu|z[5]~36_combout ),
	.datad(\Z80|alu|z[5]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~39 ),
	.regout(\Z80|reg_data|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[5] .lut_mask = "ffc4";
defparam \Z80|reg_data|q[5] .operation_mode = "normal";
defparam \Z80|reg_data|q[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N6
cyclone_lcell \Z80|Mux26~2 (
// Equation(s):
// \Z80|Mux26~2_combout  = (\Z80|sel1h[1]~0_combout  & ((\Z80|reg_spl|q [5]) # ((!\Z80|Mux25~0_combout )))) # (!\Z80|sel1h[1]~0_combout  & (((\Z80|reg_data|q [5] & \Z80|Mux25~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [5]),
	.datab(\Z80|reg_data|q [5]),
	.datac(\Z80|sel1h[1]~0_combout ),
	.datad(\Z80|Mux25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~2 .lut_mask = "acf0";
defparam \Z80|Mux26~2 .operation_mode = "normal";
defparam \Z80|Mux26~2 .output_mode = "comb_only";
defparam \Z80|Mux26~2 .register_cascade_mode = "off";
defparam \Z80|Mux26~2 .sum_lutc_input = "datac";
defparam \Z80|Mux26~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N0
cyclone_lcell \Z80|Mux26~3 (
// Equation(s):
// \Z80|Mux26~3_combout  = (\Z80|Mux25~0_combout  & (((\Z80|Mux26~2_combout )))) # (!\Z80|Mux25~0_combout  & ((\Z80|Mux26~2_combout  & ((\Z80|reg_pcl|q [5]))) # (!\Z80|Mux26~2_combout  & (\Z80|reg_r|q [5]))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [5]),
	.datab(\Z80|Mux25~0_combout ),
	.datac(\Z80|reg_pcl|q [5]),
	.datad(\Z80|Mux26~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~3 .lut_mask = "fc22";
defparam \Z80|Mux26~3 .operation_mode = "normal";
defparam \Z80|Mux26~3 .output_mode = "comb_only";
defparam \Z80|Mux26~3 .register_cascade_mode = "off";
defparam \Z80|Mux26~3 .sum_lutc_input = "datac";
defparam \Z80|Mux26~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N5
cyclone_lcell \Z80|Mux26~4 (
// Equation(s):
// \Z80|Mux26~4_combout  = (\Z80|sel1l[3]~9_combout  & (\Z80|Mux26~1_combout )) # (!\Z80|sel1l[3]~9_combout  & ((\Z80|sel_rrd~combout  & (\Z80|Mux26~1_combout )) # (!\Z80|sel_rrd~combout  & ((\Z80|Mux26~3_combout )))))

	.clk(gnd),
	.dataa(\Z80|Mux26~1_combout ),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|sel_rrd~combout ),
	.datad(\Z80|Mux26~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~4 .lut_mask = "aba8";
defparam \Z80|Mux26~4 .operation_mode = "normal";
defparam \Z80|Mux26~4 .output_mode = "comb_only";
defparam \Z80|Mux26~4 .register_cascade_mode = "off";
defparam \Z80|Mux26~4 .sum_lutc_input = "datac";
defparam \Z80|Mux26~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N6
cyclone_lcell \Z80|Mux26~9 (
// Equation(s):
// \Z80|Mux26~9_combout  = (\Z80|sel_rld~2_combout  & (((\Z80|Mux26~4_combout )))) # (!\Z80|sel_rld~2_combout  & ((\Z80|sel1l[0]~12_combout  & (\Z80|Mux26~8_combout )) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|Mux26~4_combout )))))

	.clk(gnd),
	.dataa(\Z80|sel_rld~2_combout ),
	.datab(\Z80|sel1l[0]~12_combout ),
	.datac(\Z80|Mux26~8_combout ),
	.datad(\Z80|Mux26~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux26~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux26~9 .lut_mask = "fb40";
defparam \Z80|Mux26~9 .operation_mode = "normal";
defparam \Z80|Mux26~9 .output_mode = "comb_only";
defparam \Z80|Mux26~9 .register_cascade_mode = "off";
defparam \Z80|Mux26~9 .sum_lutc_input = "datac";
defparam \Z80|Mux26~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N5
cyclone_lcell \Z80|alu|b1[5]~14 (
// Equation(s):
// \Z80|alu|b1[5]~14_combout  = \Z80|sub~combout  $ (((\Z80|alu|daa1~1_combout ) # ((!\Z80|i_daa~combout  & \Z80|Mux26~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_daa~combout ),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|alu|daa1~1_combout ),
	.datad(\Z80|Mux26~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[5]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[5]~14 .lut_mask = "393c";
defparam \Z80|alu|b1[5]~14 .operation_mode = "normal";
defparam \Z80|alu|b1[5]~14 .output_mode = "comb_only";
defparam \Z80|alu|b1[5]~14 .register_cascade_mode = "off";
defparam \Z80|alu|b1[5]~14 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[5]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N6
cyclone_lcell \Z80|alu|b1[5]~15 (
// Equation(s):
// \Z80|alu|b1[5]~15_combout  = (\Z80|Decoder1~13_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1[5]~14_combout )))) # (!\Z80|Decoder1~13_combout  & (((\Z80|alu|b1[5]~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|alu|b1[0]~0_combout ),
	.datac(\Z80|res~0_combout ),
	.datad(\Z80|alu|b1[5]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[5]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[5]~15 .lut_mask = "df88";
defparam \Z80|alu|b1[5]~15 .operation_mode = "normal";
defparam \Z80|alu|b1[5]~15 .output_mode = "comb_only";
defparam \Z80|alu|b1[5]~15 .register_cascade_mode = "off";
defparam \Z80|alu|b1[5]~15 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[5]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N9
cyclone_lcell \Z80|alu|z[5]~35 (
// Equation(s):
// \Z80|alu|z[5]~35_combout  = (\Z80|s_xor~combout  & (\Z80|ec~5_combout  & (\Z80|alu|a1[5]~2_combout  $ (!\Z80|alu|b1[5]~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1[5]~2_combout ),
	.datab(\Z80|s_xor~combout ),
	.datac(\Z80|ec~5_combout ),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~35 .lut_mask = "8040";
defparam \Z80|alu|z[5]~35 .operation_mode = "normal";
defparam \Z80|alu|z[5]~35 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~35 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~35 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N1
cyclone_lcell \Z80|s_or (
// Equation(s):
// \Z80|s_or~combout  = (\Z80|s_and~combout ) # ((\Z80|rs~combout ) # ((\Z80|s_xor~combout )))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|rs~combout ),
	.datac(vcc),
	.datad(\Z80|s_xor~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|s_or~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|s_or .lut_mask = "ffee";
defparam \Z80|s_or .operation_mode = "normal";
defparam \Z80|s_or .output_mode = "comb_only";
defparam \Z80|s_or .register_cascade_mode = "off";
defparam \Z80|s_or .sum_lutc_input = "datac";
defparam \Z80|s_or .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N7
cyclone_lcell \Z80|alu|z[5]~33 (
// Equation(s):
// \Z80|alu|z[5]~33_combout  = (\Z80|alu|a1[5]~2_combout  & (((\Z80|s_and~combout  & \Z80|alu|b1[5]~15_combout )) # (!\Z80|s_or~combout ))) # (!\Z80|alu|a1[5]~2_combout  & (((!\Z80|s_or~combout  & \Z80|alu|b1[5]~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|alu|a1[5]~2_combout ),
	.datac(\Z80|s_or~combout ),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~33 .lut_mask = "8f0c";
defparam \Z80|alu|z[5]~33 .operation_mode = "normal";
defparam \Z80|alu|z[5]~33 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~33 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~33 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N4
cyclone_lcell \Z80|reg_c|q0[6] (
// Equation(s):
// \Z80|reg_c|q0~7  = ((\Z80|load_c~1_combout  & ((\Z80|alu|z[6]~47 ))) # (!\Z80|load_c~1_combout  & (\Z80|asu|z [6])))
// \Z80|reg_c|q0 [6] = DFFEAS(\Z80|reg_c|q0~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [6]),
	.datab(vcc),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|load_c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~7 ),
	.regout(\Z80|reg_c|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[6] .lut_mask = "f0aa";
defparam \Z80|reg_c|q0[6] .operation_mode = "normal";
defparam \Z80|reg_c|q0[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[6] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N3
cyclone_lcell \Z80|reg_c|q1[6] (
// Equation(s):
// \Z80|reg_c|q[6]~6  = ((\Z80|sel_exx~regout  & ((L2_q1[6]))) # (!\Z80|sel_exx~regout  & (\Z80|reg_c|q0 [6])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_c|q0 [6]),
	.datac(\Z80|reg_c|q0~7 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[6]~6 ),
	.regout(\Z80|reg_c|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[6] .lut_mask = "f0cc";
defparam \Z80|reg_c|q1[6] .operation_mode = "normal";
defparam \Z80|reg_c|q1[6] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y12_N1
cyclone_lcell \Z80|Mux25~5 (
// Equation(s):
// \Z80|Mux25~5_combout  = (\Z80|sel1h[1]~0_combout  & (!\Z80|Mux25~0_combout )) # (!\Z80|sel1h[1]~0_combout  & ((\Z80|Mux25~0_combout  & (\Z80|reg_c|q[6]~6 )) # (!\Z80|Mux25~0_combout  & ((\Z80|reg_l|Mux1~1 )))))

	.clk(gnd),
	.dataa(\Z80|sel1h[1]~0_combout ),
	.datab(\Z80|Mux25~0_combout ),
	.datac(\Z80|reg_c|q[6]~6 ),
	.datad(\Z80|reg_l|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~5 .lut_mask = "7362";
defparam \Z80|Mux25~5 .operation_mode = "normal";
defparam \Z80|Mux25~5 .output_mode = "comb_only";
defparam \Z80|Mux25~5 .register_cascade_mode = "off";
defparam \Z80|Mux25~5 .sum_lutc_input = "datac";
defparam \Z80|Mux25~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N9
cyclone_lcell \Z80|Mux25~6 (
// Equation(s):
// \Z80|Mux25~6_combout  = (\Z80|sel1h[1]~0_combout  & ((\Z80|Mux25~5_combout  & ((\Z80|reg_r|q[6]~COMBOUT ))) # (!\Z80|Mux25~5_combout  & (\Z80|reg_e|q[6]~6 )))) # (!\Z80|sel1h[1]~0_combout  & (((\Z80|Mux25~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[6]~6 ),
	.datab(\Z80|reg_r|q[6]~COMBOUT ),
	.datac(\Z80|sel1h[1]~0_combout ),
	.datad(\Z80|Mux25~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~6 .lut_mask = "cfa0";
defparam \Z80|Mux25~6 .operation_mode = "normal";
defparam \Z80|Mux25~6 .output_mode = "comb_only";
defparam \Z80|Mux25~6 .register_cascade_mode = "off";
defparam \Z80|Mux25~6 .sum_lutc_input = "datac";
defparam \Z80|Mux25~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N4
cyclone_lcell \Z80|reg_pcl|d[6]~11 (
// Equation(s):
// \Z80|reg_pcl|d[6]~11_combout  = (\Z80|asu|z [6] & ((\Z80|loada_pc~3_combout ) # ((\Z80|load_pcl~2_combout  & \Z80|alu|z[6]~47 )))) # (!\Z80|asu|z [6] & (\Z80|load_pcl~2_combout  & (\Z80|alu|z[6]~47 )))

	.clk(gnd),
	.dataa(\Z80|asu|z [6]),
	.datab(\Z80|load_pcl~2_combout ),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[6]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[6]~11 .lut_mask = "eac0";
defparam \Z80|reg_pcl|d[6]~11 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[6]~11 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[6]~11 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[6]~11 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[6]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N0
cyclone_lcell \Z80|reg_pcl|co~1 (
// Equation(s):
// \Z80|reg_pcl|co~1_combout  = ((\Z80|reg_pcl|c[4]~3_combout  & (\Z80|reg_pcl|q [5] $ (\Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [5]),
	.datab(vcc),
	.datac(\Z80|reg_pcl|c[4]~3_combout ),
	.datad(\Z80|dec_pc~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|co~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|co~1 .lut_mask = "50a0";
defparam \Z80|reg_pcl|co~1 .operation_mode = "normal";
defparam \Z80|reg_pcl|co~1 .output_mode = "comb_only";
defparam \Z80|reg_pcl|co~1 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|co~1 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|co~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N5
cyclone_lcell \Z80|reg_pcl|q[6] (
// Equation(s):
// \Z80|reg_pcl|q [6] = DFFEAS((\Z80|reg_pcl|d[6]~11_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [6] $ (\Z80|reg_pcl|co~1_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|notload~combout ),
	.datab(\Z80|reg_pcl|q [6]),
	.datac(\Z80|reg_pcl|d[6]~11_combout ),
	.datad(\Z80|reg_pcl|co~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[6] .lut_mask = "f1f4";
defparam \Z80|reg_pcl|q[6] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[6] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N1
cyclone_lcell \Z80|alu|z[6]~41 (
// Equation(s):
// \Z80|alu|z[6]~41_combout  = (\Z80|rs~combout  & ((\Z80|i[3]~7  & (\Z80|alu|b1[7]~2_combout )) # (!\Z80|i[3]~7  & ((\Z80|alu|b1[5]~15_combout )))))

	.clk(gnd),
	.dataa(\Z80|rs~combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|alu|b1[7]~2_combout ),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[6]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[6]~41 .lut_mask = "a280";
defparam \Z80|alu|z[6]~41 .operation_mode = "normal";
defparam \Z80|alu|z[6]~41 .output_mode = "comb_only";
defparam \Z80|alu|z[6]~41 .register_cascade_mode = "off";
defparam \Z80|alu|z[6]~41 .sum_lutc_input = "datac";
defparam \Z80|alu|z[6]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N8
cyclone_lcell \Z80|alu|tor[5] (
// Equation(s):
// \Z80|alu|tor [5] = ((\Z80|alu|a1[5]~2_combout ) # ((\Z80|alu|b1[5]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1[5]~2_combout ),
	.datac(vcc),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|tor [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|tor[5] .lut_mask = "ffcc";
defparam \Z80|alu|tor[5] .operation_mode = "normal";
defparam \Z80|alu|tor[5] .output_mode = "comb_only";
defparam \Z80|alu|tor[5] .register_cascade_mode = "off";
defparam \Z80|alu|tor[5] .sum_lutc_input = "datac";
defparam \Z80|alu|tor[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N7
cyclone_lcell \Z80|alu|c~10 (
// Equation(s):
// \Z80|alu|c~10_combout  = (\Z80|alu|a1[5]~2_combout  & ((\Z80|alu|b1[5]~15_combout ) # ((\Z80|alu|a1 [4] & \Z80|alu|b1[4]~11_combout )))) # (!\Z80|alu|a1[5]~2_combout  & (\Z80|alu|a1 [4] & (\Z80|alu|b1[4]~11_combout  & \Z80|alu|b1[5]~15_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|a1[5]~2_combout ),
	.datab(\Z80|alu|a1 [4]),
	.datac(\Z80|alu|b1[4]~11_combout ),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~10 .lut_mask = "ea80";
defparam \Z80|alu|c~10 .operation_mode = "normal";
defparam \Z80|alu|c~10 .output_mode = "comb_only";
defparam \Z80|alu|c~10 .register_cascade_mode = "off";
defparam \Z80|alu|c~10 .sum_lutc_input = "datac";
defparam \Z80|alu|c~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N0
cyclone_lcell \Z80|alu|a1[3] (
// Equation(s):
// \Z80|alu|a1 [3] = \Z80|Selector4~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|incdec8~combout  & \Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|incdec8~combout ),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|Selector4~0_combout ),
	.datad(\Z80|i_djnz~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[3] .lut_mask = "0f78";
defparam \Z80|alu|a1[3] .operation_mode = "normal";
defparam \Z80|alu|a1[3] .output_mode = "comb_only";
defparam \Z80|alu|a1[3] .register_cascade_mode = "off";
defparam \Z80|alu|a1[3] .sum_lutc_input = "datac";
defparam \Z80|alu|a1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N2
cyclone_lcell \Z80|alu|tor[3] (
// Equation(s):
// \Z80|alu|tor [3] = (\Z80|alu|a1 [3]) # (((\Z80|alu|b1[3]~13_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|a1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|alu|b1[3]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|tor [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|tor[3] .lut_mask = "ffaa";
defparam \Z80|alu|tor[3] .operation_mode = "normal";
defparam \Z80|alu|tor[3] .output_mode = "comb_only";
defparam \Z80|alu|tor[3] .register_cascade_mode = "off";
defparam \Z80|alu|tor[3] .sum_lutc_input = "datac";
defparam \Z80|alu|tor[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N5
cyclone_lcell \Z80|reg_i|q[1] (
// Equation(s):
// \Z80|reg_i|q [1] = DFFEAS((\Z80|reg_r|q[1]~COMBOUT  & (((\reset1~regout )) # (!\reset2~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_r|q[1]~COMBOUT ),
	.datab(\reset2~regout ),
	.datac(\reset1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[1] .lut_mask = "a2a2";
defparam \Z80|reg_i|q[1] .operation_mode = "normal";
defparam \Z80|reg_i|q[1] .output_mode = "reg_only";
defparam \Z80|reg_i|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y13_N0
cyclone_lcell \Z80|Mux30~0 (
// Equation(s):
// \Z80|Mux30~0_combout  = (\Z80|sel1l[3]~9_combout  & (((\Z80|sel1l[1]~3_combout )))) # (!\Z80|sel1l[3]~9_combout  & ((\Z80|sel1l[1]~3_combout  & ((\Z80|reg_pch|q [1]))) # (!\Z80|sel1l[1]~3_combout  & (\Z80|reg_i|q [1]))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [1]),
	.datab(\Z80|reg_pch|q [1]),
	.datac(\Z80|sel1l[3]~9_combout ),
	.datad(\Z80|sel1l[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~0 .lut_mask = "fc0a";
defparam \Z80|Mux30~0 .operation_mode = "normal";
defparam \Z80|Mux30~0 .output_mode = "comb_only";
defparam \Z80|Mux30~0 .register_cascade_mode = "off";
defparam \Z80|Mux30~0 .sum_lutc_input = "datac";
defparam \Z80|Mux30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y13_N9
cyclone_lcell \Z80|Mux30~1 (
// Equation(s):
// \Z80|Mux30~1_combout  = (\Z80|sel1l[3]~9_combout  & ((\Z80|Mux30~0_combout  & ((\Z80|reg_data|q [5]))) # (!\Z80|Mux30~0_combout  & (\Z80|reg_h|Mux6~1 )))) # (!\Z80|sel1l[3]~9_combout  & (((\Z80|Mux30~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux6~1 ),
	.datab(\Z80|reg_data|q [5]),
	.datac(\Z80|sel1l[3]~9_combout ),
	.datad(\Z80|Mux30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~1 .lut_mask = "cfa0";
defparam \Z80|Mux30~1 .operation_mode = "normal";
defparam \Z80|Mux30~1 .output_mode = "comb_only";
defparam \Z80|Mux30~1 .register_cascade_mode = "off";
defparam \Z80|Mux30~1 .sum_lutc_input = "datac";
defparam \Z80|Mux30~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y13_N2
cyclone_lcell \Z80|Mux30~7 (
// Equation(s):
// \Z80|Mux30~7_combout  = (\Z80|sel1l[3]~9_combout  & (((\Z80|sel1l[1]~3_combout )))) # (!\Z80|sel1l[3]~9_combout  & ((\Z80|sel1l[1]~3_combout  & (\Z80|reg_pcl|q [1])) # (!\Z80|sel1l[1]~3_combout  & ((\Z80|reg_r|q [1])))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [1]),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|reg_r|q [1]),
	.datad(\Z80|sel1l[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~7 .lut_mask = "ee30";
defparam \Z80|Mux30~7 .operation_mode = "normal";
defparam \Z80|Mux30~7 .output_mode = "comb_only";
defparam \Z80|Mux30~7 .register_cascade_mode = "off";
defparam \Z80|Mux30~7 .sum_lutc_input = "datac";
defparam \Z80|Mux30~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y13_N7
cyclone_lcell \Z80|Mux30~8 (
// Equation(s):
// \Z80|Mux30~8_combout  = (\Z80|sel1l[3]~9_combout  & ((\Z80|Mux30~7_combout  & (\Z80|reg_r|q[1]~COMBOUT )) # (!\Z80|Mux30~7_combout  & ((\Z80|reg_l|Mux6~1 ))))) # (!\Z80|sel1l[3]~9_combout  & (((\Z80|Mux30~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[1]~COMBOUT ),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|Mux30~7_combout ),
	.datad(\Z80|reg_l|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~8 .lut_mask = "bcb0";
defparam \Z80|Mux30~8 .operation_mode = "normal";
defparam \Z80|Mux30~8 .output_mode = "comb_only";
defparam \Z80|Mux30~8 .register_cascade_mode = "off";
defparam \Z80|Mux30~8 .sum_lutc_input = "datac";
defparam \Z80|Mux30~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N6
cyclone_lcell \Z80|Mux30~4 (
// Equation(s):
// \Z80|Mux30~4_combout  = (\Z80|sel1l[1]~3_combout  & (((\Z80|reg_sph|q [1]) # (\Z80|sel1l[3]~9_combout )))) # (!\Z80|sel1l[1]~3_combout  & (\Z80|reg_adrl|q[1]~COMBOUT  & ((!\Z80|sel1l[3]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datab(\Z80|reg_sph|q [1]),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~4 .lut_mask = "f0ca";
defparam \Z80|Mux30~4 .operation_mode = "normal";
defparam \Z80|Mux30~4 .output_mode = "comb_only";
defparam \Z80|Mux30~4 .register_cascade_mode = "off";
defparam \Z80|Mux30~4 .sum_lutc_input = "datac";
defparam \Z80|Mux30~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N7
cyclone_lcell \Z80|Mux30~5 (
// Equation(s):
// \Z80|Mux30~5_combout  = (\Z80|sel1l[3]~9_combout  & ((\Z80|Mux30~4_combout  & (\Z80|reg_d|q[1]~1 )) # (!\Z80|Mux30~4_combout  & ((\Z80|reg_b|q[1]~1 ))))) # (!\Z80|sel1l[3]~9_combout  & (((\Z80|Mux30~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[1]~1 ),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|reg_b|q[1]~1 ),
	.datad(\Z80|Mux30~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~5 .lut_mask = "bbc0";
defparam \Z80|Mux30~5 .operation_mode = "normal";
defparam \Z80|Mux30~5 .output_mode = "comb_only";
defparam \Z80|Mux30~5 .register_cascade_mode = "off";
defparam \Z80|Mux30~5 .sum_lutc_input = "datac";
defparam \Z80|Mux30~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N4
cyclone_lcell \Z80|reg_data|q[1] (
// Equation(s):
// \Z80|alu|z[1]~44  = (\Z80|alu|z[1]~12_combout ) # (((\Z80|alu|z[1]~13_combout ) # (\Z80|alu|z[1]~10_combout )))
// \Z80|reg_data|q [1] = DFFEAS(\Z80|alu|z[1]~44 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|z[1]~12_combout ),
	.datab(vcc),
	.datac(\Z80|alu|z[1]~13_combout ),
	.datad(\Z80|alu|z[1]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[1]~44 ),
	.regout(\Z80|reg_data|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[1] .lut_mask = "fffa";
defparam \Z80|reg_data|q[1] .operation_mode = "normal";
defparam \Z80|reg_data|q[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N2
cyclone_lcell \Z80|Mux30~2 (
// Equation(s):
// \Z80|Mux30~2_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|reg_spl|q [1]) # ((\Z80|sel1l[3]~9_combout )))) # (!\Z80|sel1l[1]~3_combout  & (((\Z80|reg_data|q [1] & !\Z80|sel1l[3]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [1]),
	.datab(\Z80|reg_data|q [1]),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~2 .lut_mask = "f0ac";
defparam \Z80|Mux30~2 .operation_mode = "normal";
defparam \Z80|Mux30~2 .output_mode = "comb_only";
defparam \Z80|Mux30~2 .register_cascade_mode = "off";
defparam \Z80|Mux30~2 .sum_lutc_input = "datac";
defparam \Z80|Mux30~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N5
cyclone_lcell \Z80|Mux30~3 (
// Equation(s):
// \Z80|Mux30~3_combout  = (\Z80|Mux30~2_combout  & (((\Z80|reg_e|q[1]~1 ) # (!\Z80|sel1l[3]~9_combout )))) # (!\Z80|Mux30~2_combout  & (\Z80|reg_c|q[1]~1  & ((\Z80|sel1l[3]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[1]~1 ),
	.datab(\Z80|reg_e|q[1]~1 ),
	.datac(\Z80|Mux30~2_combout ),
	.datad(\Z80|sel1l[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~3 .lut_mask = "caf0";
defparam \Z80|Mux30~3 .operation_mode = "normal";
defparam \Z80|Mux30~3 .output_mode = "comb_only";
defparam \Z80|Mux30~3 .register_cascade_mode = "off";
defparam \Z80|Mux30~3 .sum_lutc_input = "datac";
defparam \Z80|Mux30~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N0
cyclone_lcell \Z80|Mux30~6 (
// Equation(s):
// \Z80|Mux30~6_combout  = (\Z80|sel1l[2]~5_combout  & (!\Z80|sel1l[0]~12_combout )) # (!\Z80|sel1l[2]~5_combout  & ((\Z80|sel1l[0]~12_combout  & (\Z80|Mux30~5_combout )) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|Mux30~3_combout )))))

	.clk(gnd),
	.dataa(\Z80|sel1l[2]~5_combout ),
	.datab(\Z80|sel1l[0]~12_combout ),
	.datac(\Z80|Mux30~5_combout ),
	.datad(\Z80|Mux30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~6 .lut_mask = "7362";
defparam \Z80|Mux30~6 .operation_mode = "normal";
defparam \Z80|Mux30~6 .output_mode = "comb_only";
defparam \Z80|Mux30~6 .register_cascade_mode = "off";
defparam \Z80|Mux30~6 .sum_lutc_input = "datac";
defparam \Z80|Mux30~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N1
cyclone_lcell \Z80|Mux30~9 (
// Equation(s):
// \Z80|Mux30~9_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux30~6_combout  & ((\Z80|Mux30~8_combout ))) # (!\Z80|Mux30~6_combout  & (\Z80|Mux30~1_combout )))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux30~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[2]~5_combout ),
	.datab(\Z80|Mux30~1_combout ),
	.datac(\Z80|Mux30~8_combout ),
	.datad(\Z80|Mux30~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux30~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux30~9 .lut_mask = "f588";
defparam \Z80|Mux30~9 .operation_mode = "normal";
defparam \Z80|Mux30~9 .output_mode = "comb_only";
defparam \Z80|Mux30~9 .register_cascade_mode = "off";
defparam \Z80|Mux30~9 .sum_lutc_input = "datac";
defparam \Z80|Mux30~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N2
cyclone_lcell \Z80|alu|b1~6 (
// Equation(s):
// \Z80|alu|b1~6_combout  = \Z80|sub~combout  $ (((\Z80|i_daa~combout  & (\Z80|alu|b1~5 )) # (!\Z80|i_daa~combout  & ((\Z80|Mux30~9_combout )))))

	.clk(gnd),
	.dataa(\Z80|i_daa~combout ),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|alu|b1~5 ),
	.datad(\Z80|Mux30~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1~6 .lut_mask = "396c";
defparam \Z80|alu|b1~6 .operation_mode = "normal";
defparam \Z80|alu|b1~6 .output_mode = "comb_only";
defparam \Z80|alu|b1~6 .register_cascade_mode = "off";
defparam \Z80|alu|b1~6 .sum_lutc_input = "datac";
defparam \Z80|alu|b1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N3
cyclone_lcell \Z80|alu|b1[1]~7 (
// Equation(s):
// \Z80|alu|b1[1]~7_combout  = (\Z80|Decoder1~9_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1~6_combout )))) # (!\Z80|Decoder1~9_combout  & (((\Z80|alu|b1~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|res~0_combout ),
	.datab(\Z80|alu|b1[0]~0_combout ),
	.datac(\Z80|Decoder1~9_combout ),
	.datad(\Z80|alu|b1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[1]~7 .lut_mask = "dfc0";
defparam \Z80|alu|b1[1]~7 .operation_mode = "normal";
defparam \Z80|alu|b1[1]~7 .output_mode = "comb_only";
defparam \Z80|alu|b1[1]~7 .register_cascade_mode = "off";
defparam \Z80|alu|b1[1]~7 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N4
cyclone_lcell \Z80|alu|c~5 (
// Equation(s):
// \Z80|alu|c~5_combout  = ((\Z80|alu|a1[1]~0_combout  & ((\Z80|alu|b1[1]~7_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1[1]~0_combout ),
	.datac(vcc),
	.datad(\Z80|alu|b1[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~5 .lut_mask = "cc00";
defparam \Z80|alu|c~5 .operation_mode = "normal";
defparam \Z80|alu|c~5 .output_mode = "comb_only";
defparam \Z80|alu|c~5 .register_cascade_mode = "off";
defparam \Z80|alu|c~5 .sum_lutc_input = "datac";
defparam \Z80|alu|c~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N2
cyclone_lcell \Z80|alu|co[6]~5 (
// Equation(s):
// \Z80|alu|co[6]~5_combout  = (\Z80|alu|a1 [0] & (\Z80|alu|b1[0]~4_combout  & ((\Z80|alu|a1[1]~0_combout ) # (\Z80|alu|b1[1]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1[1]~0_combout ),
	.datab(\Z80|alu|a1 [0]),
	.datac(\Z80|alu|b1[0]~4_combout ),
	.datad(\Z80|alu|b1[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[6]~5 .lut_mask = "c080";
defparam \Z80|alu|co[6]~5 .operation_mode = "normal";
defparam \Z80|alu|co[6]~5 .output_mode = "comb_only";
defparam \Z80|alu|co[6]~5 .register_cascade_mode = "off";
defparam \Z80|alu|co[6]~5 .sum_lutc_input = "datac";
defparam \Z80|alu|co[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N6
cyclone_lcell \Z80|alu|tor[1] (
// Equation(s):
// \Z80|alu|tor [1] = ((\Z80|alu|b1[1]~7_combout ) # (\Z80|inva~combout  $ (\Z80|Selector6~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|inva~combout ),
	.datac(\Z80|Selector6~0_combout ),
	.datad(\Z80|alu|b1[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|tor [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|tor[1] .lut_mask = "ff3c";
defparam \Z80|alu|tor[1] .operation_mode = "normal";
defparam \Z80|alu|tor[1] .output_mode = "comb_only";
defparam \Z80|alu|tor[1] .register_cascade_mode = "off";
defparam \Z80|alu|tor[1] .sum_lutc_input = "datac";
defparam \Z80|alu|tor[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N0
cyclone_lcell \Z80|comb~45 (
// Equation(s):
// \Z80|comb~45_combout  = ((!\Z80|i[5]~1  & (\Z80|reg_f|q[0]~0  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|reg_f|q[0]~0 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~45 .lut_mask = "3000";
defparam \Z80|comb~45 .operation_mode = "normal";
defparam \Z80|comb~45 .output_mode = "comb_only";
defparam \Z80|comb~45 .register_cascade_mode = "off";
defparam \Z80|comb~45 .sum_lutc_input = "datac";
defparam \Z80|comb~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N4
cyclone_lcell \Z80|ci~0 (
// Equation(s):
// \Z80|ci~0_combout  = (\Z80|arith8~2_combout  & ((\Z80|comb~45_combout ) # ((\Z80|incdec8~combout  & !\Z80|i[0]~4 )))) # (!\Z80|arith8~2_combout  & (\Z80|incdec8~combout  & ((!\Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|arith8~2_combout ),
	.datab(\Z80|incdec8~combout ),
	.datac(\Z80|comb~45_combout ),
	.datad(\Z80|i[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|ci~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|ci~0 .lut_mask = "a0ec";
defparam \Z80|ci~0 .operation_mode = "normal";
defparam \Z80|ci~0 .output_mode = "comb_only";
defparam \Z80|ci~0 .register_cascade_mode = "off";
defparam \Z80|ci~0 .sum_lutc_input = "datac";
defparam \Z80|ci~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N7
cyclone_lcell \Z80|ci (
// Equation(s):
// \Z80|ci~combout  = (\Z80|ci~0_combout ) # ((!\Z80|sel3[0]~0_combout  & (\Z80|asu|comb~0_combout  $ (\Z80|asu|c[7]~26_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel3[0]~0_combout ),
	.datab(\Z80|ci~0_combout ),
	.datac(\Z80|asu|comb~0_combout ),
	.datad(\Z80|asu|c[7]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|ci~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|ci .lut_mask = "cddc";
defparam \Z80|ci .operation_mode = "normal";
defparam \Z80|ci .output_mode = "comb_only";
defparam \Z80|ci .register_cascade_mode = "off";
defparam \Z80|ci .sum_lutc_input = "datac";
defparam \Z80|ci .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N9
cyclone_lcell \Z80|alu|tor[0] (
// Equation(s):
// \Z80|alu|tor [0] = ((\Z80|alu|b1[0]~4_combout ) # (\Z80|inva~combout  $ (\Z80|Selector7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|inva~combout ),
	.datac(\Z80|Selector7~0_combout ),
	.datad(\Z80|alu|b1[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|tor [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|tor[0] .lut_mask = "ff3c";
defparam \Z80|alu|tor[0] .operation_mode = "normal";
defparam \Z80|alu|tor[0] .output_mode = "comb_only";
defparam \Z80|alu|tor[0] .register_cascade_mode = "off";
defparam \Z80|alu|tor[0] .sum_lutc_input = "datac";
defparam \Z80|alu|tor[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N2
cyclone_lcell \Z80|alu|z[2]~15 (
// Equation(s):
// \Z80|alu|z[2]~15_combout  = (\Z80|alu|tor [1] & (\Z80|alu|tor [0] & (\Z80|sub~combout  $ (\Z80|ci~combout ))))

	.clk(gnd),
	.dataa(\Z80|sub~combout ),
	.datab(\Z80|alu|tor [1]),
	.datac(\Z80|ci~combout ),
	.datad(\Z80|alu|tor [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[2]~15 .lut_mask = "4800";
defparam \Z80|alu|z[2]~15 .operation_mode = "normal";
defparam \Z80|alu|z[2]~15 .output_mode = "comb_only";
defparam \Z80|alu|z[2]~15 .register_cascade_mode = "off";
defparam \Z80|alu|z[2]~15 .sum_lutc_input = "datac";
defparam \Z80|alu|z[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N3
cyclone_lcell \Z80|alu|z[5]~48 (
// Equation(s):
// \Z80|alu|z[5]~48_combout  = ((\Z80|alu|c~5_combout ) # ((\Z80|alu|co[6]~5_combout ) # (\Z80|alu|z[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|c~5_combout ),
	.datac(\Z80|alu|co[6]~5_combout ),
	.datad(\Z80|alu|z[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~48 .lut_mask = "fffc";
defparam \Z80|alu|z[5]~48 .operation_mode = "normal";
defparam \Z80|alu|z[5]~48 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~48 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~48 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N4
cyclone_lcell \Z80|alu|z[5]~49 (
// Equation(s):
// \Z80|alu|z[5]~49_combout  = (\Z80|alu|tor [3] & ((\Z80|alu|a1[2]~1_combout  & ((\Z80|alu|b1[2]~9_combout ) # (\Z80|alu|z[5]~48_combout ))) # (!\Z80|alu|a1[2]~1_combout  & (\Z80|alu|b1[2]~9_combout  & \Z80|alu|z[5]~48_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|tor [3]),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|b1[2]~9_combout ),
	.datad(\Z80|alu|z[5]~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~49 .lut_mask = "a880";
defparam \Z80|alu|z[5]~49 .operation_mode = "normal";
defparam \Z80|alu|z[5]~49 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~49 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~49 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N1
cyclone_lcell \Z80|alu|z[6]~42 (
// Equation(s):
// \Z80|alu|z[6]~42_combout  = ((!\Z80|alu|z[5]~49_combout  & ((!\Z80|alu|b1[3]~13_combout ) # (!\Z80|alu|a1 [3]))))

	.clk(gnd),
	.dataa(\Z80|alu|a1 [3]),
	.datab(vcc),
	.datac(\Z80|alu|b1[3]~13_combout ),
	.datad(\Z80|alu|z[5]~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[6]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[6]~42 .lut_mask = "005f";
defparam \Z80|alu|z[6]~42 .operation_mode = "normal";
defparam \Z80|alu|z[6]~42 .output_mode = "comb_only";
defparam \Z80|alu|z[6]~42 .register_cascade_mode = "off";
defparam \Z80|alu|z[6]~42 .sum_lutc_input = "datac";
defparam \Z80|alu|z[6]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N7
cyclone_lcell \Z80|alu|z[6]~43 (
// Equation(s):
// \Z80|alu|z[6]~43_combout  = (!\Z80|alu|c~10_combout  & (((\Z80|alu|z[6]~42_combout ) # (!\Z80|alu|tor [4])) # (!\Z80|alu|tor [5])))

	.clk(gnd),
	.dataa(\Z80|alu|tor [5]),
	.datab(\Z80|alu|tor [4]),
	.datac(\Z80|alu|c~10_combout ),
	.datad(\Z80|alu|z[6]~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[6]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[6]~43 .lut_mask = "0f07";
defparam \Z80|alu|z[6]~43 .operation_mode = "normal";
defparam \Z80|alu|z[6]~43 .output_mode = "comb_only";
defparam \Z80|alu|z[6]~43 .register_cascade_mode = "off";
defparam \Z80|alu|z[6]~43 .sum_lutc_input = "datac";
defparam \Z80|alu|z[6]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N8
cyclone_lcell \Z80|alu|z[6]~46 (
// Equation(s):
// \Z80|alu|z[6]~46_combout  = \Z80|alu|a1[6]~3_combout  $ (\Z80|alu|b1[6]~17_combout  $ (((\Z80|ec~5_combout  & !\Z80|alu|z[6]~43_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1[6]~3_combout ),
	.datab(\Z80|alu|b1[6]~17_combout ),
	.datac(\Z80|ec~5_combout ),
	.datad(\Z80|alu|z[6]~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[6]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[6]~46 .lut_mask = "6696";
defparam \Z80|alu|z[6]~46 .operation_mode = "normal";
defparam \Z80|alu|z[6]~46 .output_mode = "comb_only";
defparam \Z80|alu|z[6]~46 .register_cascade_mode = "off";
defparam \Z80|alu|z[6]~46 .sum_lutc_input = "datac";
defparam \Z80|alu|z[6]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N4
cyclone_lcell \Z80|reg_data|q[6] (
// Equation(s):
// \Z80|alu|z[6]~47  = (\Z80|alu|z[6]~40_combout ) # ((\Z80|alu|z[6]~41_combout ) # ((\Z80|alu|z[6]~46_combout  & \Z80|s_xor~combout )))
// \Z80|reg_data|q [6] = DFFEAS(\Z80|alu|z[6]~47 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|z[6]~40_combout ),
	.datab(\Z80|alu|z[6]~41_combout ),
	.datac(\Z80|alu|z[6]~46_combout ),
	.datad(\Z80|s_xor~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[6]~47 ),
	.regout(\Z80|reg_data|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[6] .lut_mask = "feee";
defparam \Z80|reg_data|q[6] .operation_mode = "normal";
defparam \Z80|reg_data|q[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N3
cyclone_lcell \Z80|reg_spl|q[6] (
// Equation(s):
// \Z80|reg_spl|q [6] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & (\Z80|reg_adrl|q[6]~COMBOUT )) # (!\Z80|load_spl~combout  & ((\Z80|asu|z [6])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|load_spl~combout ),
	.datac(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datad(\Z80|asu|z [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[6] .lut_mask = "fbea";
defparam \Z80|reg_spl|q[6] .operation_mode = "normal";
defparam \Z80|reg_spl|q[6] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N5
cyclone_lcell \Z80|Mux25~7 (
// Equation(s):
// \Z80|Mux25~7_combout  = (\Z80|Mux25~0_combout  & ((\Z80|sel1h[1]~0_combout  & ((\Z80|reg_spl|q [6]))) # (!\Z80|sel1h[1]~0_combout  & (\Z80|reg_data|q [6])))) # (!\Z80|Mux25~0_combout  & (((\Z80|sel1h[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_data|q [6]),
	.datab(\Z80|Mux25~0_combout ),
	.datac(\Z80|sel1h[1]~0_combout ),
	.datad(\Z80|reg_spl|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~7 .lut_mask = "f838";
defparam \Z80|Mux25~7 .operation_mode = "normal";
defparam \Z80|Mux25~7 .output_mode = "comb_only";
defparam \Z80|Mux25~7 .register_cascade_mode = "off";
defparam \Z80|Mux25~7 .sum_lutc_input = "datac";
defparam \Z80|Mux25~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N6
cyclone_lcell \Z80|Mux25~8 (
// Equation(s):
// \Z80|Mux25~8_combout  = (\Z80|Mux25~0_combout  & (((\Z80|Mux25~7_combout )))) # (!\Z80|Mux25~0_combout  & ((\Z80|Mux25~7_combout  & (\Z80|reg_pcl|q [6])) # (!\Z80|Mux25~7_combout  & ((\Z80|reg_r|q [6])))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [6]),
	.datab(\Z80|Mux25~0_combout ),
	.datac(\Z80|reg_r|q [6]),
	.datad(\Z80|Mux25~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~8 .lut_mask = "ee30";
defparam \Z80|Mux25~8 .operation_mode = "normal";
defparam \Z80|Mux25~8 .output_mode = "comb_only";
defparam \Z80|Mux25~8 .register_cascade_mode = "off";
defparam \Z80|Mux25~8 .sum_lutc_input = "datac";
defparam \Z80|Mux25~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N7
cyclone_lcell \Z80|Mux25~9 (
// Equation(s):
// \Z80|Mux25~9_combout  = (\Z80|sel1l[3]~9_combout  & (((\Z80|Mux25~6_combout )))) # (!\Z80|sel1l[3]~9_combout  & ((\Z80|sel_rrd~combout  & (\Z80|Mux25~6_combout )) # (!\Z80|sel_rrd~combout  & ((\Z80|Mux25~8_combout )))))

	.clk(gnd),
	.dataa(\Z80|sel1l[3]~9_combout ),
	.datab(\Z80|sel_rrd~combout ),
	.datac(\Z80|Mux25~6_combout ),
	.datad(\Z80|Mux25~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~9 .lut_mask = "f1e0";
defparam \Z80|Mux25~9 .operation_mode = "normal";
defparam \Z80|Mux25~9 .output_mode = "comb_only";
defparam \Z80|Mux25~9 .register_cascade_mode = "off";
defparam \Z80|Mux25~9 .sum_lutc_input = "datac";
defparam \Z80|Mux25~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N2
cyclone_lcell \Z80|reg_i|q[6] (
// Equation(s):
// \Z80|reg_i|q [6] = DFFEAS(((\Z80|reg_r|q[6]~COMBOUT  & ((\reset1~regout ) # (!\reset2~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_r|q[6]~COMBOUT ),
	.datac(\reset2~regout ),
	.datad(\reset1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[6] .lut_mask = "cc0c";
defparam \Z80|reg_i|q[6] .operation_mode = "normal";
defparam \Z80|reg_i|q[6] .output_mode = "reg_only";
defparam \Z80|reg_i|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N2
cyclone_lcell \Z80|reg_adrh|q[6] (
// Equation(s):
// \Z80|reg_adrh|q [6] = DFFEAS(((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[6]~COMBOUT )) # (!\Z80|load_adrh~combout  & ((\Z80|asu|z [14])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datac(\Z80|load_adrh~combout ),
	.datad(\Z80|asu|z [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[6] .lut_mask = "cfc0";
defparam \Z80|reg_adrh|q[6] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[6] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N4
cyclone_lcell \Z80|reg_d|q1[6] (
// Equation(s):
// \Z80|reg_d|q0~7  = ((\Z80|load_d~1_combout  & ((\Z80|alu|z[6]~47 ))) # (!\Z80|load_d~1_combout  & (\Z80|asu|z [14])))
// \Z80|reg_d|q1 [6] = DFFEAS(\Z80|reg_d|q0~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_d~1_combout ),
	.datac(\Z80|asu|z [14]),
	.datad(\Z80|alu|z[6]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~7 ),
	.regout(\Z80|reg_d|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[6] .lut_mask = "fc30";
defparam \Z80|reg_d|q1[6] .operation_mode = "normal";
defparam \Z80|reg_d|q1[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[6] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y17_N2
cyclone_lcell \Z80|reg_d|q0[6] (
// Equation(s):
// \Z80|reg_d|q[6]~6  = (\Z80|sel_exx~regout  & (\Z80|reg_d|q1 [6])) # (!\Z80|sel_exx~regout  & (((L3_q0[6]))))
// \Z80|reg_d|q0 [6] = DFFEAS(\Z80|reg_d|q[6]~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~7 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [6]),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_d|q0~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[6]~6 ),
	.regout(\Z80|reg_d|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[6] .lut_mask = "b8b8";
defparam \Z80|reg_d|q0[6] .operation_mode = "normal";
defparam \Z80|reg_d|q0[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y17_N6
cyclone_lcell \Z80|reg_h|qx~13 (
// Equation(s):
// \Z80|reg_h|qx~13_combout  = ((\Z80|loada_hl~2_combout  & ((\Z80|asu|z [14]))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q[6]~6 )))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[6]~6 ),
	.datab(vcc),
	.datac(\Z80|loada_hl~2_combout ),
	.datad(\Z80|asu|z [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~13 .lut_mask = "fa0a";
defparam \Z80|reg_h|qx~13 .operation_mode = "normal";
defparam \Z80|reg_h|qx~13 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~13 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~13 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y17_N3
cyclone_lcell \Z80|reg_h|qy[6] (
// Equation(s):
// \Z80|reg_h|qx~14  = ((\Z80|load_h~3_combout  & ((\Z80|alu|z[6]~47 ))) # (!\Z80|load_h~3_combout  & (\Z80|reg_h|qx~13_combout )))
// \Z80|reg_h|qy [6] = DFFEAS(\Z80|reg_h|qx~14 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|qy[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|qx~13_combout ),
	.datab(vcc),
	.datac(\Z80|load_h~3_combout ),
	.datad(\Z80|alu|z[6]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~14 ),
	.regout(\Z80|reg_h|qy [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[6] .lut_mask = "fa0a";
defparam \Z80|reg_h|qy[6] .operation_mode = "normal";
defparam \Z80|reg_h|qy[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_h|qy[6] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[6] .sum_lutc_input = "datac";
defparam \Z80|reg_h|qy[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y20_N2
cyclone_lcell \Z80|reg_h|q1[6] (
// Equation(s):
// \Z80|reg_h|q1 [6] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [14])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q1 [6])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z[6]~47 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [6]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|asu|z [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[6] .lut_mask = "ee22";
defparam \Z80|reg_h|q1[6] .operation_mode = "normal";
defparam \Z80|reg_h|q1[6] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[6] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y20_N8
cyclone_lcell \Z80|reg_h|q0[6] (
// Equation(s):
// \Z80|reg_h|q0 [6] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [14])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q0 [6])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z[6]~47 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|reg_d|q0 [6]),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|asu|z [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[6] .lut_mask = "ee44";
defparam \Z80|reg_h|q0[6] .operation_mode = "normal";
defparam \Z80|reg_h|q0[6] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[6] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y17_N1
cyclone_lcell \Z80|reg_h|Mux1~0 (
// Equation(s):
// \Z80|reg_h|Mux1~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & (\Z80|reg_h|q1 [6])) # (!\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|q0 [6])))))

	.clk(gnd),
	.dataa(\Z80|reg_h|q1 [6]),
	.datab(\Z80|reg_h|q0 [6]),
	.datac(\Z80|reg_l|q~1_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|Mux1~0 .lut_mask = "fa0c";
defparam \Z80|reg_h|Mux1~0 .operation_mode = "normal";
defparam \Z80|reg_h|Mux1~0 .output_mode = "comb_only";
defparam \Z80|reg_h|Mux1~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|Mux1~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N9
cyclone_lcell \Z80|reg_h|qx[6] (
// Equation(s):
// \Z80|reg_h|Mux1~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_h|Mux1~0_combout  & (\Z80|reg_h|qy [6])) # (!\Z80|reg_h|Mux1~0_combout  & ((P1_qx[6]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_h|Mux1~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|qy [6]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~14 ),
	.datad(\Z80|reg_h|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux1~1 ),
	.regout(\Z80|reg_h|qx [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[6] .lut_mask = "bbc0";
defparam \Z80|reg_h|qx[6] .operation_mode = "normal";
defparam \Z80|reg_h|qx[6] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[6] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y14_N7
cyclone_lcell \Z80|Mux33~0 (
// Equation(s):
// \Z80|Mux33~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|reg_h|Mux1~1 )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & ((\Z80|reg_h|Mux1~1 ))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_adrh|q [6]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrh|q [6]),
	.datab(\Z80|sel2[0]~7_combout ),
	.datac(\Z80|reg_h|Mux1~1 ),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux33~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux33~0 .lut_mask = "f0e2";
defparam \Z80|Mux33~0 .operation_mode = "normal";
defparam \Z80|Mux33~0 .output_mode = "comb_only";
defparam \Z80|Mux33~0 .register_cascade_mode = "off";
defparam \Z80|Mux33~0 .sum_lutc_input = "datac";
defparam \Z80|Mux33~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N5
cyclone_lcell \Z80|reg_sph|q[6] (
// Equation(s):
// \Z80|reg_sph|q [6] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[6]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [14])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_sph~combout ),
	.datab(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datac(\reset~combout ),
	.datad(\Z80|asu|z [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[6] .lut_mask = "fdf8";
defparam \Z80|reg_sph|q[6] .operation_mode = "normal";
defparam \Z80|reg_sph|q[6] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N7
cyclone_lcell \Z80|Mux33~1 (
// Equation(s):
// \Z80|Mux33~1_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & (\Z80|reg_pch|q [6])) # (!\Z80|sel2[0]~7_combout  & ((\Z80|reg_sph|q [6])))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_pch|q [6]),
	.datac(\Z80|reg_sph|q [6]),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux33~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux33~1 .lut_mask = "ee50";
defparam \Z80|Mux33~1 .operation_mode = "normal";
defparam \Z80|Mux33~1 .output_mode = "comb_only";
defparam \Z80|Mux33~1 .register_cascade_mode = "off";
defparam \Z80|Mux33~1 .sum_lutc_input = "datac";
defparam \Z80|Mux33~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N3
cyclone_lcell \Z80|reg_b|q0[6] (
// Equation(s):
// \Z80|reg_b|q0~7  = ((\Z80|load_b~1_combout  & (\Z80|alu|z[6]~47 )) # (!\Z80|load_b~1_combout  & ((\Z80|asu|z [14]))))
// \Z80|reg_b|q0 [6] = DFFEAS(\Z80|reg_b|q0~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_b~1_combout ),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|asu|z [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~7 ),
	.regout(\Z80|reg_b|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[6] .lut_mask = "f3c0";
defparam \Z80|reg_b|q0[6] .operation_mode = "normal";
defparam \Z80|reg_b|q0[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[6] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N7
cyclone_lcell \Z80|reg_b|q1[6] (
// Equation(s):
// \Z80|reg_b|q[6]~6  = (\Z80|sel_exx~regout  & (((L1_q1[6])))) # (!\Z80|sel_exx~regout  & (((\Z80|reg_b|q0 [6]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_exx~regout ),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~7 ),
	.datad(\Z80|reg_b|q0 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[6]~6 ),
	.regout(\Z80|reg_b|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[6] .lut_mask = "f5a0";
defparam \Z80|reg_b|q1[6] .operation_mode = "normal";
defparam \Z80|reg_b|q1[6] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y14_N4
cyclone_lcell \Z80|Mux33~2 (
// Equation(s):
// \Z80|Mux33~2_combout  = (\Z80|Mux33~1_combout  & (((\Z80|reg_d|q[6]~6 )) # (!\Z80|sel2[2]~4_combout ))) # (!\Z80|Mux33~1_combout  & (\Z80|sel2[2]~4_combout  & (\Z80|reg_b|q[6]~6 )))

	.clk(gnd),
	.dataa(\Z80|Mux33~1_combout ),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_b|q[6]~6 ),
	.datad(\Z80|reg_d|q[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux33~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux33~2 .lut_mask = "ea62";
defparam \Z80|Mux33~2 .operation_mode = "normal";
defparam \Z80|Mux33~2 .output_mode = "comb_only";
defparam \Z80|Mux33~2 .register_cascade_mode = "off";
defparam \Z80|Mux33~2 .sum_lutc_input = "datac";
defparam \Z80|Mux33~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N1
cyclone_lcell \Z80|Mux33~3 (
// Equation(s):
// \Z80|Mux33~3_combout  = ((\Z80|sel2[1]~1_combout  & (\Z80|Mux33~0_combout )) # (!\Z80|sel2[1]~1_combout  & ((\Z80|Mux33~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux33~0_combout ),
	.datab(\Z80|Mux33~2_combout ),
	.datac(vcc),
	.datad(\Z80|sel2[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux33~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux33~3 .lut_mask = "aacc";
defparam \Z80|Mux33~3 .operation_mode = "normal";
defparam \Z80|Mux33~3 .output_mode = "comb_only";
defparam \Z80|Mux33~3 .register_cascade_mode = "off";
defparam \Z80|Mux33~3 .sum_lutc_input = "datac";
defparam \Z80|Mux33~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N8
cyclone_lcell \Z80|reg_adrh|q[5] (
// Equation(s):
// \Z80|reg_adrh|q [5] = DFFEAS((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[5]~COMBOUT )) # (!\Z80|load_adrh~combout  & (((\Z80|asu|z[13]~3_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_adrh~combout ),
	.datab(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datac(\Z80|asu|z[13]~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[5] .lut_mask = "d8d8";
defparam \Z80|reg_adrh|q[5] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[5] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N7
cyclone_lcell \Z80|Mux34~0 (
// Equation(s):
// \Z80|Mux34~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|reg_h|Mux2~1 )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & ((\Z80|reg_h|Mux2~1 ))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_adrh|q [5]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrh|q [5]),
	.datab(\Z80|reg_h|Mux2~1 ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux34~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux34~0 .lut_mask = "ccca";
defparam \Z80|Mux34~0 .operation_mode = "normal";
defparam \Z80|Mux34~0 .output_mode = "comb_only";
defparam \Z80|Mux34~0 .register_cascade_mode = "off";
defparam \Z80|Mux34~0 .sum_lutc_input = "datac";
defparam \Z80|Mux34~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N0
cyclone_lcell \Z80|Mux34~1 (
// Equation(s):
// \Z80|Mux34~1_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout ) # (\Z80|reg_b|q[5]~5 )))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_sph|q [5] & (!\Z80|sel2[0]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_sph|q [5]),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_b|q[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux34~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux34~1 .lut_mask = "aea4";
defparam \Z80|Mux34~1 .operation_mode = "normal";
defparam \Z80|Mux34~1 .output_mode = "comb_only";
defparam \Z80|Mux34~1 .register_cascade_mode = "off";
defparam \Z80|Mux34~1 .sum_lutc_input = "datac";
defparam \Z80|Mux34~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N5
cyclone_lcell \Z80|Mux34~2 (
// Equation(s):
// \Z80|Mux34~2_combout  = (\Z80|Mux34~1_combout  & (((\Z80|reg_d|q[5]~5 ) # (!\Z80|sel2[0]~7_combout )))) # (!\Z80|Mux34~1_combout  & (\Z80|reg_pch|q [5] & (\Z80|sel2[0]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [5]),
	.datab(\Z80|Mux34~1_combout ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_d|q[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux34~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux34~2 .lut_mask = "ec2c";
defparam \Z80|Mux34~2 .operation_mode = "normal";
defparam \Z80|Mux34~2 .output_mode = "comb_only";
defparam \Z80|Mux34~2 .register_cascade_mode = "off";
defparam \Z80|Mux34~2 .sum_lutc_input = "datac";
defparam \Z80|Mux34~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N4
cyclone_lcell \Z80|Mux34~3 (
// Equation(s):
// \Z80|Mux34~3_combout  = ((\Z80|sel2[1]~1_combout  & (\Z80|Mux34~0_combout )) # (!\Z80|sel2[1]~1_combout  & ((\Z80|Mux34~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|Mux34~0_combout ),
	.datad(\Z80|Mux34~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux34~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux34~3 .lut_mask = "f3c0";
defparam \Z80|Mux34~3 .operation_mode = "normal";
defparam \Z80|Mux34~3 .output_mode = "comb_only";
defparam \Z80|Mux34~3 .register_cascade_mode = "off";
defparam \Z80|Mux34~3 .sum_lutc_input = "datac";
defparam \Z80|Mux34~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N1
cyclone_lcell \Z80|asu|c[13]~33 (
// Equation(s):
// \Z80|asu|c[13]~33_combout  = (\Z80|asu|b1 [7] & ((\Z80|Mux37~3_combout ) # ((\Z80|Mux38~3_combout ) # (\Z80|asu|c[10]~27_combout )))) # (!\Z80|asu|b1 [7] & (\Z80|Mux37~3_combout  & (\Z80|Mux38~3_combout  & \Z80|asu|c[10]~27_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|Mux37~3_combout ),
	.datac(\Z80|Mux38~3_combout ),
	.datad(\Z80|asu|c[10]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[13]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[13]~33 .lut_mask = "eaa8";
defparam \Z80|asu|c[13]~33 .operation_mode = "normal";
defparam \Z80|asu|c[13]~33 .output_mode = "comb_only";
defparam \Z80|asu|c[13]~33 .register_cascade_mode = "off";
defparam \Z80|asu|c[13]~33 .sum_lutc_input = "datac";
defparam \Z80|asu|c[13]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N8
cyclone_lcell \Z80|asu|c[13]~34 (
// Equation(s):
// \Z80|asu|c[13]~34_combout  = (\Z80|Mux34~3_combout  & (\Z80|Mux35~3_combout  & (\Z80|Mux36~3_combout  & \Z80|asu|c[13]~33_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux34~3_combout ),
	.datab(\Z80|Mux35~3_combout ),
	.datac(\Z80|Mux36~3_combout ),
	.datad(\Z80|asu|c[13]~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[13]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[13]~34 .lut_mask = "8000";
defparam \Z80|asu|c[13]~34 .operation_mode = "normal";
defparam \Z80|asu|c[13]~34 .output_mode = "comb_only";
defparam \Z80|asu|c[13]~34 .register_cascade_mode = "off";
defparam \Z80|asu|c[13]~34 .sum_lutc_input = "datac";
defparam \Z80|asu|c[13]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N2
cyclone_lcell \Z80|asu|c[13]~35 (
// Equation(s):
// \Z80|asu|c[13]~35_combout  = (!\Z80|Mux34~3_combout  & (!\Z80|Mux35~3_combout  & (!\Z80|Mux36~3_combout  & !\Z80|asu|c[13]~33_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux34~3_combout ),
	.datab(\Z80|Mux35~3_combout ),
	.datac(\Z80|Mux36~3_combout ),
	.datad(\Z80|asu|c[13]~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[13]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[13]~35 .lut_mask = "0001";
defparam \Z80|asu|c[13]~35 .operation_mode = "normal";
defparam \Z80|asu|c[13]~35 .output_mode = "comb_only";
defparam \Z80|asu|c[13]~35 .register_cascade_mode = "off";
defparam \Z80|asu|c[13]~35 .sum_lutc_input = "datac";
defparam \Z80|asu|c[13]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N3
cyclone_lcell \Z80|asu|z[14] (
// Equation(s):
// \Z80|asu|z [14] = \Z80|Mux33~3_combout  $ (((\Z80|asu|b1 [7] & (!\Z80|asu|c[13]~34_combout  & \Z80|asu|c[13]~35_combout )) # (!\Z80|asu|b1 [7] & (\Z80|asu|c[13]~34_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux33~3_combout ),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|asu|c[13]~34_combout ),
	.datad(\Z80|asu|c[13]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[14] .lut_mask = "969a";
defparam \Z80|asu|z[14] .operation_mode = "normal";
defparam \Z80|asu|z[14] .output_mode = "comb_only";
defparam \Z80|asu|z[14] .register_cascade_mode = "off";
defparam \Z80|asu|z[14] .sum_lutc_input = "datac";
defparam \Z80|asu|z[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N7
cyclone_lcell \Z80|reg_pch|d[6]~6 (
// Equation(s):
// \Z80|reg_pch|d[6]~6_combout  = (\Z80|reg_adrl|q[6]~COMBOUT  & ((\Z80|load_pch~0_combout ) # ((\Z80|asu|z [14] & \Z80|loada_pc~3_combout )))) # (!\Z80|reg_adrl|q[6]~COMBOUT  & (\Z80|asu|z [14] & ((\Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datab(\Z80|asu|z [14]),
	.datac(\Z80|load_pch~0_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[6]~6 .lut_mask = "eca0";
defparam \Z80|reg_pch|d[6]~6 .operation_mode = "normal";
defparam \Z80|reg_pch|d[6]~6 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[6]~6 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[6]~6 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N4
cyclone_lcell \Z80|reg_pch|c[6]~7 (
// Equation(s):
// \Z80|reg_pch|c[6]~7_combout  = ((\Z80|reg_pch|c[4]~6_combout  & (\Z80|reg_pch|q [5] $ (\Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|reg_pch|q [5]),
	.datac(\Z80|dec_pc~combout ),
	.datad(\Z80|reg_pch|c[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[6]~7 .lut_mask = "3c00";
defparam \Z80|reg_pch|c[6]~7 .operation_mode = "normal";
defparam \Z80|reg_pch|c[6]~7 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[6]~7 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[6]~7 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N5
cyclone_lcell \Z80|reg_pch|q[6] (
// Equation(s):
// \Z80|reg_pch|q [6] = DFFEAS((\Z80|reg_pch|d[6]~6_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [6] $ (\Z80|reg_pch|c[6]~7_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [6]),
	.datab(\Z80|reg_pch|notload~combout ),
	.datac(\Z80|reg_pch|d[6]~6_combout ),
	.datad(\Z80|reg_pch|c[6]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[6] .lut_mask = "f1f2";
defparam \Z80|reg_pch|q[6] .operation_mode = "normal";
defparam \Z80|reg_pch|q[6] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N5
cyclone_lcell \Z80|Mux25~10 (
// Equation(s):
// \Z80|Mux25~10_combout  = (\Z80|Mux25~4_combout  & (((\Z80|Mux25~3_combout )))) # (!\Z80|Mux25~4_combout  & ((\Z80|Mux25~3_combout  & (\Z80|reg_d|q[6]~6 )) # (!\Z80|Mux25~3_combout  & ((\Z80|reg_b|q[6]~6 )))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[6]~6 ),
	.datab(\Z80|reg_b|q[6]~6 ),
	.datac(\Z80|Mux25~4_combout ),
	.datad(\Z80|Mux25~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~10 .lut_mask = "fa0c";
defparam \Z80|Mux25~10 .operation_mode = "normal";
defparam \Z80|Mux25~10 .output_mode = "comb_only";
defparam \Z80|Mux25~10 .register_cascade_mode = "off";
defparam \Z80|Mux25~10 .sum_lutc_input = "datac";
defparam \Z80|Mux25~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N0
cyclone_lcell \Z80|Mux25~11 (
// Equation(s):
// \Z80|Mux25~11_combout  = (\Z80|Mux25~4_combout  & ((\Z80|Mux25~10_combout  & ((\Z80|reg_h|Mux1~1 ))) # (!\Z80|Mux25~10_combout  & (\Z80|reg_sph|q [6])))) # (!\Z80|Mux25~4_combout  & (((\Z80|Mux25~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [6]),
	.datab(\Z80|reg_h|Mux1~1 ),
	.datac(\Z80|Mux25~4_combout ),
	.datad(\Z80|Mux25~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~11 .lut_mask = "cfa0";
defparam \Z80|Mux25~11 .operation_mode = "normal";
defparam \Z80|Mux25~11 .output_mode = "comb_only";
defparam \Z80|Mux25~11 .register_cascade_mode = "off";
defparam \Z80|Mux25~11 .sum_lutc_input = "datac";
defparam \Z80|Mux25~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N1
cyclone_lcell \Z80|Mux25~12 (
// Equation(s):
// \Z80|Mux25~12_combout  = (\Z80|Mux25~1_combout  & ((\Z80|reg_adrl|q[6]~COMBOUT ) # ((\Z80|Mux25~2_combout )))) # (!\Z80|Mux25~1_combout  & (((!\Z80|Mux25~2_combout  & \Z80|Mux25~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datab(\Z80|Mux25~1_combout ),
	.datac(\Z80|Mux25~2_combout ),
	.datad(\Z80|Mux25~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~12 .lut_mask = "cbc8";
defparam \Z80|Mux25~12 .operation_mode = "normal";
defparam \Z80|Mux25~12 .output_mode = "comb_only";
defparam \Z80|Mux25~12 .register_cascade_mode = "off";
defparam \Z80|Mux25~12 .sum_lutc_input = "datac";
defparam \Z80|Mux25~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N2
cyclone_lcell \Z80|Mux25~13 (
// Equation(s):
// \Z80|Mux25~13_combout  = (\Z80|Mux25~2_combout  & ((\Z80|Mux25~12_combout  & ((\Z80|reg_pch|q [6]))) # (!\Z80|Mux25~12_combout  & (\Z80|reg_i|q [6])))) # (!\Z80|Mux25~2_combout  & (((\Z80|Mux25~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [6]),
	.datab(\Z80|reg_pch|q [6]),
	.datac(\Z80|Mux25~2_combout ),
	.datad(\Z80|Mux25~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~13 .lut_mask = "cfa0";
defparam \Z80|Mux25~13 .operation_mode = "normal";
defparam \Z80|Mux25~13 .output_mode = "comb_only";
defparam \Z80|Mux25~13 .register_cascade_mode = "off";
defparam \Z80|Mux25~13 .sum_lutc_input = "datac";
defparam \Z80|Mux25~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N4
cyclone_lcell \Z80|Mux25~14 (
// Equation(s):
// \Z80|Mux25~14_combout  = (\Z80|sel1l[0]~12_combout  & ((\Z80|sel_rld~2_combout  & (\Z80|Mux25~9_combout )) # (!\Z80|sel_rld~2_combout  & ((\Z80|Mux25~13_combout ))))) # (!\Z80|sel1l[0]~12_combout  & (((\Z80|Mux25~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[0]~12_combout ),
	.datab(\Z80|sel_rld~2_combout ),
	.datac(\Z80|Mux25~9_combout ),
	.datad(\Z80|Mux25~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux25~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux25~14 .lut_mask = "f2d0";
defparam \Z80|Mux25~14 .operation_mode = "normal";
defparam \Z80|Mux25~14 .output_mode = "comb_only";
defparam \Z80|Mux25~14 .register_cascade_mode = "off";
defparam \Z80|Mux25~14 .sum_lutc_input = "datac";
defparam \Z80|Mux25~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N8
cyclone_lcell \Z80|alu|b1[6]~16 (
// Equation(s):
// \Z80|alu|b1[6]~16_combout  = \Z80|sub~combout  $ (((\Z80|alu|daa1~1_combout ) # ((!\Z80|i_daa~combout  & \Z80|Mux25~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_daa~combout ),
	.datab(\Z80|alu|daa1~1_combout ),
	.datac(\Z80|Mux25~14_combout ),
	.datad(\Z80|sub~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[6]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[6]~16 .lut_mask = "23dc";
defparam \Z80|alu|b1[6]~16 .operation_mode = "normal";
defparam \Z80|alu|b1[6]~16 .output_mode = "comb_only";
defparam \Z80|alu|b1[6]~16 .register_cascade_mode = "off";
defparam \Z80|alu|b1[6]~16 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[6]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N0
cyclone_lcell \Z80|alu|b1[6]~17 (
// Equation(s):
// \Z80|alu|b1[6]~17_combout  = (\Z80|Decoder1~8_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1[6]~16_combout )))) # (!\Z80|Decoder1~8_combout  & (((\Z80|alu|b1[6]~16_combout ))))

	.clk(gnd),
	.dataa(\Z80|res~0_combout ),
	.datab(\Z80|alu|b1[0]~0_combout ),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|alu|b1[6]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[6]~17 .lut_mask = "dfc0";
defparam \Z80|alu|b1[6]~17 .operation_mode = "normal";
defparam \Z80|alu|b1[6]~17 .output_mode = "comb_only";
defparam \Z80|alu|b1[6]~17 .register_cascade_mode = "off";
defparam \Z80|alu|b1[6]~17 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N1
cyclone_lcell \Z80|alu|z[5]~34 (
// Equation(s):
// \Z80|alu|z[5]~34_combout  = (\Z80|rs~combout  & ((\Z80|i[3]~7  & ((\Z80|alu|b1[6]~17_combout ))) # (!\Z80|i[3]~7  & (\Z80|alu|b1[4]~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|rs~combout ),
	.datab(\Z80|alu|b1[4]~11_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|alu|b1[6]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~34 .lut_mask = "a808";
defparam \Z80|alu|z[5]~34 .operation_mode = "normal";
defparam \Z80|alu|z[5]~34 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~34 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~34 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N8
cyclone_lcell \Z80|alu|z[5]~37 (
// Equation(s):
// \Z80|alu|z[5]~37_combout  = (\Z80|alu|z[5]~33_combout ) # ((\Z80|alu|z[5]~34_combout ) # ((\Z80|alu|z[5]~35_combout  & !\Z80|alu|z[5]~36_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|z[5]~35_combout ),
	.datab(\Z80|alu|z[5]~33_combout ),
	.datac(\Z80|alu|z[5]~34_combout ),
	.datad(\Z80|alu|z[5]~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~37 .lut_mask = "fcfe";
defparam \Z80|alu|z[5]~37 .operation_mode = "normal";
defparam \Z80|alu|z[5]~37 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~37 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~37 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N9
cyclone_lcell \Z80|reg_a|q0[5] (
// Equation(s):
// \Z80|reg_a|q0~14  = (\Z80|alu|z[5]~45_combout ) # ((\Z80|alu|z[5]~37_combout ) # ((\reset2~regout  & !\reset1~regout )))
// \Z80|reg_a|q0 [5] = DFFEAS(\Z80|reg_a|q0~14 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset2~regout ),
	.datab(\reset1~regout ),
	.datac(\Z80|alu|z[5]~45_combout ),
	.datad(\Z80|alu|z[5]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~14 ),
	.regout(\Z80|reg_a|q0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[5] .lut_mask = "fff2";
defparam \Z80|reg_a|q0[5] .operation_mode = "normal";
defparam \Z80|reg_a|q0[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[5] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[5] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N3
cyclone_lcell \Z80|reg_a|q1[5] (
// Equation(s):
// \Z80|reg_a|q1 [5] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , \Z80|reg_a|q0~14 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|reg_a|q0~14 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[5] .lut_mask = "0000";
defparam \Z80|reg_a|q1[5] .operation_mode = "normal";
defparam \Z80|reg_a|q1[5] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[5] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[5] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y19_N6
cyclone_lcell \Z80|reg_r|q[5] (
// Equation(s):
// \Z80|reg_r|q[5]~COMBOUT  = (\Z80|sel_af~regout  & (((\Z80|reg_a|q1 [5])))) # (!\Z80|sel_af~regout  & (\Z80|reg_a|q0 [5]))
// \Z80|reg_r|q [5] = DFFEAS(\Z80|reg_r|q[5]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[5]~11_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(\Z80|reg_a|q0 [5]),
	.datac(\Z80|reg_r|d[5]~11_combout ),
	.datad(\Z80|reg_a|q1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[5]~COMBOUT ),
	.regout(\Z80|reg_r|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[5] .lut_mask = "ee44";
defparam \Z80|reg_r|q[5] .operation_mode = "normal";
defparam \Z80|reg_r|q[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y14_N4
cyclone_lcell \Z80|Selector2~0 (
// Equation(s):
// \Z80|Selector2~0_combout  = (\Z80|Equal4~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_h|Mux2~1 )))) # (!\Z80|Equal4~0_combout  & (\Z80|reg_r|q[5]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal4~0_combout ),
	.datab(\Z80|reg_r|q[5]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_h|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector2~0 .lut_mask = "4a40";
defparam \Z80|Selector2~0 .operation_mode = "normal";
defparam \Z80|Selector2~0 .output_mode = "comb_only";
defparam \Z80|Selector2~0 .register_cascade_mode = "off";
defparam \Z80|Selector2~0 .sum_lutc_input = "datac";
defparam \Z80|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N5
cyclone_lcell \Z80|alu|a1[5]~2 (
// Equation(s):
// \Z80|alu|a1[5]~2_combout  = \Z80|Selector2~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|i[0]~4  & \Z80|incdec8~combout ))))

	.clk(gnd),
	.dataa(\Z80|i_djnz~0_combout ),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|incdec8~combout ),
	.datad(\Z80|Selector2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1[5]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[5]~2 .lut_mask = "15ea";
defparam \Z80|alu|a1[5]~2 .operation_mode = "normal";
defparam \Z80|alu|a1[5]~2 .output_mode = "comb_only";
defparam \Z80|alu|a1[5]~2 .register_cascade_mode = "off";
defparam \Z80|alu|a1[5]~2 .sum_lutc_input = "datac";
defparam \Z80|alu|a1[5]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N9
cyclone_lcell \Z80|alu|z[5]~38 (
// Equation(s):
// \Z80|alu|z[5]~38_combout  = (\Z80|s_xor~combout  & (\Z80|alu|a1[5]~2_combout  $ (((\Z80|alu|b1[5]~15_combout )))))

	.clk(gnd),
	.dataa(\Z80|s_xor~combout ),
	.datab(\Z80|alu|a1[5]~2_combout ),
	.datac(vcc),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~38 .lut_mask = "2288";
defparam \Z80|alu|z[5]~38 .operation_mode = "normal";
defparam \Z80|alu|z[5]~38 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~38 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~38 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N2
cyclone_lcell \Z80|d_f~10 (
// Equation(s):
// \Z80|d_f~10_combout  = (((!\Z80|alu|z[5]~39  & !\Z80|alu|z[6]~47 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|alu|z[6]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~10 .lut_mask = "000f";
defparam \Z80|d_f~10 .operation_mode = "normal";
defparam \Z80|d_f~10 .output_mode = "comb_only";
defparam \Z80|d_f~10 .register_cascade_mode = "off";
defparam \Z80|d_f~10 .sum_lutc_input = "datac";
defparam \Z80|d_f~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N5
cyclone_lcell \Z80|comb~50 (
// Equation(s):
// \Z80|comb~50_combout  = (\Z80|comb~61_combout  & ((\Z80|alu|z[7]~51 ) # ((!\Z80|d_f~10_combout ) # (!\Z80|d_f~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~61_combout ),
	.datab(\Z80|alu|z[7]~51 ),
	.datac(\Z80|d_f~7_combout ),
	.datad(\Z80|d_f~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~50 .lut_mask = "8aaa";
defparam \Z80|comb~50 .operation_mode = "normal";
defparam \Z80|comb~50 .output_mode = "comb_only";
defparam \Z80|comb~50 .register_cascade_mode = "off";
defparam \Z80|comb~50 .sum_lutc_input = "datac";
defparam \Z80|comb~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N6
cyclone_lcell \Z80|reg_pch|c[2]~3 (
// Equation(s):
// \Z80|reg_pch|c[2]~3_combout  = (\Z80|reg_pch|q [0] & ((\Z80|dec_pc~0_combout ) # ((\Z80|reg_pch|q [1] & !\Z80|comb~50_combout )))) # (!\Z80|reg_pch|q [0] & ((\Z80|reg_pch|q [1] & ((\Z80|dec_pc~0_combout ))) # (!\Z80|reg_pch|q [1] & (\Z80|comb~50_combout  
// & !\Z80|dec_pc~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [0]),
	.datab(\Z80|reg_pch|q [1]),
	.datac(\Z80|comb~50_combout ),
	.datad(\Z80|dec_pc~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[2]~3 .lut_mask = "ee18";
defparam \Z80|reg_pch|c[2]~3 .operation_mode = "normal";
defparam \Z80|reg_pch|c[2]~3 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[2]~3 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[2]~3 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N0
cyclone_lcell \Z80|reg_pch|c[2]~4 (
// Equation(s):
// \Z80|reg_pch|c[2]~4_combout  = (\Z80|reg_pcl|co~5_combout  & ((\Z80|dec_pc~0_combout  & (!\Z80|reg_pch|c[2]~2_combout  & !\Z80|reg_pch|c[2]~3_combout )) # (!\Z80|dec_pc~0_combout  & (\Z80|reg_pch|c[2]~2_combout  & \Z80|reg_pch|c[2]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|dec_pc~0_combout ),
	.datab(\Z80|reg_pch|c[2]~2_combout ),
	.datac(\Z80|reg_pcl|co~5_combout ),
	.datad(\Z80|reg_pch|c[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[2]~4 .lut_mask = "4020";
defparam \Z80|reg_pch|c[2]~4 .operation_mode = "normal";
defparam \Z80|reg_pch|c[2]~4 .output_mode = "comb_only";
defparam \Z80|reg_pch|c[2]~4 .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[2]~4 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N0
cyclone_lcell \Z80|reg_pch|d[3]~3 (
// Equation(s):
// \Z80|reg_pch|d[3]~3_combout  = (\Z80|asu|z [11] & ((\Z80|loada_pc~3_combout ) # ((\Z80|load_pch~0_combout  & \Z80|reg_adrl|q[3]~COMBOUT )))) # (!\Z80|asu|z [11] & (\Z80|load_pch~0_combout  & (\Z80|reg_adrl|q[3]~COMBOUT )))

	.clk(gnd),
	.dataa(\Z80|asu|z [11]),
	.datab(\Z80|load_pch~0_combout ),
	.datac(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[3]~3 .lut_mask = "eac0";
defparam \Z80|reg_pch|d[3]~3 .operation_mode = "normal";
defparam \Z80|reg_pch|d[3]~3 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[3]~3 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[3]~3 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N1
cyclone_lcell \Z80|reg_pch|q[3] (
// Equation(s):
// \Z80|reg_pch|q [3] = DFFEAS((\Z80|reg_pch|d[3]~3_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [3] $ (\Z80|reg_pch|c[2]~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [3]),
	.datab(\Z80|reg_pch|c[2]~4_combout ),
	.datac(\Z80|reg_pch|notload~combout ),
	.datad(\Z80|reg_pch|d[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[3] .lut_mask = "ff06";
defparam \Z80|reg_pch|q[3] .operation_mode = "normal";
defparam \Z80|reg_pch|q[3] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N8
cyclone_lcell \Z80|reg_b|q0[3] (
// Equation(s):
// \Z80|reg_b|q0~4  = ((\Z80|load_b~1_combout  & ((\Z80|alu|z [3]))) # (!\Z80|load_b~1_combout  & (\Z80|asu|z [11])))
// \Z80|reg_b|q0 [3] = DFFEAS(\Z80|reg_b|q0~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [11]),
	.datab(vcc),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|load_b~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~4 ),
	.regout(\Z80|reg_b|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[3] .lut_mask = "f0aa";
defparam \Z80|reg_b|q0[3] .operation_mode = "normal";
defparam \Z80|reg_b|q0[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[3] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y21_N4
cyclone_lcell \Z80|reg_b|q1[3] (
// Equation(s):
// \Z80|reg_b|q[3]~3  = (\Z80|sel_exx~regout  & (((L1_q1[3])))) # (!\Z80|sel_exx~regout  & (((\Z80|reg_b|q0 [3]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_exx~regout ),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~4 ),
	.datad(\Z80|reg_b|q0 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[3]~3 ),
	.regout(\Z80|reg_b|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[3] .lut_mask = "f5a0";
defparam \Z80|reg_b|q1[3] .operation_mode = "normal";
defparam \Z80|reg_b|q1[3] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y11_N6
cyclone_lcell \Z80|reg_sph|q[3] (
// Equation(s):
// \Z80|reg_sph|q [3] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[3]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [11])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datab(\Z80|asu|z [11]),
	.datac(\reset~combout ),
	.datad(\Z80|load_sph~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[3] .lut_mask = "fafc";
defparam \Z80|reg_sph|q[3] .operation_mode = "normal";
defparam \Z80|reg_sph|q[3] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N4
cyclone_lcell \Z80|Mux36~1 (
// Equation(s):
// \Z80|Mux36~1_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|sel2[2]~4_combout )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & (\Z80|reg_b|q[3]~3 )) # (!\Z80|sel2[2]~4_combout  & ((\Z80|reg_sph|q [3])))))

	.clk(gnd),
	.dataa(\Z80|reg_b|q[3]~3 ),
	.datab(\Z80|sel2[0]~7_combout ),
	.datac(\Z80|reg_sph|q [3]),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux36~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux36~1 .lut_mask = "ee30";
defparam \Z80|Mux36~1 .operation_mode = "normal";
defparam \Z80|Mux36~1 .output_mode = "comb_only";
defparam \Z80|Mux36~1 .register_cascade_mode = "off";
defparam \Z80|Mux36~1 .sum_lutc_input = "datac";
defparam \Z80|Mux36~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N5
cyclone_lcell \Z80|Mux36~2 (
// Equation(s):
// \Z80|Mux36~2_combout  = (\Z80|Mux36~1_combout  & (((\Z80|reg_d|q[3]~3 ) # (!\Z80|sel2[0]~7_combout )))) # (!\Z80|Mux36~1_combout  & (\Z80|reg_pch|q [3] & ((\Z80|sel2[0]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [3]),
	.datab(\Z80|reg_d|q[3]~3 ),
	.datac(\Z80|Mux36~1_combout ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux36~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux36~2 .lut_mask = "caf0";
defparam \Z80|Mux36~2 .operation_mode = "normal";
defparam \Z80|Mux36~2 .output_mode = "comb_only";
defparam \Z80|Mux36~2 .register_cascade_mode = "off";
defparam \Z80|Mux36~2 .sum_lutc_input = "datac";
defparam \Z80|Mux36~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N7
cyclone_lcell \Z80|reg_adrh|q[3] (
// Equation(s):
// \Z80|reg_adrh|q [3] = DFFEAS((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[3]~COMBOUT )) # (!\Z80|load_adrh~combout  & (((\Z80|asu|z [11])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_adrh~combout ),
	.datab(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datac(\Z80|asu|z [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[3] .lut_mask = "d8d8";
defparam \Z80|reg_adrh|q[3] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[3] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N2
cyclone_lcell \Z80|Mux36~0 (
// Equation(s):
// \Z80|Mux36~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|reg_h|Mux4~1 )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & ((\Z80|reg_h|Mux4~1 ))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_adrh|q [3]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrh|q [3]),
	.datab(\Z80|sel2[0]~7_combout ),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|reg_h|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux36~0 .lut_mask = "fe02";
defparam \Z80|Mux36~0 .operation_mode = "normal";
defparam \Z80|Mux36~0 .output_mode = "comb_only";
defparam \Z80|Mux36~0 .register_cascade_mode = "off";
defparam \Z80|Mux36~0 .sum_lutc_input = "datac";
defparam \Z80|Mux36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N3
cyclone_lcell \Z80|Mux36~3 (
// Equation(s):
// \Z80|Mux36~3_combout  = (\Z80|sel2[1]~1_combout  & (((\Z80|Mux36~0_combout )))) # (!\Z80|sel2[1]~1_combout  & (\Z80|Mux36~2_combout ))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|Mux36~2_combout ),
	.datac(vcc),
	.datad(\Z80|Mux36~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux36~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux36~3 .lut_mask = "ee44";
defparam \Z80|Mux36~3 .operation_mode = "normal";
defparam \Z80|Mux36~3 .output_mode = "comb_only";
defparam \Z80|Mux36~3 .register_cascade_mode = "off";
defparam \Z80|Mux36~3 .sum_lutc_input = "datac";
defparam \Z80|Mux36~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N5
cyclone_lcell \Z80|asu|z[11] (
// Equation(s):
// \Z80|asu|z [11] = \Z80|Mux36~3_combout  $ (((\Z80|asu|b1 [7] & (!\Z80|asu|c[10]~28_combout  & \Z80|asu|c[10]~29_combout )) # (!\Z80|asu|b1 [7] & (\Z80|asu|c[10]~28_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux36~3_combout ),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|asu|c[10]~28_combout ),
	.datad(\Z80|asu|c[10]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[11] .lut_mask = "969a";
defparam \Z80|asu|z[11] .operation_mode = "normal";
defparam \Z80|asu|z[11] .output_mode = "comb_only";
defparam \Z80|asu|z[11] .register_cascade_mode = "off";
defparam \Z80|asu|z[11] .sum_lutc_input = "datac";
defparam \Z80|asu|z[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N5
cyclone_lcell \Z80|Mux28~0 (
// Equation(s):
// \Z80|Mux28~0_combout  = (\Z80|sel1l[0]~12_combout  & (((\Z80|reg_b|q[3]~3  & !\Z80|sel1l[1]~3_combout )))) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|reg_c|q[3]~3 ) # ((\Z80|sel1l[1]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[3]~3 ),
	.datab(\Z80|reg_b|q[3]~3 ),
	.datac(\Z80|sel1l[0]~12_combout ),
	.datad(\Z80|sel1l[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~0 .lut_mask = "0fca";
defparam \Z80|Mux28~0 .operation_mode = "normal";
defparam \Z80|Mux28~0 .output_mode = "comb_only";
defparam \Z80|Mux28~0 .register_cascade_mode = "off";
defparam \Z80|Mux28~0 .sum_lutc_input = "datac";
defparam \Z80|Mux28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N9
cyclone_lcell \Z80|Mux28~1 (
// Equation(s):
// \Z80|Mux28~1_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|Mux28~0_combout  & (\Z80|reg_e|q[3]~3 )) # (!\Z80|Mux28~0_combout  & ((\Z80|reg_d|q[3]~3 ))))) # (!\Z80|sel1l[1]~3_combout  & (((\Z80|Mux28~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[3]~3 ),
	.datab(\Z80|reg_d|q[3]~3 ),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|Mux28~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~1 .lut_mask = "afc0";
defparam \Z80|Mux28~1 .operation_mode = "normal";
defparam \Z80|Mux28~1 .output_mode = "comb_only";
defparam \Z80|Mux28~1 .register_cascade_mode = "off";
defparam \Z80|Mux28~1 .sum_lutc_input = "datac";
defparam \Z80|Mux28~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N7
cyclone_lcell \Z80|alu|z[7]~31 (
// Equation(s):
// \Z80|alu|z[7]~31_combout  = (\Z80|alu|b1[7]~2_combout  & (((\Z80|s_and~combout  & \Z80|alu|a1 [7])) # (!\Z80|s_or~combout ))) # (!\Z80|alu|b1[7]~2_combout  & (((!\Z80|s_or~combout  & \Z80|alu|a1 [7]))))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|alu|b1[7]~2_combout ),
	.datac(\Z80|s_or~combout ),
	.datad(\Z80|alu|a1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[7]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[7]~31 .lut_mask = "8f0c";
defparam \Z80|alu|z[7]~31 .operation_mode = "normal";
defparam \Z80|alu|z[7]~31 .output_mode = "comb_only";
defparam \Z80|alu|z[7]~31 .register_cascade_mode = "off";
defparam \Z80|alu|z[7]~31 .sum_lutc_input = "datac";
defparam \Z80|alu|z[7]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N6
cyclone_lcell \Z80|alu|z[7]~29 (
// Equation(s):
// \Z80|alu|z[7]~29_combout  = (\Z80|reg_f|q[0]~0  & ((\Z80|Decoder1~11_combout ) # ((\Z80|alu|b1[0]~4_combout  & \Z80|Decoder1~9_combout )))) # (!\Z80|reg_f|q[0]~0  & (((\Z80|alu|b1[0]~4_combout  & \Z80|Decoder1~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_f|q[0]~0 ),
	.datab(\Z80|Decoder1~11_combout ),
	.datac(\Z80|alu|b1[0]~4_combout ),
	.datad(\Z80|Decoder1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[7]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[7]~29 .lut_mask = "f888";
defparam \Z80|alu|z[7]~29 .operation_mode = "normal";
defparam \Z80|alu|z[7]~29 .output_mode = "comb_only";
defparam \Z80|alu|z[7]~29 .register_cascade_mode = "off";
defparam \Z80|alu|z[7]~29 .sum_lutc_input = "datac";
defparam \Z80|alu|z[7]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N5
cyclone_lcell \Z80|alu|z[7]~30 (
// Equation(s):
// \Z80|alu|z[7]~30_combout  = (\Z80|r~combout  & ((\Z80|alu|z[7]~29_combout ) # ((\Z80|Decoder1~13_combout  & \Z80|alu|b1[7]~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~13_combout ),
	.datab(\Z80|r~combout ),
	.datac(\Z80|alu|b1[7]~2_combout ),
	.datad(\Z80|alu|z[7]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[7]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[7]~30 .lut_mask = "cc80";
defparam \Z80|alu|z[7]~30 .operation_mode = "normal";
defparam \Z80|alu|z[7]~30 .output_mode = "comb_only";
defparam \Z80|alu|z[7]~30 .register_cascade_mode = "off";
defparam \Z80|alu|z[7]~30 .sum_lutc_input = "datac";
defparam \Z80|alu|z[7]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N8
cyclone_lcell \Z80|alu|z[7]~32 (
// Equation(s):
// \Z80|alu|z[7]~32_combout  = (\Z80|alu|z[7]~31_combout ) # ((\Z80|alu|z[7]~30_combout ) # ((\Z80|l~combout  & \Z80|alu|b1[6]~17_combout )))

	.clk(gnd),
	.dataa(\Z80|l~combout ),
	.datab(\Z80|alu|b1[6]~17_combout ),
	.datac(\Z80|alu|z[7]~31_combout ),
	.datad(\Z80|alu|z[7]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[7]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[7]~32 .lut_mask = "fff8";
defparam \Z80|alu|z[7]~32 .operation_mode = "normal";
defparam \Z80|alu|z[7]~32 .output_mode = "comb_only";
defparam \Z80|alu|z[7]~32 .register_cascade_mode = "off";
defparam \Z80|alu|z[7]~32 .sum_lutc_input = "datac";
defparam \Z80|alu|z[7]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N6
cyclone_lcell \Z80|reg_data|q[7] (
// Equation(s):
// \Z80|alu|z[7]~51  = ((\Z80|alu|z[7]~32_combout ) # ((\Z80|s_xor~combout  & \Z80|alu|z[7]~50_combout )))
// \Z80|reg_data|q [7] = DFFEAS(\Z80|alu|z[7]~51 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|s_xor~combout ),
	.datac(\Z80|alu|z[7]~50_combout ),
	.datad(\Z80|alu|z[7]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[7]~51 ),
	.regout(\Z80|reg_data|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[7] .lut_mask = "ffc0";
defparam \Z80|reg_data|q[7] .operation_mode = "normal";
defparam \Z80|reg_data|q[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N6
cyclone_lcell \Z80|Mux28~7 (
// Equation(s):
// \Z80|Mux28~7_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|reg_data|q [7]) # ((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[1]~3_combout  & (((\Z80|reg_h|Mux4~1  & \Z80|sel1l[0]~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_data|q [7]),
	.datab(\Z80|reg_h|Mux4~1 ),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~7 .lut_mask = "acf0";
defparam \Z80|Mux28~7 .operation_mode = "normal";
defparam \Z80|Mux28~7 .output_mode = "comb_only";
defparam \Z80|Mux28~7 .register_cascade_mode = "off";
defparam \Z80|Mux28~7 .sum_lutc_input = "datac";
defparam \Z80|Mux28~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N7
cyclone_lcell \Z80|Mux28~8 (
// Equation(s):
// \Z80|Mux28~8_combout  = (\Z80|sel1l[0]~12_combout  & (((\Z80|Mux28~7_combout )))) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|Mux28~7_combout  & (\Z80|reg_r|q[3]~COMBOUT )) # (!\Z80|Mux28~7_combout  & ((\Z80|reg_l|Mux4~1 )))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[3]~COMBOUT ),
	.datab(\Z80|reg_l|Mux4~1 ),
	.datac(\Z80|sel1l[0]~12_combout ),
	.datad(\Z80|Mux28~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~8 .lut_mask = "fa0c";
defparam \Z80|Mux28~8 .operation_mode = "normal";
defparam \Z80|Mux28~8 .output_mode = "comb_only";
defparam \Z80|Mux28~8 .register_cascade_mode = "off";
defparam \Z80|Mux28~8 .sum_lutc_input = "datac";
defparam \Z80|Mux28~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N0
cyclone_lcell \Z80|Mux28~4 (
// Equation(s):
// \Z80|Mux28~4_combout  = (\Z80|sel1l[1]~3_combout  & (((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[1]~3_combout  & ((\Z80|sel1l[0]~12_combout  & (\Z80|reg_adrl|q[3]~COMBOUT )) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|reg_data|q [3])))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datab(\Z80|reg_data|q [3]),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~4 .lut_mask = "0afc";
defparam \Z80|Mux28~4 .operation_mode = "normal";
defparam \Z80|Mux28~4 .output_mode = "comb_only";
defparam \Z80|Mux28~4 .register_cascade_mode = "off";
defparam \Z80|Mux28~4 .sum_lutc_input = "datac";
defparam \Z80|Mux28~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N8
cyclone_lcell \Z80|Mux28~5 (
// Equation(s):
// \Z80|Mux28~5_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|Mux28~4_combout  & ((\Z80|reg_spl|q [3]))) # (!\Z80|Mux28~4_combout  & (\Z80|reg_sph|q [3])))) # (!\Z80|sel1l[1]~3_combout  & (((\Z80|Mux28~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [3]),
	.datab(\Z80|reg_spl|q [3]),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|Mux28~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~5 .lut_mask = "cfa0";
defparam \Z80|Mux28~5 .operation_mode = "normal";
defparam \Z80|Mux28~5 .output_mode = "comb_only";
defparam \Z80|Mux28~5 .register_cascade_mode = "off";
defparam \Z80|Mux28~5 .sum_lutc_input = "datac";
defparam \Z80|Mux28~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N8
cyclone_lcell \Z80|reg_i|q[3] (
// Equation(s):
// \Z80|reg_i|q [3] = DFFEAS((\Z80|reg_r|q[3]~COMBOUT  & ((\reset1~regout ) # ((!\reset2~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset1~regout ),
	.datab(\Z80|reg_r|q[3]~COMBOUT ),
	.datac(\reset2~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[3] .lut_mask = "8c8c";
defparam \Z80|reg_i|q[3] .operation_mode = "normal";
defparam \Z80|reg_i|q[3] .output_mode = "reg_only";
defparam \Z80|reg_i|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N1
cyclone_lcell \Z80|Mux28~2 (
// Equation(s):
// \Z80|Mux28~2_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|reg_pch|q [3]) # ((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[1]~3_combout  & (((\Z80|reg_i|q [3] & \Z80|sel1l[0]~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [3]),
	.datab(\Z80|reg_i|q [3]),
	.datac(\Z80|sel1l[1]~3_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~2 .lut_mask = "acf0";
defparam \Z80|Mux28~2 .operation_mode = "normal";
defparam \Z80|Mux28~2 .output_mode = "comb_only";
defparam \Z80|Mux28~2 .register_cascade_mode = "off";
defparam \Z80|Mux28~2 .sum_lutc_input = "datac";
defparam \Z80|Mux28~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N2
cyclone_lcell \Z80|Mux28~3 (
// Equation(s):
// \Z80|Mux28~3_combout  = (\Z80|sel1l[0]~12_combout  & (((\Z80|Mux28~2_combout )))) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|Mux28~2_combout  & (\Z80|reg_pcl|q [3])) # (!\Z80|Mux28~2_combout  & ((\Z80|reg_r|q [3])))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [3]),
	.datab(\Z80|reg_r|q [3]),
	.datac(\Z80|sel1l[0]~12_combout ),
	.datad(\Z80|Mux28~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~3 .lut_mask = "fa0c";
defparam \Z80|Mux28~3 .operation_mode = "normal";
defparam \Z80|Mux28~3 .output_mode = "comb_only";
defparam \Z80|Mux28~3 .register_cascade_mode = "off";
defparam \Z80|Mux28~3 .sum_lutc_input = "datac";
defparam \Z80|Mux28~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N3
cyclone_lcell \Z80|Mux28~6 (
// Equation(s):
// \Z80|Mux28~6_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|sel1l[3]~9_combout ) # ((\Z80|Mux28~3_combout )))) # (!\Z80|sel1l[2]~5_combout  & (!\Z80|sel1l[3]~9_combout  & (\Z80|Mux28~5_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1l[2]~5_combout ),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|Mux28~5_combout ),
	.datad(\Z80|Mux28~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~6 .lut_mask = "ba98";
defparam \Z80|Mux28~6 .operation_mode = "normal";
defparam \Z80|Mux28~6 .output_mode = "comb_only";
defparam \Z80|Mux28~6 .register_cascade_mode = "off";
defparam \Z80|Mux28~6 .sum_lutc_input = "datac";
defparam \Z80|Mux28~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N4
cyclone_lcell \Z80|Mux28~9 (
// Equation(s):
// \Z80|Mux28~9_combout  = (\Z80|sel1l[3]~9_combout  & ((\Z80|Mux28~6_combout  & ((\Z80|Mux28~8_combout ))) # (!\Z80|Mux28~6_combout  & (\Z80|Mux28~1_combout )))) # (!\Z80|sel1l[3]~9_combout  & (((\Z80|Mux28~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux28~1_combout ),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|Mux28~8_combout ),
	.datad(\Z80|Mux28~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux28~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux28~9 .lut_mask = "f388";
defparam \Z80|Mux28~9 .operation_mode = "normal";
defparam \Z80|Mux28~9 .output_mode = "comb_only";
defparam \Z80|Mux28~9 .register_cascade_mode = "off";
defparam \Z80|Mux28~9 .sum_lutc_input = "datac";
defparam \Z80|Mux28~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N1
cyclone_lcell \Z80|alu|b1~12 (
// Equation(s):
// \Z80|alu|b1~12_combout  = (\Z80|sub~combout  $ (((!\Z80|i_daa~combout  & \Z80|Mux28~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|i_daa~combout ),
	.datad(\Z80|Mux28~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1~12 .lut_mask = "c3cc";
defparam \Z80|alu|b1~12 .operation_mode = "normal";
defparam \Z80|alu|b1~12 .output_mode = "comb_only";
defparam \Z80|alu|b1~12 .register_cascade_mode = "off";
defparam \Z80|alu|b1~12 .sum_lutc_input = "datac";
defparam \Z80|alu|b1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N2
cyclone_lcell \Z80|alu|b1[3]~13 (
// Equation(s):
// \Z80|alu|b1[3]~13_combout  = (\Z80|Decoder1~11_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1~12_combout )))) # (!\Z80|Decoder1~11_combout  & (((\Z80|alu|b1~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~11_combout ),
	.datab(\Z80|alu|b1[0]~0_combout ),
	.datac(\Z80|res~0_combout ),
	.datad(\Z80|alu|b1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[3]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[3]~13 .lut_mask = "df88";
defparam \Z80|alu|b1[3]~13 .operation_mode = "normal";
defparam \Z80|alu|b1[3]~13 .output_mode = "comb_only";
defparam \Z80|alu|b1[3]~13 .register_cascade_mode = "off";
defparam \Z80|alu|b1[3]~13 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[3]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N3
cyclone_lcell \Z80|alu|c~9 (
// Equation(s):
// \Z80|alu|c~9_combout  = (\Z80|alu|a1 [4] & ((\Z80|alu|b1[4]~11_combout ) # ((\Z80|alu|b1[3]~13_combout  & \Z80|alu|a1 [3])))) # (!\Z80|alu|a1 [4] & (\Z80|alu|b1[3]~13_combout  & (\Z80|alu|a1 [3] & \Z80|alu|b1[4]~11_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|b1[3]~13_combout ),
	.datab(\Z80|alu|a1 [4]),
	.datac(\Z80|alu|a1 [3]),
	.datad(\Z80|alu|b1[4]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~9 .lut_mask = "ec80";
defparam \Z80|alu|c~9 .operation_mode = "normal";
defparam \Z80|alu|c~9 .output_mode = "comb_only";
defparam \Z80|alu|c~9 .register_cascade_mode = "off";
defparam \Z80|alu|c~9 .sum_lutc_input = "datac";
defparam \Z80|alu|c~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N7
cyclone_lcell \Z80|alu|z[5]~36 (
// Equation(s):
// \Z80|alu|z[5]~36_combout  = (!\Z80|alu|c~9_combout  & (((!\Z80|alu|b1[4]~11_combout  & !\Z80|alu|a1 [4])) # (!\Z80|alu|z[5]~49_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|b1[4]~11_combout ),
	.datab(\Z80|alu|c~9_combout ),
	.datac(\Z80|alu|z[5]~49_combout ),
	.datad(\Z80|alu|a1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~36 .lut_mask = "0313";
defparam \Z80|alu|z[5]~36 .operation_mode = "normal";
defparam \Z80|alu|z[5]~36 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~36 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~36 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N0
cyclone_lcell \Z80|alu|z[5]~45 (
// Equation(s):
// \Z80|alu|z[5]~45_combout  = (\Z80|alu|z[5]~38_combout  & ((\Z80|alu|z[5]~36_combout ) # ((!\Z80|ec~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|z[5]~36_combout ),
	.datab(\Z80|alu|z[5]~38_combout ),
	.datac(\Z80|ec~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[5]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[5]~45 .lut_mask = "8c8c";
defparam \Z80|alu|z[5]~45 .operation_mode = "normal";
defparam \Z80|alu|z[5]~45 .output_mode = "comb_only";
defparam \Z80|alu|z[5]~45 .register_cascade_mode = "off";
defparam \Z80|alu|z[5]~45 .sum_lutc_input = "datac";
defparam \Z80|alu|z[5]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N9
cyclone_lcell \Z80|reg_r|d[6]~8 (
// Equation(s):
// \Z80|reg_r|d[6]~8_combout  = (!\reset~combout  & (\Z80|reg_r|q [6] $ (((\Z80|reg_r|c[5]~2_combout  & \Z80|reg_r|q [5])))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|reg_r|q [6]),
	.datac(\Z80|reg_r|c[5]~2_combout ),
	.datad(\Z80|reg_r|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[6]~8 .lut_mask = "1444";
defparam \Z80|reg_r|d[6]~8 .operation_mode = "normal";
defparam \Z80|reg_r|d[6]~8 .output_mode = "comb_only";
defparam \Z80|reg_r|d[6]~8 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[6]~8 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N5
cyclone_lcell \Z80|Selector1~0 (
// Equation(s):
// \Z80|Selector1~0_combout  = (\Z80|Equal4~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_h|Mux1~1 )))) # (!\Z80|Equal4~0_combout  & (\Z80|reg_r|q[6]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal4~0_combout ),
	.datab(\Z80|reg_r|q[6]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_h|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector1~0 .lut_mask = "4a40";
defparam \Z80|Selector1~0 .operation_mode = "normal";
defparam \Z80|Selector1~0 .output_mode = "comb_only";
defparam \Z80|Selector1~0 .register_cascade_mode = "off";
defparam \Z80|Selector1~0 .sum_lutc_input = "datac";
defparam \Z80|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N6
cyclone_lcell \Z80|alu|a1[6]~3 (
// Equation(s):
// \Z80|alu|a1[6]~3_combout  = \Z80|Selector1~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|incdec8~combout  & \Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|incdec8~combout ),
	.datab(\Z80|i_djnz~0_combout ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[6]~3 .lut_mask = "13ec";
defparam \Z80|alu|a1[6]~3 .operation_mode = "normal";
defparam \Z80|alu|a1[6]~3 .output_mode = "comb_only";
defparam \Z80|alu|a1[6]~3 .register_cascade_mode = "off";
defparam \Z80|alu|a1[6]~3 .sum_lutc_input = "datac";
defparam \Z80|alu|a1[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N3
cyclone_lcell \Z80|alu|z[6]~40 (
// Equation(s):
// \Z80|alu|z[6]~40_combout  = (\Z80|alu|a1[6]~3_combout  & (((\Z80|s_and~combout  & \Z80|alu|b1[6]~17_combout )) # (!\Z80|s_or~combout ))) # (!\Z80|alu|a1[6]~3_combout  & (((!\Z80|s_or~combout  & \Z80|alu|b1[6]~17_combout ))))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|alu|a1[6]~3_combout ),
	.datac(\Z80|s_or~combout ),
	.datad(\Z80|alu|b1[6]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[6]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[6]~40 .lut_mask = "8f0c";
defparam \Z80|alu|z[6]~40 .operation_mode = "normal";
defparam \Z80|alu|z[6]~40 .output_mode = "comb_only";
defparam \Z80|alu|z[6]~40 .register_cascade_mode = "off";
defparam \Z80|alu|z[6]~40 .sum_lutc_input = "datac";
defparam \Z80|alu|z[6]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N4
cyclone_lcell \Z80|d_f~8 (
// Equation(s):
// \Z80|d_f~8_combout  = (!\Z80|alu|z[6]~47  & (!\Z80|alu|z[7]~51  & (!\Z80|alu|z[5]~39  & \Z80|d_f~7_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|z[6]~47 ),
	.datab(\Z80|alu|z[7]~51 ),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|d_f~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~8 .lut_mask = "0100";
defparam \Z80|d_f~8 .operation_mode = "normal";
defparam \Z80|d_f~8 .output_mode = "comb_only";
defparam \Z80|d_f~8 .register_cascade_mode = "off";
defparam \Z80|d_f~8 .sum_lutc_input = "datac";
defparam \Z80|d_f~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N4
cyclone_lcell \Z80|dec_pc (
// Equation(s):
// \Z80|dec_pc~combout  = (\Z80|dec_pc~0_combout ) # ((\Z80|i[4]~6  & (\Z80|d_f~9_combout  & !\Z80|d_f~8_combout )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|d_f~9_combout ),
	.datac(\Z80|dec_pc~0_combout ),
	.datad(\Z80|d_f~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|dec_pc~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|dec_pc .lut_mask = "f0f8";
defparam \Z80|dec_pc .operation_mode = "normal";
defparam \Z80|dec_pc .output_mode = "comb_only";
defparam \Z80|dec_pc .register_cascade_mode = "off";
defparam \Z80|dec_pc .sum_lutc_input = "datac";
defparam \Z80|dec_pc .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N9
cyclone_lcell \Z80|reg_pcl|co~0 (
// Equation(s):
// \Z80|reg_pcl|co~0_combout  = (\Z80|reg_pcl|c[1]~0_combout  & ((\Z80|reg_pcl|q [2] & (\Z80|reg_pcl|q [3] & !\Z80|dec_pc~combout )) # (!\Z80|reg_pcl|q [2] & (!\Z80|reg_pcl|q [3] & \Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [2]),
	.datab(\Z80|reg_pcl|q [3]),
	.datac(\Z80|reg_pcl|c[1]~0_combout ),
	.datad(\Z80|dec_pc~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|co~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|co~0 .lut_mask = "1080";
defparam \Z80|reg_pcl|co~0 .operation_mode = "normal";
defparam \Z80|reg_pcl|co~0 .output_mode = "comb_only";
defparam \Z80|reg_pcl|co~0 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|co~0 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|co~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N4
cyclone_lcell \Z80|reg_e|q1[4] (
// Equation(s):
// \Z80|reg_e|q0~5  = (\Z80|load_e~2_combout  & (((\Z80|alu|z [4])))) # (!\Z80|load_e~2_combout  & (((\Z80|asu|z [4]))))
// \Z80|reg_e|q1 [4] = DFFEAS(\Z80|reg_e|q0~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_e~2_combout ),
	.datab(vcc),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|asu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~5 ),
	.regout(\Z80|reg_e|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[4] .lut_mask = "f5a0";
defparam \Z80|reg_e|q1[4] .operation_mode = "normal";
defparam \Z80|reg_e|q1[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[4] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N2
cyclone_lcell \Z80|reg_e|q0[4] (
// Equation(s):
// \Z80|reg_e|q[4]~4  = (\Z80|sel_exx~regout  & (\Z80|reg_e|q1 [4])) # (!\Z80|sel_exx~regout  & (((L4_q0[4]))))
// \Z80|reg_e|q0 [4] = DFFEAS(\Z80|reg_e|q[4]~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~5 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q1 [4]),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[4]~4 ),
	.regout(\Z80|reg_e|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[4] .lut_mask = "b8b8";
defparam \Z80|reg_e|q0[4] .operation_mode = "normal";
defparam \Z80|reg_e|q0[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y18_N7
cyclone_lcell \Z80|reg_l|qx~9 (
// Equation(s):
// \Z80|reg_l|qx~9_combout  = ((\Z80|loadal~combout  & (\Z80|asu|z [4])) # (!\Z80|loadal~combout  & ((\Z80|reg_e|q[4]~4 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|z [4]),
	.datac(\Z80|reg_e|q[4]~4 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~9 .lut_mask = "ccf0";
defparam \Z80|reg_l|qx~9 .operation_mode = "normal";
defparam \Z80|reg_l|qx~9 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~9 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~9 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y14_N2
cyclone_lcell \Z80|reg_l|qy[4] (
// Equation(s):
// \Z80|reg_l|qx~10  = ((\Z80|load_l~2_combout  & ((\Z80|alu|z [4]))) # (!\Z80|load_l~2_combout  & (\Z80|reg_l|qx~9_combout )))
// \Z80|reg_l|qy [4] = DFFEAS(\Z80|reg_l|qx~10 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|qy[4]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_l|qx~9_combout ),
	.datac(\Z80|load_l~2_combout ),
	.datad(\Z80|alu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~10 ),
	.regout(\Z80|reg_l|qy [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[4] .lut_mask = "fc0c";
defparam \Z80|reg_l|qy[4] .operation_mode = "normal";
defparam \Z80|reg_l|qy[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_l|qy[4] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[4] .sum_lutc_input = "datac";
defparam \Z80|reg_l|qy[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y18_N8
cyclone_lcell \Z80|reg_l|q1[4] (
// Equation(s):
// \Z80|reg_l|q1 [4] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [4]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [4]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z [4], , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q1 [4]),
	.datab(\Z80|asu|z [4]),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[4] .lut_mask = "ccaa";
defparam \Z80|reg_l|q1[4] .operation_mode = "normal";
defparam \Z80|reg_l|q1[4] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[4] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y18_N7
cyclone_lcell \Z80|reg_l|q0[4] (
// Equation(s):
// \Z80|reg_l|q0 [4] = DFFEAS((\Z80|loadal~combout  & (((\Z80|asu|z [4])))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q0 [4])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z [4], , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q0 [4]),
	.datab(\Z80|loadal~combout ),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|asu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[4] .lut_mask = "ee22";
defparam \Z80|reg_l|q0[4] .operation_mode = "normal";
defparam \Z80|reg_l|q0[4] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[4] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y14_N5
cyclone_lcell \Z80|reg_l|Mux3~0 (
// Equation(s):
// \Z80|reg_l|Mux3~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & (\Z80|reg_l|q1 [4])) # (!\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|q0 [4])))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q1 [4]),
	.datab(\Z80|reg_l|q0 [4]),
	.datac(\Z80|reg_l|q~1_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|Mux3~0 .lut_mask = "fa0c";
defparam \Z80|reg_l|Mux3~0 .operation_mode = "normal";
defparam \Z80|reg_l|Mux3~0 .output_mode = "comb_only";
defparam \Z80|reg_l|Mux3~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|Mux3~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y14_N4
cyclone_lcell \Z80|reg_l|qx[4] (
// Equation(s):
// \Z80|reg_l|Mux3~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|Mux3~0_combout  & (\Z80|reg_l|qy [4])) # (!\Z80|reg_l|Mux3~0_combout  & ((P2_qx[4]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|Mux3~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|qy [4]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|qx~10 ),
	.datad(\Z80|reg_l|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux3~1 ),
	.regout(\Z80|reg_l|qx [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[4] .lut_mask = "bbc0";
defparam \Z80|reg_l|qx[4] .operation_mode = "normal";
defparam \Z80|reg_l|qx[4] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[4] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y16_N3
cyclone_lcell \Z80|asu|b1[4]~4 (
// Equation(s):
// \Z80|asu|b1[4]~4_combout  = (\Z80|Equal5~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_l|Mux3~1 )))) # (!\Z80|Equal5~0_combout  & (\Z80|reg_adrl|q[4]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal5~0_combout ),
	.datab(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_l|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[4]~4 .lut_mask = "4a40";
defparam \Z80|asu|b1[4]~4 .operation_mode = "normal";
defparam \Z80|asu|b1[4]~4 .output_mode = "comb_only";
defparam \Z80|asu|b1[4]~4 .register_cascade_mode = "off";
defparam \Z80|asu|b1[4]~4 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N8
cyclone_lcell \Z80|asu|b1[4] (
// Equation(s):
// \Z80|asu|b1 [4] = (\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # ((\Z80|asu_i[1]~7_combout ) # (\Z80|asu|b1[4]~4_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~5_combout ),
	.datab(\Z80|asu_i[1]~9_combout ),
	.datac(\Z80|asu_i[1]~7_combout ),
	.datad(\Z80|asu|b1[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[4] .lut_mask = "fffe";
defparam \Z80|asu|b1[4] .operation_mode = "normal";
defparam \Z80|asu|b1[4] .output_mode = "comb_only";
defparam \Z80|asu|b1[4] .register_cascade_mode = "off";
defparam \Z80|asu|b1[4] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N5
cyclone_lcell \Z80|reg_c|q0[4] (
// Equation(s):
// \Z80|reg_c|q0~5  = ((\Z80|load_c~1_combout  & ((\Z80|alu|z [4]))) # (!\Z80|load_c~1_combout  & (\Z80|asu|z [4])))
// \Z80|reg_c|q0 [4] = DFFEAS(\Z80|reg_c|q0~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [4]),
	.datab(vcc),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|load_c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~5 ),
	.regout(\Z80|reg_c|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[4] .lut_mask = "f0aa";
defparam \Z80|reg_c|q0[4] .operation_mode = "normal";
defparam \Z80|reg_c|q0[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[4] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N6
cyclone_lcell \Z80|reg_c|q1[4] (
// Equation(s):
// \Z80|reg_c|q[4]~4  = ((\Z80|sel_exx~regout  & ((L2_q1[4]))) # (!\Z80|sel_exx~regout  & (\Z80|reg_c|q0 [4])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_c|q0 [4]),
	.datac(\Z80|reg_c|q0~5 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[4]~4 ),
	.regout(\Z80|reg_c|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[4] .lut_mask = "f0cc";
defparam \Z80|reg_c|q1[4] .operation_mode = "normal";
defparam \Z80|reg_c|q1[4] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y20_N9
cyclone_lcell \Z80|reg_spl|q[4] (
// Equation(s):
// \Z80|reg_spl|q [4] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & (\Z80|reg_adrl|q[4]~COMBOUT )) # (!\Z80|load_spl~combout  & ((\Z80|asu|z [4])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(\Z80|load_spl~combout ),
	.datac(\Z80|asu|z [4]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[4] .lut_mask = "ffb8";
defparam \Z80|reg_spl|q[4] .operation_mode = "normal";
defparam \Z80|reg_spl|q[4] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y16_N0
cyclone_lcell \Z80|Mux43~0 (
// Equation(s):
// \Z80|Mux43~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_pcl|q [4]))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_spl|q [4]))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [4]),
	.datab(\Z80|reg_pcl|q [4]),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux43~0 .lut_mask = "fc0a";
defparam \Z80|Mux43~0 .operation_mode = "normal";
defparam \Z80|Mux43~0 .output_mode = "comb_only";
defparam \Z80|Mux43~0 .register_cascade_mode = "off";
defparam \Z80|Mux43~0 .sum_lutc_input = "datac";
defparam \Z80|Mux43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y16_N2
cyclone_lcell \Z80|Mux43~1 (
// Equation(s):
// \Z80|Mux43~1_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux43~0_combout  & ((\Z80|reg_e|q[4]~4 ))) # (!\Z80|Mux43~0_combout  & (\Z80|reg_c|q[4]~4 )))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux43~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[4]~4 ),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_e|q[4]~4 ),
	.datad(\Z80|Mux43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux43~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux43~1 .lut_mask = "f388";
defparam \Z80|Mux43~1 .operation_mode = "normal";
defparam \Z80|Mux43~1 .output_mode = "comb_only";
defparam \Z80|Mux43~1 .register_cascade_mode = "off";
defparam \Z80|Mux43~1 .sum_lutc_input = "datac";
defparam \Z80|Mux43~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N0
cyclone_lcell \Z80|reg_adrl|q[4] (
// Equation(s):
// \Z80|reg_adrl|q[4]~COMBOUT  = ((input_data[4]) # ((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [4] = DFFEAS(\Z80|reg_adrl|q[4]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [4], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(input_data[4]),
	.datac(\Z80|asu|z [4]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[4]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[4] .lut_mask = "ccff";
defparam \Z80|reg_adrl|q[4] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y16_N4
cyclone_lcell \Z80|Mux43~2 (
// Equation(s):
// \Z80|Mux43~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux3~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [4]))))

	.clk(gnd),
	.dataa(\Z80|Mux39~0_combout ),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|reg_adrl|q [4]),
	.datad(\Z80|reg_l|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux43~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux43~2 .lut_mask = "c840";
defparam \Z80|Mux43~2 .operation_mode = "normal";
defparam \Z80|Mux43~2 .output_mode = "comb_only";
defparam \Z80|Mux43~2 .register_cascade_mode = "off";
defparam \Z80|Mux43~2 .sum_lutc_input = "datac";
defparam \Z80|Mux43~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y16_N5
cyclone_lcell \Z80|asu|a1[4] (
// Equation(s):
// \Z80|asu|a1 [4] = \Z80|asu_i [0] $ (((\Z80|Mux43~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux43~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|asu_i [0]),
	.datac(\Z80|Mux43~1_combout ),
	.datad(\Z80|Mux43~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[4] .lut_mask = "339c";
defparam \Z80|asu|a1[4] .operation_mode = "normal";
defparam \Z80|asu|a1[4] .output_mode = "comb_only";
defparam \Z80|asu|a1[4] .register_cascade_mode = "off";
defparam \Z80|asu|a1[4] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N7
cyclone_lcell \Z80|asu|tor[3] (
// Equation(s):
// \Z80|asu|tor [3] = (((\Z80|asu|a1 [3]) # (\Z80|asu|b1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|a1 [3]),
	.datad(\Z80|asu|b1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|tor [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|tor[3] .lut_mask = "fff0";
defparam \Z80|asu|tor[3] .operation_mode = "normal";
defparam \Z80|asu|tor[3] .output_mode = "comb_only";
defparam \Z80|asu|tor[3] .register_cascade_mode = "off";
defparam \Z80|asu|tor[3] .sum_lutc_input = "datac";
defparam \Z80|asu|tor[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N0
cyclone_lcell \Z80|asu|c[4]~5 (
// Equation(s):
// \Z80|asu|c[4]~5_combout  = (((\Z80|asu|a1 [1] & \Z80|asu|b1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|a1 [1]),
	.datad(\Z80|asu|b1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[4]~5 .lut_mask = "f000";
defparam \Z80|asu|c[4]~5 .operation_mode = "normal";
defparam \Z80|asu|c[4]~5 .output_mode = "comb_only";
defparam \Z80|asu|c[4]~5 .register_cascade_mode = "off";
defparam \Z80|asu|c[4]~5 .sum_lutc_input = "datac";
defparam \Z80|asu|c[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N8
cyclone_lcell \Z80|asu|c[3]~18 (
// Equation(s):
// \Z80|asu|c[3]~18_combout  = (\Z80|asu|tor [3] & (\Z80|asu|tor [2] & ((\Z80|asu|c[4]~5_combout ) # (\Z80|asu|c[4]~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|tor [3]),
	.datab(\Z80|asu|c[4]~5_combout ),
	.datac(\Z80|asu|c[4]~4_combout ),
	.datad(\Z80|asu|tor [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[3]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[3]~18 .lut_mask = "a800";
defparam \Z80|asu|c[3]~18 .operation_mode = "normal";
defparam \Z80|asu|c[3]~18 .output_mode = "comb_only";
defparam \Z80|asu|c[3]~18 .register_cascade_mode = "off";
defparam \Z80|asu|c[3]~18 .sum_lutc_input = "datac";
defparam \Z80|asu|c[3]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N9
cyclone_lcell \Z80|asu|c~17 (
// Equation(s):
// \Z80|asu|c~17_combout  = (\Z80|asu|b1 [3] & ((\Z80|asu|a1 [3]) # ((\Z80|asu|a1 [2] & \Z80|asu|b1 [2])))) # (!\Z80|asu|b1 [3] & (\Z80|asu|a1 [2] & (\Z80|asu|a1 [3] & \Z80|asu|b1 [2])))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [2]),
	.datab(\Z80|asu|b1 [3]),
	.datac(\Z80|asu|a1 [3]),
	.datad(\Z80|asu|b1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~17 .lut_mask = "e8c0";
defparam \Z80|asu|c~17 .operation_mode = "normal";
defparam \Z80|asu|c~17 .output_mode = "comb_only";
defparam \Z80|asu|c~17 .register_cascade_mode = "off";
defparam \Z80|asu|c~17 .sum_lutc_input = "datac";
defparam \Z80|asu|c~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N9
cyclone_lcell \Z80|asu|z[4] (
// Equation(s):
// \Z80|asu|z [4] = \Z80|asu|b1 [4] $ (\Z80|asu|a1 [4] $ (((\Z80|asu|c[3]~18_combout ) # (\Z80|asu|c~17_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [4]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|c[3]~18_combout ),
	.datad(\Z80|asu|c~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[4] .lut_mask = "9996";
defparam \Z80|asu|z[4] .operation_mode = "normal";
defparam \Z80|asu|z[4] .output_mode = "comb_only";
defparam \Z80|asu|z[4] .register_cascade_mode = "off";
defparam \Z80|asu|z[4] .sum_lutc_input = "datac";
defparam \Z80|asu|z[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N0
cyclone_lcell \Z80|alu|z[4]~17 (
// Equation(s):
// \Z80|alu|z[4]~17_combout  = (\Z80|rs~combout  & ((\Z80|i[3]~7  & ((\Z80|alu|b1[5]~15_combout ))) # (!\Z80|i[3]~7  & (\Z80|alu|b1[3]~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|rs~combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|alu|b1[3]~13_combout ),
	.datad(\Z80|alu|b1[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[4]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[4]~17 .lut_mask = "a820";
defparam \Z80|alu|z[4]~17 .operation_mode = "normal";
defparam \Z80|alu|z[4]~17 .output_mode = "comb_only";
defparam \Z80|alu|z[4]~17 .register_cascade_mode = "off";
defparam \Z80|alu|z[4]~17 .sum_lutc_input = "datac";
defparam \Z80|alu|z[4]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N4
cyclone_lcell \Z80|alu|z[4]~18 (
// Equation(s):
// \Z80|alu|z[4]~18_combout  = (\Z80|alu|z[4]~17_combout ) # ((\Z80|s_and~combout  & (\Z80|alu|a1 [4] & \Z80|alu|b1[4]~11_combout )))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|alu|a1 [4]),
	.datac(\Z80|alu|z[4]~17_combout ),
	.datad(\Z80|alu|b1[4]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[4]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[4]~18 .lut_mask = "f8f0";
defparam \Z80|alu|z[4]~18 .operation_mode = "normal";
defparam \Z80|alu|z[4]~18 .output_mode = "comb_only";
defparam \Z80|alu|z[4]~18 .register_cascade_mode = "off";
defparam \Z80|alu|z[4]~18 .sum_lutc_input = "datac";
defparam \Z80|alu|z[4]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N2
cyclone_lcell \Z80|alu|z~14 (
// Equation(s):
// \Z80|alu|z~14_combout  = (\Z80|alu|a1 [4] $ (((\Z80|alu|b1[4]~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1 [4]),
	.datac(vcc),
	.datad(\Z80|alu|b1[4]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~14 .lut_mask = "33cc";
defparam \Z80|alu|z~14 .operation_mode = "normal";
defparam \Z80|alu|z~14 .output_mode = "comb_only";
defparam \Z80|alu|z~14 .register_cascade_mode = "off";
defparam \Z80|alu|z~14 .sum_lutc_input = "datac";
defparam \Z80|alu|z~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N0
cyclone_lcell \Z80|alu|c~12 (
// Equation(s):
// \Z80|alu|c~12_combout  = (\Z80|alu|co[6]~5_combout  & ((\Z80|alu|a1[2]~1_combout ) # ((\Z80|alu|b1[2]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|co[6]~5_combout ),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|b1[2]~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~12 .lut_mask = "a8a8";
defparam \Z80|alu|c~12 .operation_mode = "normal";
defparam \Z80|alu|c~12 .output_mode = "comb_only";
defparam \Z80|alu|c~12 .register_cascade_mode = "off";
defparam \Z80|alu|c~12 .sum_lutc_input = "datac";
defparam \Z80|alu|c~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N7
cyclone_lcell \Z80|alu|c~4 (
// Equation(s):
// \Z80|alu|c~4_combout  = (\Z80|alu|a1 [3] & ((\Z80|alu|b1[3]~13_combout ) # ((\Z80|alu|b1[2]~9_combout  & \Z80|alu|a1[2]~1_combout )))) # (!\Z80|alu|a1 [3] & (\Z80|alu|b1[2]~9_combout  & (\Z80|alu|a1[2]~1_combout  & \Z80|alu|b1[3]~13_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|b1[2]~9_combout ),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|a1 [3]),
	.datad(\Z80|alu|b1[3]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~4 .lut_mask = "f880";
defparam \Z80|alu|c~4 .operation_mode = "normal";
defparam \Z80|alu|c~4 .output_mode = "comb_only";
defparam \Z80|alu|c~4 .register_cascade_mode = "off";
defparam \Z80|alu|c~4 .sum_lutc_input = "datac";
defparam \Z80|alu|c~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N4
cyclone_lcell \Z80|alu|c~6 (
// Equation(s):
// \Z80|alu|c~6_combout  = (\Z80|alu|b1[2]~9_combout  & (((\Z80|alu|a1 [3]) # (\Z80|alu|b1[3]~13_combout )))) # (!\Z80|alu|b1[2]~9_combout  & (\Z80|alu|a1[2]~1_combout  & ((\Z80|alu|a1 [3]) # (\Z80|alu|b1[3]~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[2]~9_combout ),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|a1 [3]),
	.datad(\Z80|alu|b1[3]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~6 .lut_mask = "eee0";
defparam \Z80|alu|c~6 .operation_mode = "normal";
defparam \Z80|alu|c~6 .output_mode = "comb_only";
defparam \Z80|alu|c~6 .register_cascade_mode = "off";
defparam \Z80|alu|c~6 .sum_lutc_input = "datac";
defparam \Z80|alu|c~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N3
cyclone_lcell \Z80|alu|co[3]~17 (
// Equation(s):
// \Z80|alu|co[3]~17_combout  = (\Z80|alu|c~4_combout ) # ((\Z80|alu|a1[1]~0_combout  & (\Z80|alu|c~6_combout  & \Z80|alu|b1[1]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|c~4_combout ),
	.datab(\Z80|alu|a1[1]~0_combout ),
	.datac(\Z80|alu|c~6_combout ),
	.datad(\Z80|alu|b1[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[3]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[3]~17 .lut_mask = "eaaa";
defparam \Z80|alu|co[3]~17 .operation_mode = "normal";
defparam \Z80|alu|co[3]~17 .output_mode = "comb_only";
defparam \Z80|alu|co[3]~17 .register_cascade_mode = "off";
defparam \Z80|alu|co[3]~17 .sum_lutc_input = "datac";
defparam \Z80|alu|co[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N6
cyclone_lcell \Z80|alu|c~11 (
// Equation(s):
// \Z80|alu|c~11_combout  = (\Z80|alu|z[2]~15_combout  & ((\Z80|alu|b1[2]~9_combout ) # ((\Z80|alu|a1[2]~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[2]~9_combout ),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|z[2]~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~11 .lut_mask = "e0e0";
defparam \Z80|alu|c~11 .operation_mode = "normal";
defparam \Z80|alu|c~11 .output_mode = "comb_only";
defparam \Z80|alu|c~11 .register_cascade_mode = "off";
defparam \Z80|alu|c~11 .sum_lutc_input = "datac";
defparam \Z80|alu|c~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N3
cyclone_lcell \Z80|alu|co[3] (
// Equation(s):
// \Z80|alu|co [3] = (\Z80|alu|co[3]~17_combout ) # ((\Z80|alu|tor [3] & ((\Z80|alu|c~12_combout ) # (\Z80|alu|c~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|tor [3]),
	.datab(\Z80|alu|c~12_combout ),
	.datac(\Z80|alu|co[3]~17_combout ),
	.datad(\Z80|alu|c~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[3] .lut_mask = "faf8";
defparam \Z80|alu|co[3] .operation_mode = "normal";
defparam \Z80|alu|co[3] .output_mode = "comb_only";
defparam \Z80|alu|co[3] .register_cascade_mode = "off";
defparam \Z80|alu|co[3] .sum_lutc_input = "datac";
defparam \Z80|alu|co[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N0
cyclone_lcell \Z80|alu|z~16 (
// Equation(s):
// \Z80|alu|z~16_combout  = (\Z80|s_xor~combout  & (\Z80|alu|z~14_combout  $ (((\Z80|ec~5_combout  & \Z80|alu|co [3])))))

	.clk(gnd),
	.dataa(\Z80|s_xor~combout ),
	.datab(\Z80|ec~5_combout ),
	.datac(\Z80|alu|z~14_combout ),
	.datad(\Z80|alu|co [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~16 .lut_mask = "28a0";
defparam \Z80|alu|z~16 .operation_mode = "normal";
defparam \Z80|alu|z~16 .output_mode = "comb_only";
defparam \Z80|alu|z~16 .register_cascade_mode = "off";
defparam \Z80|alu|z~16 .sum_lutc_input = "datac";
defparam \Z80|alu|z~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N1
cyclone_lcell \Z80|reg_data|q[4] (
// Equation(s):
// \Z80|alu|z [4] = (\Z80|alu|z[4]~18_combout ) # ((\Z80|alu|z~16_combout ) # ((\Z80|alu|tor [4] & !\Z80|s_or~combout )))
// \Z80|reg_data|q [4] = DFFEAS(\Z80|alu|z [4], GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|tor [4]),
	.datab(\Z80|s_or~combout ),
	.datac(\Z80|alu|z[4]~18_combout ),
	.datad(\Z80|alu|z~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z [4]),
	.regout(\Z80|reg_data|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[4] .lut_mask = "fff2";
defparam \Z80|reg_data|q[4] .operation_mode = "normal";
defparam \Z80|reg_data|q[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N8
cyclone_lcell \Z80|reg_pcl|d[4]~7 (
// Equation(s):
// \Z80|reg_pcl|d[4]~7_combout  = (\Z80|load_pcl~2_combout  & ((\Z80|alu|z [4]) # ((\Z80|load3_pc~0_combout  & \Z80|reg_data|q [4])))) # (!\Z80|load_pcl~2_combout  & (\Z80|load3_pc~0_combout  & ((\Z80|reg_data|q [4]))))

	.clk(gnd),
	.dataa(\Z80|load_pcl~2_combout ),
	.datab(\Z80|load3_pc~0_combout ),
	.datac(\Z80|alu|z [4]),
	.datad(\Z80|reg_data|q [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[4]~7 .lut_mask = "eca0";
defparam \Z80|reg_pcl|d[4]~7 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[4]~7 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[4]~7 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[4]~7 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N0
cyclone_lcell \Z80|reg_pcl|d[4]~8 (
// Equation(s):
// \Z80|reg_pcl|d[4]~8_combout  = ((\Z80|reg_pcl|d[4]~7_combout ) # ((\Z80|asu|z [4] & \Z80|loada_pc~3_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|z [4]),
	.datab(vcc),
	.datac(\Z80|reg_pcl|d[4]~7_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[4]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[4]~8 .lut_mask = "faf0";
defparam \Z80|reg_pcl|d[4]~8 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[4]~8 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[4]~8 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[4]~8 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[4]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N1
cyclone_lcell \Z80|reg_pcl|q[4] (
// Equation(s):
// \Z80|reg_pcl|q [4] = DFFEAS((\Z80|reg_pcl|d[4]~8_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [4] $ (\Z80|reg_pcl|co~0_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|q [4]),
	.datab(\Z80|reg_pcl|notload~combout ),
	.datac(\Z80|reg_pcl|co~0_combout ),
	.datad(\Z80|reg_pcl|d[4]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[4] .lut_mask = "ff12";
defparam \Z80|reg_pcl|q[4] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[4] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N2
cyclone_lcell \Z80|sela_tmp (
// Equation(s):
// \Z80|sela_tmp~combout  = ((\Z80|seq|state [2] & ((\Z80|seq|state [0]) # (!\Z80|seq|state [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_tmp~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_tmp .lut_mask = "cc0c";
defparam \Z80|sela_tmp .operation_mode = "normal";
defparam \Z80|sela_tmp .output_mode = "comb_only";
defparam \Z80|sela_tmp .register_cascade_mode = "off";
defparam \Z80|sela_tmp .sum_lutc_input = "datac";
defparam \Z80|sela_tmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N6
cyclone_lcell \Z80|sela_de~0 (
// Equation(s):
// \Z80|sela_de~0_combout  = (\Z80|seq|Equal3~0_combout  & ((\Z80|i_ldblock~combout ) # ((\Z80|i_ldade~0_combout  & \Z80|Decoder1~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldade~0_combout ),
	.datab(\Z80|seq|Equal3~0_combout ),
	.datac(\Z80|Decoder1~10_combout ),
	.datad(\Z80|i_ldblock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_de~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_de~0 .lut_mask = "cc80";
defparam \Z80|sela_de~0 .operation_mode = "normal";
defparam \Z80|sela_de~0 .output_mode = "comb_only";
defparam \Z80|sela_de~0 .register_cascade_mode = "off";
defparam \Z80|sela_de~0 .sum_lutc_input = "datac";
defparam \Z80|sela_de~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N2
cyclone_lcell \Z80|sela_de~1 (
// Equation(s):
// \Z80|sela_de~1_combout  = (\Z80|sela_de~0_combout ) # ((\Z80|seq|Equal3~1_combout  & (\Z80|Decoder1~11_combout  & \Z80|i_ldade~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~1_combout ),
	.datab(\Z80|Decoder1~11_combout ),
	.datac(\Z80|i_ldade~0_combout ),
	.datad(\Z80|sela_de~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_de~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_de~1 .lut_mask = "ff80";
defparam \Z80|sela_de~1 .operation_mode = "normal";
defparam \Z80|sela_de~1 .output_mode = "comb_only";
defparam \Z80|sela_de~1 .register_cascade_mode = "off";
defparam \Z80|sela_de~1 .sum_lutc_input = "datac";
defparam \Z80|sela_de~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N6
cyclone_lcell \Z80|comb~23 (
// Equation(s):
// \Z80|comb~23_combout  = (!\Z80|i[1]~0  & ((\Z80|i[0]~4  & (!\Z80|i[3]~7 )) # (!\Z80|i[0]~4  & ((!\Z80|i[2]~5 )))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i[2]~5 ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~23 .lut_mask = "0053";
defparam \Z80|comb~23 .operation_mode = "normal";
defparam \Z80|comb~23 .output_mode = "comb_only";
defparam \Z80|comb~23 .register_cascade_mode = "off";
defparam \Z80|comb~23 .sum_lutc_input = "datac";
defparam \Z80|comb~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N4
cyclone_lcell \Z80|comb~24 (
// Equation(s):
// \Z80|comb~24_combout  = ((\Z80|comb~22_combout  & ((\Z80|Decoder2~1_combout ) # (\Z80|comb~23_combout )))) # (!\Z80|imm2~0_combout )

	.clk(gnd),
	.dataa(\Z80|comb~22_combout ),
	.datab(\Z80|Decoder2~1_combout ),
	.datac(\Z80|imm2~0_combout ),
	.datad(\Z80|comb~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~24 .lut_mask = "af8f";
defparam \Z80|comb~24 .operation_mode = "normal";
defparam \Z80|comb~24 .output_mode = "comb_only";
defparam \Z80|comb~24 .register_cascade_mode = "off";
defparam \Z80|comb~24 .sum_lutc_input = "datac";
defparam \Z80|comb~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N5
cyclone_lcell \Z80|comb~25 (
// Equation(s):
// \Z80|comb~25_combout  = (\Z80|sela_tmp~combout  & ((\Z80|i_exsphl~combout ) # ((\Z80|comb~24_combout ) # (!\Z80|asu_ci~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sela_tmp~combout ),
	.datab(\Z80|i_exsphl~combout ),
	.datac(\Z80|comb~24_combout ),
	.datad(\Z80|asu_ci~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~25 .lut_mask = "a8aa";
defparam \Z80|comb~25 .operation_mode = "normal";
defparam \Z80|comb~25 .output_mode = "comb_only";
defparam \Z80|comb~25 .register_cascade_mode = "off";
defparam \Z80|comb~25 .sum_lutc_input = "datac";
defparam \Z80|comb~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N6
cyclone_lcell \Z80|selal[0]~1 (
// Equation(s):
// \Z80|selal[0]~1_combout  = (!\Z80|sela_de~1_combout  & (!\Z80|comb~25_combout  & ((!\Z80|reg_l|q~0_combout ) # (!\Z80|sela_tmp3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sela_tmp3~0_combout ),
	.datab(\Z80|reg_l|q~0_combout ),
	.datac(\Z80|sela_de~1_combout ),
	.datad(\Z80|comb~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[0]~1 .lut_mask = "0007";
defparam \Z80|selal[0]~1 .operation_mode = "normal";
defparam \Z80|selal[0]~1 .output_mode = "comb_only";
defparam \Z80|selal[0]~1 .register_cascade_mode = "off";
defparam \Z80|selal[0]~1 .sum_lutc_input = "datac";
defparam \Z80|selal[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N7
cyclone_lcell \Z80|selal[0]~3 (
// Equation(s):
// \Z80|selal[0]~3_combout  = (\Z80|selal[0]~1_combout  & (((\Z80|imm1~0_combout  & \Z80|selah[0]~0_combout )) # (!\Z80|sela_tmp~combout )))

	.clk(gnd),
	.dataa(\Z80|sela_tmp~combout ),
	.datab(\Z80|imm1~0_combout ),
	.datac(\Z80|selah[0]~0_combout ),
	.datad(\Z80|selal[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[0]~3 .lut_mask = "d500";
defparam \Z80|selal[0]~3 .operation_mode = "normal";
defparam \Z80|selal[0]~3 .output_mode = "comb_only";
defparam \Z80|selal[0]~3 .register_cascade_mode = "off";
defparam \Z80|selal[0]~3 .sum_lutc_input = "datac";
defparam \Z80|selal[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N0
cyclone_lcell \Z80|Mux19~2 (
// Equation(s):
// \Z80|Mux19~2_combout  = (\Z80|selal[0]~3_combout  & (\Z80|reg_pcl|q [4])) # (!\Z80|selal[0]~3_combout  & ((\Z80|selal[1]~0_combout  & ((\Z80|reg_adrl|q [4]))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_pcl|q [4]))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [4]),
	.datab(\Z80|reg_adrl|q [4]),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux19~2 .lut_mask = "acaa";
defparam \Z80|Mux19~2 .operation_mode = "normal";
defparam \Z80|Mux19~2 .output_mode = "comb_only";
defparam \Z80|Mux19~2 .register_cascade_mode = "off";
defparam \Z80|Mux19~2 .sum_lutc_input = "datac";
defparam \Z80|Mux19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N5
cyclone_lcell \Z80|Mux19~3 (
// Equation(s):
// \Z80|Mux19~3_combout  = ((\Z80|selal[2]~7_combout  & ((\Z80|Mux19~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux19~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\Z80|Mux19~2_combout ),
	.datad(\Z80|Mux19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux19~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux19~3 .lut_mask = "fc30";
defparam \Z80|Mux19~3 .operation_mode = "normal";
defparam \Z80|Mux19~3 .output_mode = "comb_only";
defparam \Z80|Mux19~3 .register_cascade_mode = "off";
defparam \Z80|Mux19~3 .sum_lutc_input = "datac";
defparam \Z80|Mux19~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N4
cyclone_lcell \Z80|reg_adrl|q[5] (
// Equation(s):
// \Z80|reg_adrl|q[5]~COMBOUT  = ((input_data[5]) # ((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [5] = DFFEAS(\Z80|reg_adrl|q[5]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [5], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(input_data[5]),
	.datac(\Z80|asu|z [5]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[5]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[5] .lut_mask = "ccff";
defparam \Z80|reg_adrl|q[5] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[5] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y15_N5
cyclone_lcell \Z80|Mux18~2 (
// Equation(s):
// \Z80|Mux18~2_combout  = (\Z80|selal[0]~3_combout  & (((\Z80|reg_pcl|q [5])))) # (!\Z80|selal[0]~3_combout  & ((\Z80|selal[1]~0_combout  & (\Z80|reg_adrl|q [5])) # (!\Z80|selal[1]~0_combout  & ((\Z80|reg_pcl|q [5])))))

	.clk(gnd),
	.dataa(\Z80|selal[0]~3_combout ),
	.datab(\Z80|reg_adrl|q [5]),
	.datac(\Z80|reg_pcl|q [5]),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux18~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux18~2 .lut_mask = "e4f0";
defparam \Z80|Mux18~2 .operation_mode = "normal";
defparam \Z80|Mux18~2 .output_mode = "comb_only";
defparam \Z80|Mux18~2 .register_cascade_mode = "off";
defparam \Z80|Mux18~2 .sum_lutc_input = "datac";
defparam \Z80|Mux18~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N6
cyclone_lcell \Z80|Mux18~0 (
// Equation(s):
// \Z80|Mux18~0_combout  = (\Z80|selal[0]~3_combout  & (((!\Z80|selal[1]~0_combout )))) # (!\Z80|selal[0]~3_combout  & ((\Z80|selal[1]~0_combout  & ((\Z80|reg_e|q[5]~5 ))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_spl|q [5]))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [5]),
	.datab(\Z80|reg_e|q[5]~5 ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux18~0 .lut_mask = "0cfa";
defparam \Z80|Mux18~0 .operation_mode = "normal";
defparam \Z80|Mux18~0 .output_mode = "comb_only";
defparam \Z80|Mux18~0 .register_cascade_mode = "off";
defparam \Z80|Mux18~0 .sum_lutc_input = "datac";
defparam \Z80|Mux18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N7
cyclone_lcell \Z80|Mux18~1 (
// Equation(s):
// \Z80|Mux18~1_combout  = (\Z80|selal[0]~3_combout  & ((\Z80|Mux18~0_combout  & ((\Z80|reg_l|Mux2~1 ))) # (!\Z80|Mux18~0_combout  & (\Z80|reg_c|q[5]~5 )))) # (!\Z80|selal[0]~3_combout  & (((\Z80|Mux18~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[5]~5 ),
	.datab(\Z80|reg_l|Mux2~1 ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|Mux18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux18~1 .lut_mask = "cfa0";
defparam \Z80|Mux18~1 .operation_mode = "normal";
defparam \Z80|Mux18~1 .output_mode = "comb_only";
defparam \Z80|Mux18~1 .register_cascade_mode = "off";
defparam \Z80|Mux18~1 .sum_lutc_input = "datac";
defparam \Z80|Mux18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y15_N8
cyclone_lcell \Z80|Mux18~3 (
// Equation(s):
// \Z80|Mux18~3_combout  = ((\Z80|selal[2]~7_combout  & ((\Z80|Mux18~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux18~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Mux18~2_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\Z80|Mux18~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux18~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux18~3 .lut_mask = "fc0c";
defparam \Z80|Mux18~3 .operation_mode = "normal";
defparam \Z80|Mux18~3 .output_mode = "comb_only";
defparam \Z80|Mux18~3 .register_cascade_mode = "off";
defparam \Z80|Mux18~3 .sum_lutc_input = "datac";
defparam \Z80|Mux18~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N3
cyclone_lcell \input_data[1] (
// Equation(s):
// input_data[1] = DFFEAS(((\Z80|Mux17~3_combout ) # ((\Z80|Mux19~3_combout ) # (\Z80|Mux18~3_combout ))) # (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [1]), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|keyboard|altsyncram_component|auto_generated|q_b [1]),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\Z80|Mux19~3_combout ),
	.datad(\Z80|Mux18~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[1] .lut_mask = "fffd";
defparam \input_data[1] .operation_mode = "normal";
defparam \input_data[1] .output_mode = "reg_only";
defparam \input_data[1] .register_cascade_mode = "off";
defparam \input_data[1] .sum_lutc_input = "datac";
defparam \input_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N7
cyclone_lcell \Z80|reg_adrl|q[1] (
// Equation(s):
// \Z80|reg_adrl|q[1]~COMBOUT  = (((input_data[1])) # (!\Z80|seq|Equal0~0_combout ))
// \Z80|reg_adrl|q [1] = DFFEAS(\Z80|reg_adrl|q[1]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [1], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|seq|Equal0~0_combout ),
	.datac(\Z80|asu|z [1]),
	.datad(input_data[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[1]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[1] .lut_mask = "ff33";
defparam \Z80|reg_adrl|q[1] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y16_N6
cyclone_lcell \Z80|Mux46~2 (
// Equation(s):
// \Z80|Mux46~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux6~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [1]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q [1]),
	.datab(\Z80|reg_l|Mux6~1 ),
	.datac(\Z80|sel2[1]~1_combout ),
	.datad(\Z80|Mux39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux46~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux46~2 .lut_mask = "c0a0";
defparam \Z80|Mux46~2 .operation_mode = "normal";
defparam \Z80|Mux46~2 .output_mode = "comb_only";
defparam \Z80|Mux46~2 .register_cascade_mode = "off";
defparam \Z80|Mux46~2 .sum_lutc_input = "datac";
defparam \Z80|Mux46~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N3
cyclone_lcell \Z80|asu|a1[1] (
// Equation(s):
// \Z80|asu|a1 [1] = \Z80|asu_i [0] $ (((\Z80|Mux46~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux46~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|asu_i [0]),
	.datac(\Z80|Mux46~1_combout ),
	.datad(\Z80|Mux46~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[1] .lut_mask = "339c";
defparam \Z80|asu|a1[1] .operation_mode = "normal";
defparam \Z80|asu|a1[1] .output_mode = "comb_only";
defparam \Z80|asu|a1[1] .register_cascade_mode = "off";
defparam \Z80|asu|a1[1] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N9
cyclone_lcell \Z80|asu|c~2 (
// Equation(s):
// \Z80|asu|c~2_combout  = (\Z80|asu|b1 [0] & (\Z80|asu|comb~0_combout  $ ((\Z80|asu_ci~5_combout )))) # (!\Z80|asu|b1 [0] & (\Z80|asu|a1 [0] & (\Z80|asu|comb~0_combout  $ (\Z80|asu_ci~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|comb~0_combout ),
	.datab(\Z80|asu|b1 [0]),
	.datac(\Z80|asu_ci~5_combout ),
	.datad(\Z80|asu|a1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~2 .lut_mask = "5a48";
defparam \Z80|asu|c~2 .operation_mode = "normal";
defparam \Z80|asu|c~2 .output_mode = "comb_only";
defparam \Z80|asu|c~2 .register_cascade_mode = "off";
defparam \Z80|asu|c~2 .sum_lutc_input = "datac";
defparam \Z80|asu|c~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N4
cyclone_lcell \Z80|asu|c[4]~4 (
// Equation(s):
// \Z80|asu|c[4]~4_combout  = (\Z80|asu|b1 [1] & ((\Z80|asu|c[2]~3_combout ) # ((\Z80|asu|c~2_combout )))) # (!\Z80|asu|b1 [1] & (\Z80|asu|a1 [1] & ((\Z80|asu|c[2]~3_combout ) # (\Z80|asu|c~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [1]),
	.datab(\Z80|asu|c[2]~3_combout ),
	.datac(\Z80|asu|a1 [1]),
	.datad(\Z80|asu|c~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[4]~4 .lut_mask = "fac8";
defparam \Z80|asu|c[4]~4 .operation_mode = "normal";
defparam \Z80|asu|c[4]~4 .output_mode = "comb_only";
defparam \Z80|asu|c[4]~4 .register_cascade_mode = "off";
defparam \Z80|asu|c[4]~4 .sum_lutc_input = "datac";
defparam \Z80|asu|c[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N3
cyclone_lcell \Z80|asu|c[6]~6 (
// Equation(s):
// \Z80|asu|c[6]~6_combout  = (\Z80|asu|a1 [2] & ((\Z80|asu|b1 [2]) # ((\Z80|asu|c[4]~4_combout ) # (\Z80|asu|c[4]~5_combout )))) # (!\Z80|asu|a1 [2] & (\Z80|asu|b1 [2] & ((\Z80|asu|c[4]~4_combout ) # (\Z80|asu|c[4]~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [2]),
	.datab(\Z80|asu|b1 [2]),
	.datac(\Z80|asu|c[4]~4_combout ),
	.datad(\Z80|asu|c[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[6]~6 .lut_mask = "eee8";
defparam \Z80|asu|c[6]~6 .operation_mode = "normal";
defparam \Z80|asu|c[6]~6 .output_mode = "comb_only";
defparam \Z80|asu|c[6]~6 .register_cascade_mode = "off";
defparam \Z80|asu|c[6]~6 .sum_lutc_input = "datac";
defparam \Z80|asu|c[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N6
cyclone_lcell \Z80|asu|b1[5]~2 (
// Equation(s):
// \Z80|asu|b1[5]~2_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|reg_adrl|q[5]~COMBOUT  & ((!\Z80|Equal5~0_combout )))) # (!\Z80|sel3[0]~0_combout  & (((\Z80|reg_l|Mux2~1  & \Z80|Equal5~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|reg_l|Mux2~1 ),
	.datad(\Z80|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[5]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[5]~2 .lut_mask = "3088";
defparam \Z80|asu|b1[5]~2 .operation_mode = "normal";
defparam \Z80|asu|b1[5]~2 .output_mode = "comb_only";
defparam \Z80|asu|b1[5]~2 .register_cascade_mode = "off";
defparam \Z80|asu|b1[5]~2 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[5]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N9
cyclone_lcell \Z80|asu|b1[5] (
// Equation(s):
// \Z80|asu|b1 [5] = (\Z80|asu_i[1]~7_combout ) # ((\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # (\Z80|asu|b1[5]~2_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~7_combout ),
	.datab(\Z80|asu_i[1]~5_combout ),
	.datac(\Z80|asu_i[1]~9_combout ),
	.datad(\Z80|asu|b1[5]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[5] .lut_mask = "fffe";
defparam \Z80|asu|b1[5] .operation_mode = "normal";
defparam \Z80|asu|b1[5] .output_mode = "comb_only";
defparam \Z80|asu|b1[5] .register_cascade_mode = "off";
defparam \Z80|asu|b1[5] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N0
cyclone_lcell \Z80|asu|c[7]~13 (
// Equation(s):
// \Z80|asu|c[7]~13_combout  = (\Z80|asu|a1 [5] & ((\Z80|asu|a1 [4]) # ((\Z80|asu|b1 [4])))) # (!\Z80|asu|a1 [5] & (\Z80|asu|b1 [5] & ((\Z80|asu|a1 [4]) # (\Z80|asu|b1 [4]))))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [5]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|b1 [5]),
	.datad(\Z80|asu|b1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~13 .lut_mask = "fac8";
defparam \Z80|asu|c[7]~13 .operation_mode = "normal";
defparam \Z80|asu|c[7]~13 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~13 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~13 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N8
cyclone_lcell \Z80|asu|c[5]~14 (
// Equation(s):
// \Z80|asu|c[5]~14_combout  = (\Z80|asu|c[7]~13_combout  & ((\Z80|asu|c[6]~6_combout  & ((\Z80|asu|b1 [3]) # (\Z80|asu|a1 [3]))) # (!\Z80|asu|c[6]~6_combout  & (\Z80|asu|b1 [3] & \Z80|asu|a1 [3]))))

	.clk(gnd),
	.dataa(\Z80|asu|c[6]~6_combout ),
	.datab(\Z80|asu|b1 [3]),
	.datac(\Z80|asu|a1 [3]),
	.datad(\Z80|asu|c[7]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[5]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[5]~14 .lut_mask = "e800";
defparam \Z80|asu|c[5]~14 .operation_mode = "normal";
defparam \Z80|asu|c[5]~14 .output_mode = "comb_only";
defparam \Z80|asu|c[5]~14 .register_cascade_mode = "off";
defparam \Z80|asu|c[5]~14 .sum_lutc_input = "datac";
defparam \Z80|asu|c[5]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N3
cyclone_lcell \Z80|Mux41~0 (
// Equation(s):
// \Z80|Mux41~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout ) # (\Z80|reg_c|q[6]~6 )))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_spl|q [6] & (!\Z80|sel2[0]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_spl|q [6]),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_c|q[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux41~0 .lut_mask = "aea4";
defparam \Z80|Mux41~0 .operation_mode = "normal";
defparam \Z80|Mux41~0 .output_mode = "comb_only";
defparam \Z80|Mux41~0 .register_cascade_mode = "off";
defparam \Z80|Mux41~0 .sum_lutc_input = "datac";
defparam \Z80|Mux41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N6
cyclone_lcell \Z80|Mux41~1 (
// Equation(s):
// \Z80|Mux41~1_combout  = (\Z80|sel2[0]~7_combout  & ((\Z80|Mux41~0_combout  & (\Z80|reg_e|q[6]~6 )) # (!\Z80|Mux41~0_combout  & ((\Z80|reg_pcl|q [6]))))) # (!\Z80|sel2[0]~7_combout  & (((\Z80|Mux41~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[6]~6 ),
	.datab(\Z80|reg_pcl|q [6]),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|Mux41~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux41~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux41~1 .lut_mask = "afc0";
defparam \Z80|Mux41~1 .operation_mode = "normal";
defparam \Z80|Mux41~1 .output_mode = "comb_only";
defparam \Z80|Mux41~1 .register_cascade_mode = "off";
defparam \Z80|Mux41~1 .sum_lutc_input = "datac";
defparam \Z80|Mux41~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N1
cyclone_lcell \Z80|reg_adrl|q[6] (
// Equation(s):
// \Z80|reg_adrl|q[6]~COMBOUT  = ((input_data[6]) # ((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [6] = DFFEAS(\Z80|reg_adrl|q[6]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [6], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(input_data[6]),
	.datac(\Z80|asu|z [6]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[6]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[6] .lut_mask = "ccff";
defparam \Z80|reg_adrl|q[6] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[6] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[6] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y19_N5
cyclone_lcell \Z80|Mux41~2 (
// Equation(s):
// \Z80|Mux41~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux1~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [6]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q [6]),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|Mux39~0_combout ),
	.datad(\Z80|reg_l|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux41~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux41~2 .lut_mask = "c808";
defparam \Z80|Mux41~2 .operation_mode = "normal";
defparam \Z80|Mux41~2 .output_mode = "comb_only";
defparam \Z80|Mux41~2 .register_cascade_mode = "off";
defparam \Z80|Mux41~2 .sum_lutc_input = "datac";
defparam \Z80|Mux41~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N4
cyclone_lcell \Z80|asu|a1[6] (
// Equation(s):
// \Z80|asu|a1 [6] = \Z80|asu_i [0] $ (((\Z80|Mux41~2_combout ) # ((\Z80|Mux41~1_combout  & !\Z80|sel2[1]~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux41~1_combout ),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|asu_i [0]),
	.datad(\Z80|Mux41~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[6] .lut_mask = "0fd2";
defparam \Z80|asu|a1[6] .operation_mode = "normal";
defparam \Z80|asu|a1[6] .output_mode = "comb_only";
defparam \Z80|asu|a1[6] .register_cascade_mode = "off";
defparam \Z80|asu|a1[6] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N1
cyclone_lcell \Z80|asu|c~12 (
// Equation(s):
// \Z80|asu|c~12_combout  = (\Z80|asu|a1 [5] & ((\Z80|asu|b1 [5]) # ((\Z80|asu|a1 [4] & \Z80|asu|b1 [4])))) # (!\Z80|asu|a1 [5] & (\Z80|asu|a1 [4] & (\Z80|asu|b1 [5] & \Z80|asu|b1 [4])))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [5]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|b1 [5]),
	.datad(\Z80|asu|b1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~12 .lut_mask = "e8a0";
defparam \Z80|asu|c~12 .operation_mode = "normal";
defparam \Z80|asu|c~12 .output_mode = "comb_only";
defparam \Z80|asu|c~12 .register_cascade_mode = "off";
defparam \Z80|asu|c~12 .sum_lutc_input = "datac";
defparam \Z80|asu|c~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N6
cyclone_lcell \Z80|asu|z[6] (
// Equation(s):
// \Z80|asu|z [6] = \Z80|asu|b1 [6] $ (\Z80|asu|a1 [6] $ (((\Z80|asu|c[5]~14_combout ) # (\Z80|asu|c~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [6]),
	.datab(\Z80|asu|c[5]~14_combout ),
	.datac(\Z80|asu|a1 [6]),
	.datad(\Z80|asu|c~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[6] .lut_mask = "a596";
defparam \Z80|asu|z[6] .operation_mode = "normal";
defparam \Z80|asu|z[6] .output_mode = "comb_only";
defparam \Z80|asu|z[6] .register_cascade_mode = "off";
defparam \Z80|asu|z[6] .sum_lutc_input = "datac";
defparam \Z80|asu|z[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N3
cyclone_lcell \Z80|reg_e|q1[6] (
// Equation(s):
// \Z80|reg_e|q0~7  = ((\Z80|load_e~2_combout  & ((\Z80|alu|z[6]~47 ))) # (!\Z80|load_e~2_combout  & (\Z80|asu|z [6])))
// \Z80|reg_e|q1 [6] = DFFEAS(\Z80|reg_e|q0~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q1[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [6]),
	.datab(\Z80|alu|z[6]~47 ),
	.datac(vcc),
	.datad(\Z80|load_e~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_e|q1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q0~7 ),
	.regout(\Z80|reg_e|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q1[6] .lut_mask = "ccaa";
defparam \Z80|reg_e|q1[6] .operation_mode = "normal";
defparam \Z80|reg_e|q1[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_e|q1[6] .sum_lutc_input = "datac";
defparam \Z80|reg_e|q1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y19_N1
cyclone_lcell \Z80|reg_e|q0[6] (
// Equation(s):
// \Z80|reg_e|q[6]~6  = ((\Z80|sel_exx~regout  & ((\Z80|reg_e|q1 [6]))) # (!\Z80|sel_exx~regout  & (L4_q0[6])))
// \Z80|reg_e|q0 [6] = DFFEAS(\Z80|reg_e|q[6]~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_e|q0[3]~1_combout , \Z80|reg_e|q0~7 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_e|q0~7 ),
	.datad(\Z80|reg_e|q1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_e|q0[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_e|q[6]~6 ),
	.regout(\Z80|reg_e|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_e|q0[6] .lut_mask = "fc30";
defparam \Z80|reg_e|q0[6] .operation_mode = "normal";
defparam \Z80|reg_e|q0[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_e|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_e|q0[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_e|q0[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y19_N2
cyclone_lcell \Z80|reg_l|qx~13 (
// Equation(s):
// \Z80|reg_l|qx~13_combout  = ((\Z80|loadal~combout  & ((\Z80|asu|z [6]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q[6]~6 )))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[6]~6 ),
	.datab(vcc),
	.datac(\Z80|asu|z [6]),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~13 .lut_mask = "f0aa";
defparam \Z80|reg_l|qx~13 .operation_mode = "normal";
defparam \Z80|reg_l|qx~13 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~13 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~13 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N9
cyclone_lcell \Z80|reg_l|qy[6] (
// Equation(s):
// \Z80|reg_l|qx~14  = ((\Z80|load_l~2_combout  & ((\Z80|alu|z[6]~47 ))) # (!\Z80|load_l~2_combout  & (\Z80|reg_l|qx~13_combout )))
// \Z80|reg_l|qy [6] = DFFEAS(\Z80|reg_l|qx~14 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|qy[4]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_l|qx~13_combout ),
	.datac(\Z80|load_l~2_combout ),
	.datad(\Z80|alu|z[6]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~14 ),
	.regout(\Z80|reg_l|qy [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[6] .lut_mask = "fc0c";
defparam \Z80|reg_l|qy[6] .operation_mode = "normal";
defparam \Z80|reg_l|qy[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_l|qy[6] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[6] .sum_lutc_input = "datac";
defparam \Z80|reg_l|qy[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N3
cyclone_lcell \Z80|reg_l|q0[6] (
// Equation(s):
// \Z80|reg_l|q0 [6] = DFFEAS((\Z80|loadal~combout  & (((\Z80|asu|z [6])))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q0 [6])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z[6]~47 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loadal~combout ),
	.datab(\Z80|reg_e|q0 [6]),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|asu|z [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[6] .lut_mask = "ee44";
defparam \Z80|reg_l|q0[6] .operation_mode = "normal";
defparam \Z80|reg_l|q0[6] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[6] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y18_N6
cyclone_lcell \Z80|reg_l|q1[6] (
// Equation(s):
// \Z80|reg_l|q1 [6] = DFFEAS(((\Z80|loadal~combout  & ((\Z80|asu|z [6]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [6]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z[6]~47 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q1 [6]),
	.datab(\Z80|asu|z [6]),
	.datac(\Z80|alu|z[6]~47 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[6] .lut_mask = "ccaa";
defparam \Z80|reg_l|q1[6] .operation_mode = "normal";
defparam \Z80|reg_l|q1[6] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[6] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y19_N0
cyclone_lcell \Z80|reg_l|Mux1~0 (
// Equation(s):
// \Z80|reg_l|Mux1~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|q1 [6]))) # (!\Z80|reg_l|q~2_combout  & (\Z80|reg_l|q0 [6]))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q0 [6]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|q1 [6]),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|Mux1~0 .lut_mask = "fc22";
defparam \Z80|reg_l|Mux1~0 .operation_mode = "normal";
defparam \Z80|reg_l|Mux1~0 .output_mode = "comb_only";
defparam \Z80|reg_l|Mux1~0 .register_cascade_mode = "off";
defparam \Z80|reg_l|Mux1~0 .sum_lutc_input = "datac";
defparam \Z80|reg_l|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N1
cyclone_lcell \Z80|reg_l|qx[6] (
// Equation(s):
// \Z80|reg_l|Mux1~1  = (\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|Mux1~0_combout  & (\Z80|reg_l|qy [6])) # (!\Z80|reg_l|Mux1~0_combout  & ((P2_qx[6]))))) # (!\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|Mux1~0_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|qy [6]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|qx~14 ),
	.datad(\Z80|reg_l|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux1~1 ),
	.regout(\Z80|reg_l|qx [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[6] .lut_mask = "bbc0";
defparam \Z80|reg_l|qx[6] .operation_mode = "normal";
defparam \Z80|reg_l|qx[6] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[6] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y16_N5
cyclone_lcell \Z80|asu|b1[6]~7 (
// Equation(s):
// \Z80|asu|b1[6]~7_combout  = (\Z80|Equal5~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_l|Mux1~1 )))) # (!\Z80|Equal5~0_combout  & (\Z80|reg_adrl|q[6]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal5~0_combout ),
	.datab(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_l|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[6]~7 .lut_mask = "4a40";
defparam \Z80|asu|b1[6]~7 .operation_mode = "normal";
defparam \Z80|asu|b1[6]~7 .output_mode = "comb_only";
defparam \Z80|asu|b1[6]~7 .register_cascade_mode = "off";
defparam \Z80|asu|b1[6]~7 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N6
cyclone_lcell \Z80|asu|b1[6] (
// Equation(s):
// \Z80|asu|b1 [6] = (\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # ((\Z80|asu_i[1]~7_combout ) # (\Z80|asu|b1[6]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~5_combout ),
	.datab(\Z80|asu_i[1]~9_combout ),
	.datac(\Z80|asu_i[1]~7_combout ),
	.datad(\Z80|asu|b1[6]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[6] .lut_mask = "fffe";
defparam \Z80|asu|b1[6] .operation_mode = "normal";
defparam \Z80|asu|b1[6] .output_mode = "comb_only";
defparam \Z80|asu|b1[6] .register_cascade_mode = "off";
defparam \Z80|asu|b1[6] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N0
cyclone_lcell \Z80|asu|tor[5] (
// Equation(s):
// \Z80|asu|tor [5] = (((\Z80|asu|b1 [5]) # (\Z80|asu|a1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|b1 [5]),
	.datad(\Z80|asu|a1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|tor [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|tor[5] .lut_mask = "fff0";
defparam \Z80|asu|tor[5] .operation_mode = "normal";
defparam \Z80|asu|tor[5] .output_mode = "comb_only";
defparam \Z80|asu|tor[5] .register_cascade_mode = "off";
defparam \Z80|asu|tor[5] .sum_lutc_input = "datac";
defparam \Z80|asu|tor[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N4
cyclone_lcell \Z80|asu|c[7]~9 (
// Equation(s):
// \Z80|asu|c[7]~9_combout  = (((\Z80|asu|a1 [3] & \Z80|asu|b1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|a1 [3]),
	.datad(\Z80|asu|b1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~9 .lut_mask = "f000";
defparam \Z80|asu|c[7]~9 .operation_mode = "normal";
defparam \Z80|asu|c[7]~9 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~9 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~9 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N5
cyclone_lcell \Z80|asu|c[7]~23 (
// Equation(s):
// \Z80|asu|c[7]~23_combout  = (\Z80|asu|tor [5] & ((\Z80|asu|b1 [4] & ((\Z80|asu|a1 [4]) # (\Z80|asu|c[7]~9_combout ))) # (!\Z80|asu|b1 [4] & (\Z80|asu|a1 [4] & \Z80|asu|c[7]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [4]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|tor [5]),
	.datad(\Z80|asu|c[7]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~23 .lut_mask = "e080";
defparam \Z80|asu|c[7]~23 .operation_mode = "normal";
defparam \Z80|asu|c[7]~23 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~23 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~23 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N6
cyclone_lcell \Z80|asu|c[7]~24 (
// Equation(s):
// \Z80|asu|c[7]~24_combout  = ((\Z80|asu|c[7]~23_combout ) # ((\Z80|asu|b1 [5] & \Z80|asu|a1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|b1 [5]),
	.datac(\Z80|asu|a1 [5]),
	.datad(\Z80|asu|c[7]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~24 .lut_mask = "ffc0";
defparam \Z80|asu|c[7]~24 .operation_mode = "normal";
defparam \Z80|asu|c[7]~24 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~24 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~24 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y16_N5
cyclone_lcell \Z80|asu|c[7]~21 (
// Equation(s):
// \Z80|asu|c[7]~21_combout  = (\Z80|asu|b1 [1] & ((\Z80|asu|c~2_combout ) # ((\Z80|asu|c[2]~3_combout ) # (\Z80|asu|a1 [1])))) # (!\Z80|asu|b1 [1] & (\Z80|asu|a1 [1] & ((\Z80|asu|c~2_combout ) # (\Z80|asu|c[2]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|c~2_combout ),
	.datab(\Z80|asu|b1 [1]),
	.datac(\Z80|asu|c[2]~3_combout ),
	.datad(\Z80|asu|a1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~21 .lut_mask = "fec8";
defparam \Z80|asu|c[7]~21 .operation_mode = "normal";
defparam \Z80|asu|c[7]~21 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~21 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~21 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N1
cyclone_lcell \Z80|asu|c[7]~20 (
// Equation(s):
// \Z80|asu|c[7]~20_combout  = (\Z80|asu|tor [3] & (\Z80|asu|tor [5] & ((\Z80|asu|b1 [4]) # (\Z80|asu|a1 [4]))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [4]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|tor [3]),
	.datad(\Z80|asu|tor [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~20 .lut_mask = "e000";
defparam \Z80|asu|c[7]~20 .operation_mode = "normal";
defparam \Z80|asu|c[7]~20 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~20 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~20 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N0
cyclone_lcell \Z80|asu|c[7]~22 (
// Equation(s):
// \Z80|asu|c[7]~22_combout  = (\Z80|asu|c[7]~20_combout  & ((\Z80|asu|b1 [2] & ((\Z80|asu|a1 [2]) # (\Z80|asu|c[7]~21_combout ))) # (!\Z80|asu|b1 [2] & (\Z80|asu|a1 [2] & \Z80|asu|c[7]~21_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [2]),
	.datab(\Z80|asu|a1 [2]),
	.datac(\Z80|asu|c[7]~21_combout ),
	.datad(\Z80|asu|c[7]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~22 .lut_mask = "e800";
defparam \Z80|asu|c[7]~22 .operation_mode = "normal";
defparam \Z80|asu|c[7]~22 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~22 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~22 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N1
cyclone_lcell \Z80|asu|c[7]~25 (
// Equation(s):
// \Z80|asu|c[7]~25_combout  = (\Z80|asu|b1 [6] & ((\Z80|asu|a1 [6]) # ((\Z80|asu|c[7]~24_combout ) # (\Z80|asu|c[7]~22_combout )))) # (!\Z80|asu|b1 [6] & (\Z80|asu|a1 [6] & ((\Z80|asu|c[7]~24_combout ) # (\Z80|asu|c[7]~22_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [6]),
	.datab(\Z80|asu|a1 [6]),
	.datac(\Z80|asu|c[7]~24_combout ),
	.datad(\Z80|asu|c[7]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~25 .lut_mask = "eee8";
defparam \Z80|asu|c[7]~25 .operation_mode = "normal";
defparam \Z80|asu|c[7]~25 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~25 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~25 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N5
cyclone_lcell \Z80|asu|c[7]~26 (
// Equation(s):
// \Z80|asu|c[7]~26_combout  = ((\Z80|asu|a1 [7] & ((\Z80|asu|b1 [7]) # (\Z80|asu|c[7]~25_combout ))) # (!\Z80|asu|a1 [7] & (\Z80|asu|b1 [7] & \Z80|asu|c[7]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|a1 [7]),
	.datac(\Z80|asu|b1 [7]),
	.datad(\Z80|asu|c[7]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[7]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[7]~26 .lut_mask = "fcc0";
defparam \Z80|asu|c[7]~26 .operation_mode = "normal";
defparam \Z80|asu|c[7]~26 .output_mode = "comb_only";
defparam \Z80|asu|c[7]~26 .register_cascade_mode = "off";
defparam \Z80|asu|c[7]~26 .sum_lutc_input = "datac";
defparam \Z80|asu|c[7]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N5
cyclone_lcell \Z80|asu|z[8] (
// Equation(s):
// \Z80|asu|z [8] = \Z80|asu|comb~0_combout  $ (\Z80|asu|c[7]~26_combout  $ (\Z80|Mux39~4_combout  $ (\Z80|asu|b1 [7])))

	.clk(gnd),
	.dataa(\Z80|asu|comb~0_combout ),
	.datab(\Z80|asu|c[7]~26_combout ),
	.datac(\Z80|Mux39~4_combout ),
	.datad(\Z80|asu|b1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[8] .lut_mask = "6996";
defparam \Z80|asu|z[8] .operation_mode = "normal";
defparam \Z80|asu|z[8] .output_mode = "comb_only";
defparam \Z80|asu|z[8] .register_cascade_mode = "off";
defparam \Z80|asu|z[8] .sum_lutc_input = "datac";
defparam \Z80|asu|z[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y18_N5
cyclone_lcell \Z80|reg_h|qx~0 (
// Equation(s):
// \Z80|reg_h|qx~0_combout  = (\Z80|loada_hl~2_combout  & (\Z80|asu|z [8])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q[0]~0 ))))

	.clk(gnd),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|asu|z [8]),
	.datac(vcc),
	.datad(\Z80|reg_d|q[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~0 .lut_mask = "dd88";
defparam \Z80|reg_h|qx~0 .operation_mode = "normal";
defparam \Z80|reg_h|qx~0 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y18_N2
cyclone_lcell \Z80|reg_h|qy[0] (
// Equation(s):
// \Z80|reg_h|qx~1  = ((\Z80|load_h~3_combout  & ((\Z80|alu|z [0]))) # (!\Z80|load_h~3_combout  & (\Z80|reg_h|qx~0_combout )))
// \Z80|reg_h|qy [0] = DFFEAS(\Z80|reg_h|qx~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|qy[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_h|qx~0_combout ),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|load_h~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~1 ),
	.regout(\Z80|reg_h|qy [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[0] .lut_mask = "f0cc";
defparam \Z80|reg_h|qy[0] .operation_mode = "normal";
defparam \Z80|reg_h|qy[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_h|qy[0] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[0] .sum_lutc_input = "datac";
defparam \Z80|reg_h|qy[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y20_N6
cyclone_lcell \Z80|reg_h|q0[0] (
// Equation(s):
// \Z80|reg_h|q0 [0] = DFFEAS((\Z80|loada_hl~2_combout  & (\Z80|asu|z [8])) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q0 [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z [0], , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|asu|z [8]),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|reg_d|q0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[0] .lut_mask = "dd88";
defparam \Z80|reg_h|q0[0] .operation_mode = "normal";
defparam \Z80|reg_h|q0[0] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[0] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y20_N9
cyclone_lcell \Z80|reg_h|q1[0] (
// Equation(s):
// \Z80|reg_h|q1 [0] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [8])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q1 [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z [0], , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [0]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|asu|z [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[0] .lut_mask = "ee22";
defparam \Z80|reg_h|q1[0] .operation_mode = "normal";
defparam \Z80|reg_h|q1[0] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[0] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y18_N3
cyclone_lcell \Z80|reg_h|Mux7~0 (
// Equation(s):
// \Z80|reg_h|Mux7~0_combout  = (\Z80|reg_l|q~1_combout  & (((\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & ((\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|q1 [0]))) # (!\Z80|reg_l|q~2_combout  & (\Z80|reg_h|q0 [0]))))

	.clk(gnd),
	.dataa(\Z80|reg_l|q~1_combout ),
	.datab(\Z80|reg_h|q0 [0]),
	.datac(\Z80|reg_h|q1 [0]),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|Mux7~0 .lut_mask = "fa44";
defparam \Z80|reg_h|Mux7~0 .operation_mode = "normal";
defparam \Z80|reg_h|Mux7~0 .output_mode = "comb_only";
defparam \Z80|reg_h|Mux7~0 .register_cascade_mode = "off";
defparam \Z80|reg_h|Mux7~0 .sum_lutc_input = "datac";
defparam \Z80|reg_h|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y18_N0
cyclone_lcell \Z80|reg_h|qx[0] (
// Equation(s):
// \Z80|reg_h|Mux7~1  = (\Z80|reg_h|Mux7~0_combout  & ((\Z80|reg_h|qy [0]) # ((!\Z80|reg_l|q~1_combout )))) # (!\Z80|reg_h|Mux7~0_combout  & (((P1_qx[0] & \Z80|reg_l|q~1_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|qy [0]),
	.datab(\Z80|reg_h|Mux7~0_combout ),
	.datac(\Z80|reg_h|qx~1 ),
	.datad(\Z80|reg_l|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux7~1 ),
	.regout(\Z80|reg_h|qx [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[0] .lut_mask = "b8cc";
defparam \Z80|reg_h|qx[0] .operation_mode = "normal";
defparam \Z80|reg_h|qx[0] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[0] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y18_N1
cyclone_lcell \Z80|Selector7~0 (
// Equation(s):
// \Z80|Selector7~0_combout  = (\Z80|sel3[0]~0_combout  & (!\Z80|Equal4~0_combout  & (\Z80|reg_r|q[0]~COMBOUT ))) # (!\Z80|sel3[0]~0_combout  & (\Z80|Equal4~0_combout  & ((\Z80|reg_h|Mux7~1 ))))

	.clk(gnd),
	.dataa(\Z80|sel3[0]~0_combout ),
	.datab(\Z80|Equal4~0_combout ),
	.datac(\Z80|reg_r|q[0]~COMBOUT ),
	.datad(\Z80|reg_h|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector7~0 .lut_mask = "6420";
defparam \Z80|Selector7~0 .operation_mode = "normal";
defparam \Z80|Selector7~0 .output_mode = "comb_only";
defparam \Z80|Selector7~0 .register_cascade_mode = "off";
defparam \Z80|Selector7~0 .sum_lutc_input = "datac";
defparam \Z80|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N4
cyclone_lcell \Z80|alu|a1[0] (
// Equation(s):
// \Z80|alu|a1 [0] = \Z80|Selector7~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|incdec8~combout  & \Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|i_djnz~0_combout ),
	.datab(\Z80|incdec8~combout ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[0] .lut_mask = "15ea";
defparam \Z80|alu|a1[0] .operation_mode = "normal";
defparam \Z80|alu|a1[0] .output_mode = "comb_only";
defparam \Z80|alu|a1[0] .register_cascade_mode = "off";
defparam \Z80|alu|a1[0] .sum_lutc_input = "datac";
defparam \Z80|alu|a1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N2
cyclone_lcell \Z80|alu|co[0]~4 (
// Equation(s):
// \Z80|alu|co[0]~4_combout  = (\Z80|alu|a1 [0] & ((\Z80|alu|b1[0]~4_combout ) # (\Z80|sub~combout  $ (\Z80|ci~combout )))) # (!\Z80|alu|a1 [0] & (\Z80|alu|b1[0]~4_combout  & (\Z80|sub~combout  $ (\Z80|ci~combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1 [0]),
	.datab(\Z80|alu|b1[0]~4_combout ),
	.datac(\Z80|sub~combout ),
	.datad(\Z80|ci~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[0]~4 .lut_mask = "8ee8";
defparam \Z80|alu|co[0]~4 .operation_mode = "normal";
defparam \Z80|alu|co[0]~4 .output_mode = "comb_only";
defparam \Z80|alu|co[0]~4 .register_cascade_mode = "off";
defparam \Z80|alu|co[0]~4 .sum_lutc_input = "datac";
defparam \Z80|alu|co[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N3
cyclone_lcell \Z80|alu|z[1]~11 (
// Equation(s):
// \Z80|alu|z[1]~11_combout  = (\Z80|alu|b1[1]~7_combout  $ (((\Z80|ec~5_combout  & \Z80|alu|co[0]~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|ec~5_combout ),
	.datab(vcc),
	.datac(\Z80|alu|co[0]~4_combout ),
	.datad(\Z80|alu|b1[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[1]~11 .lut_mask = "5fa0";
defparam \Z80|alu|z[1]~11 .operation_mode = "normal";
defparam \Z80|alu|z[1]~11 .output_mode = "comb_only";
defparam \Z80|alu|z[1]~11 .register_cascade_mode = "off";
defparam \Z80|alu|z[1]~11 .sum_lutc_input = "datac";
defparam \Z80|alu|z[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N7
cyclone_lcell \Z80|alu|z[1]~12 (
// Equation(s):
// \Z80|alu|z[1]~12_combout  = (\Z80|s_xor~combout  & ((\Z80|alu|a1[1]~0_combout  $ (\Z80|alu|z[1]~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|s_xor~combout ),
	.datab(vcc),
	.datac(\Z80|alu|a1[1]~0_combout ),
	.datad(\Z80|alu|z[1]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[1]~12 .lut_mask = "0aa0";
defparam \Z80|alu|z[1]~12 .operation_mode = "normal";
defparam \Z80|alu|z[1]~12 .output_mode = "comb_only";
defparam \Z80|alu|z[1]~12 .register_cascade_mode = "off";
defparam \Z80|alu|z[1]~12 .sum_lutc_input = "datac";
defparam \Z80|alu|z[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N8
cyclone_lcell \Z80|reg_pcl|d~2 (
// Equation(s):
// \Z80|reg_pcl|d~2_combout  = \Z80|reg_pcl|q [1] $ (((\Z80|count_pc~3_combout  & (\Z80|reg_pcl|q [0] $ (\Z80|dec_pc~combout )))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [0]),
	.datab(\Z80|reg_pcl|q [1]),
	.datac(\Z80|count_pc~3_combout ),
	.datad(\Z80|dec_pc~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d~2 .lut_mask = "9c6c";
defparam \Z80|reg_pcl|d~2 .operation_mode = "normal";
defparam \Z80|reg_pcl|d~2 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d~2 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d~2 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N2
cyclone_lcell \Z80|reg_pcl|d[1]~3 (
// Equation(s):
// \Z80|reg_pcl|d[1]~3_combout  = (\Z80|reg_pcl|notload~combout  & (\Z80|asu|z [1] & ((\Z80|loada_pc~3_combout )))) # (!\Z80|reg_pcl|notload~combout  & ((\Z80|reg_pcl|d~2_combout ) # ((\Z80|asu|z [1] & \Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|notload~combout ),
	.datab(\Z80|asu|z [1]),
	.datac(\Z80|reg_pcl|d~2_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[1]~3 .lut_mask = "dc50";
defparam \Z80|reg_pcl|d[1]~3 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[1]~3 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[1]~3 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[1]~3 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N3
cyclone_lcell \Z80|reg_pcl|q[1] (
// Equation(s):
// \Z80|reg_pcl|q [1] = DFFEAS(((\Z80|reg_pcl|d[1]~3_combout ) # ((\Z80|alu|z[1]~44  & \Z80|load_pcl~2_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|alu|z[1]~44 ),
	.datac(\Z80|load_pcl~2_combout ),
	.datad(\Z80|reg_pcl|d[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[1] .lut_mask = "ffc0";
defparam \Z80|reg_pcl|q[1] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[1] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N2
cyclone_lcell \Z80|reg_pcl|c[1]~0 (
// Equation(s):
// \Z80|reg_pcl|c[1]~0_combout  = (\Z80|count_pc~3_combout  & ((\Z80|reg_pcl|q [1] & (\Z80|reg_pcl|q [0] & !\Z80|dec_pc~combout )) # (!\Z80|reg_pcl|q [1] & (!\Z80|reg_pcl|q [0] & \Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [1]),
	.datab(\Z80|reg_pcl|q [0]),
	.datac(\Z80|dec_pc~combout ),
	.datad(\Z80|count_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|c[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|c[1]~0 .lut_mask = "1800";
defparam \Z80|reg_pcl|c[1]~0 .operation_mode = "normal";
defparam \Z80|reg_pcl|c[1]~0 .output_mode = "comb_only";
defparam \Z80|reg_pcl|c[1]~0 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|c[1]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|c[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N6
cyclone_lcell \Z80|reg_pcl|d[2]~4 (
// Equation(s):
// \Z80|reg_pcl|d[2]~4_combout  = (\Z80|load_pcl~2_combout  & ((\Z80|alu|z[2]~28 ) # ((\Z80|asu|z [2] & \Z80|loada_pc~3_combout )))) # (!\Z80|load_pcl~2_combout  & (\Z80|asu|z [2] & ((\Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_pcl~2_combout ),
	.datab(\Z80|asu|z [2]),
	.datac(\Z80|alu|z[2]~28 ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[2]~4 .lut_mask = "eca0";
defparam \Z80|reg_pcl|d[2]~4 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[2]~4 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[2]~4 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[2]~4 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N7
cyclone_lcell \Z80|reg_pcl|q[2] (
// Equation(s):
// \Z80|reg_pcl|q [2] = DFFEAS((\Z80|reg_pcl|d[2]~4_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [2] $ (\Z80|reg_pcl|c[1]~0_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|q [2]),
	.datab(\Z80|reg_pcl|c[1]~0_combout ),
	.datac(\Z80|reg_pcl|notload~combout ),
	.datad(\Z80|reg_pcl|d[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[2] .lut_mask = "ff06";
defparam \Z80|reg_pcl|q[2] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[2] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N2
cyclone_lcell \Z80|reg_pcl|c[2]~1 (
// Equation(s):
// \Z80|reg_pcl|c[2]~1_combout  = ((\Z80|reg_pcl|c[1]~0_combout  & (\Z80|reg_pcl|q [2] $ (\Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [2]),
	.datab(vcc),
	.datac(\Z80|reg_pcl|c[1]~0_combout ),
	.datad(\Z80|dec_pc~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|c[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|c[2]~1 .lut_mask = "50a0";
defparam \Z80|reg_pcl|c[2]~1 .operation_mode = "normal";
defparam \Z80|reg_pcl|c[2]~1 .output_mode = "comb_only";
defparam \Z80|reg_pcl|c[2]~1 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|c[2]~1 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|c[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N4
cyclone_lcell \Z80|reg_pcl|d[3]~5 (
// Equation(s):
// \Z80|reg_pcl|d[3]~5_combout  = (\Z80|load_pcl~2_combout  & ((\Z80|alu|z [3]) # ((\Z80|reg_data|q [3] & \Z80|load3_pc~0_combout )))) # (!\Z80|load_pcl~2_combout  & (\Z80|reg_data|q [3] & (\Z80|load3_pc~0_combout )))

	.clk(gnd),
	.dataa(\Z80|load_pcl~2_combout ),
	.datab(\Z80|reg_data|q [3]),
	.datac(\Z80|load3_pc~0_combout ),
	.datad(\Z80|alu|z [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[3]~5 .lut_mask = "eac0";
defparam \Z80|reg_pcl|d[3]~5 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[3]~5 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[3]~5 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[3]~5 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N5
cyclone_lcell \Z80|reg_pcl|d[3]~6 (
// Equation(s):
// \Z80|reg_pcl|d[3]~6_combout  = ((\Z80|reg_pcl|d[3]~5_combout ) # ((\Z80|asu|z [3] & \Z80|loada_pc~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|reg_pcl|d[3]~5_combout ),
	.datac(\Z80|asu|z [3]),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[3]~6 .lut_mask = "fccc";
defparam \Z80|reg_pcl|d[3]~6 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[3]~6 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[3]~6 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[3]~6 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y19_N3
cyclone_lcell \Z80|reg_pcl|q[3] (
// Equation(s):
// \Z80|reg_pcl|q [3] = DFFEAS((\Z80|reg_pcl|d[3]~6_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [3] $ (\Z80|reg_pcl|c[2]~1_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|q [3]),
	.datab(\Z80|reg_pcl|notload~combout ),
	.datac(\Z80|reg_pcl|c[2]~1_combout ),
	.datad(\Z80|reg_pcl|d[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[3] .lut_mask = "ff12";
defparam \Z80|reg_pcl|q[3] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[3] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N8
cyclone_lcell \Z80|reg_pcl|c[4]~2 (
// Equation(s):
// \Z80|reg_pcl|c[4]~2_combout  = (\Z80|reg_pcl|q [3] & (\Z80|reg_pcl|q [4] & (!\Z80|dec_pc~0_combout  & !\Z80|comb~50_combout ))) # (!\Z80|reg_pcl|q [3] & (!\Z80|reg_pcl|q [4] & ((\Z80|dec_pc~0_combout ) # (\Z80|comb~50_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [3]),
	.datab(\Z80|reg_pcl|q [4]),
	.datac(\Z80|dec_pc~0_combout ),
	.datad(\Z80|comb~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|c[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|c[4]~2 .lut_mask = "1118";
defparam \Z80|reg_pcl|c[4]~2 .operation_mode = "normal";
defparam \Z80|reg_pcl|c[4]~2 .output_mode = "comb_only";
defparam \Z80|reg_pcl|c[4]~2 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|c[4]~2 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|c[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N6
cyclone_lcell \Z80|reg_pcl|c[4]~3 (
// Equation(s):
// \Z80|reg_pcl|c[4]~3_combout  = (\Z80|reg_pcl|c[1]~0_combout  & (\Z80|reg_pcl|c[4]~2_combout  & (\Z80|reg_pcl|q [3] $ (!\Z80|reg_pcl|q [2]))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [3]),
	.datab(\Z80|reg_pcl|q [2]),
	.datac(\Z80|reg_pcl|c[1]~0_combout ),
	.datad(\Z80|reg_pcl|c[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|c[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|c[4]~3 .lut_mask = "9000";
defparam \Z80|reg_pcl|c[4]~3 .operation_mode = "normal";
defparam \Z80|reg_pcl|c[4]~3 .output_mode = "comb_only";
defparam \Z80|reg_pcl|c[4]~3 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|c[4]~3 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|c[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N3
cyclone_lcell \Z80|reg_pcl|d[5]~9 (
// Equation(s):
// \Z80|reg_pcl|d[5]~9_combout  = (\Z80|load_pcl~2_combout  & ((\Z80|alu|z[5]~39 ) # ((\Z80|reg_data|q [5] & \Z80|load3_pc~0_combout )))) # (!\Z80|load_pcl~2_combout  & (\Z80|reg_data|q [5] & ((\Z80|load3_pc~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_pcl~2_combout ),
	.datab(\Z80|reg_data|q [5]),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|load3_pc~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[5]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[5]~9 .lut_mask = "eca0";
defparam \Z80|reg_pcl|d[5]~9 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[5]~9 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[5]~9 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[5]~9 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[5]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N8
cyclone_lcell \Z80|reg_pcl|d[5]~10 (
// Equation(s):
// \Z80|reg_pcl|d[5]~10_combout  = (\Z80|reg_pcl|d[5]~9_combout ) # ((\Z80|asu|z [5] & ((\Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|z [5]),
	.datab(\Z80|reg_pcl|d[5]~9_combout ),
	.datac(vcc),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[5]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[5]~10 .lut_mask = "eecc";
defparam \Z80|reg_pcl|d[5]~10 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[5]~10 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[5]~10 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[5]~10 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[5]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N9
cyclone_lcell \Z80|reg_pcl|q[5] (
// Equation(s):
// \Z80|reg_pcl|q [5] = DFFEAS((\Z80|reg_pcl|d[5]~10_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [5] $ (\Z80|reg_pcl|c[4]~3_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|q [5]),
	.datab(\Z80|reg_pcl|c[4]~3_combout ),
	.datac(\Z80|reg_pcl|notload~combout ),
	.datad(\Z80|reg_pcl|d[5]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[5] .lut_mask = "ff06";
defparam \Z80|reg_pcl|q[5] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[5] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[5] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[5] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N8
cyclone_lcell \Z80|Mux42~0 (
// Equation(s):
// \Z80|Mux42~0_combout  = (\Z80|sel2[0]~7_combout  & (((\Z80|sel2[2]~4_combout )))) # (!\Z80|sel2[0]~7_combout  & ((\Z80|sel2[2]~4_combout  & ((\Z80|reg_c|q[5]~5 ))) # (!\Z80|sel2[2]~4_combout  & (\Z80|reg_spl|q [5]))))

	.clk(gnd),
	.dataa(\Z80|sel2[0]~7_combout ),
	.datab(\Z80|reg_spl|q [5]),
	.datac(\Z80|reg_c|q[5]~5 ),
	.datad(\Z80|sel2[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux42~0 .lut_mask = "fa44";
defparam \Z80|Mux42~0 .operation_mode = "normal";
defparam \Z80|Mux42~0 .output_mode = "comb_only";
defparam \Z80|Mux42~0 .register_cascade_mode = "off";
defparam \Z80|Mux42~0 .sum_lutc_input = "datac";
defparam \Z80|Mux42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N9
cyclone_lcell \Z80|Mux42~1 (
// Equation(s):
// \Z80|Mux42~1_combout  = (\Z80|sel2[0]~7_combout  & ((\Z80|Mux42~0_combout  & ((\Z80|reg_e|q[5]~5 ))) # (!\Z80|Mux42~0_combout  & (\Z80|reg_pcl|q [5])))) # (!\Z80|sel2[0]~7_combout  & (((\Z80|Mux42~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [5]),
	.datab(\Z80|reg_e|q[5]~5 ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|Mux42~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux42~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux42~1 .lut_mask = "cfa0";
defparam \Z80|Mux42~1 .operation_mode = "normal";
defparam \Z80|Mux42~1 .output_mode = "comb_only";
defparam \Z80|Mux42~1 .register_cascade_mode = "off";
defparam \Z80|Mux42~1 .sum_lutc_input = "datac";
defparam \Z80|Mux42~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N2
cyclone_lcell \Z80|Mux42~2 (
// Equation(s):
// \Z80|Mux42~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux2~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [5]))))

	.clk(gnd),
	.dataa(\Z80|Mux39~0_combout ),
	.datab(\Z80|reg_adrl|q [5]),
	.datac(\Z80|sel2[1]~1_combout ),
	.datad(\Z80|reg_l|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux42~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux42~2 .lut_mask = "e040";
defparam \Z80|Mux42~2 .operation_mode = "normal";
defparam \Z80|Mux42~2 .output_mode = "comb_only";
defparam \Z80|Mux42~2 .register_cascade_mode = "off";
defparam \Z80|Mux42~2 .sum_lutc_input = "datac";
defparam \Z80|Mux42~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y16_N3
cyclone_lcell \Z80|asu|a1[5] (
// Equation(s):
// \Z80|asu|a1 [5] = \Z80|asu_i [0] $ (((\Z80|Mux42~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux42~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu_i [0]),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|Mux42~1_combout ),
	.datad(\Z80|Mux42~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[5] .lut_mask = "559a";
defparam \Z80|asu|a1[5] .operation_mode = "normal";
defparam \Z80|asu|a1[5] .output_mode = "comb_only";
defparam \Z80|asu|a1[5] .register_cascade_mode = "off";
defparam \Z80|asu|a1[5] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N5
cyclone_lcell \Z80|asu|c[6]~7 (
// Equation(s):
// \Z80|asu|c[6]~7_combout  = (\Z80|asu|tor [3] & (\Z80|asu|c[6]~6_combout  & ((\Z80|asu|b1 [4]) # (\Z80|asu|a1 [4]))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [4]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|tor [3]),
	.datad(\Z80|asu|c[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[6]~7 .lut_mask = "e000";
defparam \Z80|asu|c[6]~7 .operation_mode = "normal";
defparam \Z80|asu|c[6]~7 .output_mode = "comb_only";
defparam \Z80|asu|c[6]~7 .register_cascade_mode = "off";
defparam \Z80|asu|c[6]~7 .sum_lutc_input = "datac";
defparam \Z80|asu|c[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N3
cyclone_lcell \Z80|asu|c~1 (
// Equation(s):
// \Z80|asu|c~1_combout  = (\Z80|asu|a1 [4] & ((\Z80|asu|b1 [4]) # ((\Z80|asu|b1 [3] & \Z80|asu|a1 [3])))) # (!\Z80|asu|a1 [4] & (\Z80|asu|b1 [3] & (\Z80|asu|a1 [3] & \Z80|asu|b1 [4])))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [4]),
	.datab(\Z80|asu|b1 [3]),
	.datac(\Z80|asu|a1 [3]),
	.datad(\Z80|asu|b1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~1 .lut_mask = "ea80";
defparam \Z80|asu|c~1 .operation_mode = "normal";
defparam \Z80|asu|c~1 .output_mode = "comb_only";
defparam \Z80|asu|c~1 .register_cascade_mode = "off";
defparam \Z80|asu|c~1 .sum_lutc_input = "datac";
defparam \Z80|asu|c~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N2
cyclone_lcell \Z80|asu|z[5] (
// Equation(s):
// \Z80|asu|z [5] = \Z80|asu|a1 [5] $ (\Z80|asu|b1 [5] $ (((\Z80|asu|c[6]~7_combout ) # (\Z80|asu|c~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [5]),
	.datab(\Z80|asu|c[6]~7_combout ),
	.datac(\Z80|asu|b1 [5]),
	.datad(\Z80|asu|c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[5] .lut_mask = "a596";
defparam \Z80|asu|z[5] .operation_mode = "normal";
defparam \Z80|asu|z[5] .output_mode = "comb_only";
defparam \Z80|asu|z[5] .register_cascade_mode = "off";
defparam \Z80|asu|z[5] .sum_lutc_input = "datac";
defparam \Z80|asu|z[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y18_N7
cyclone_lcell \Z80|WideNor3~1 (
// Equation(s):
// \Z80|WideNor3~1_combout  = (\Z80|asu|z [5]) # ((\Z80|asu|z [0]) # ((\Z80|asu|z [1]) # (\Z80|asu|z [2])))

	.clk(gnd),
	.dataa(\Z80|asu|z [5]),
	.datab(\Z80|asu|z [0]),
	.datac(\Z80|asu|z [1]),
	.datad(\Z80|asu|z [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|WideNor3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|WideNor3~1 .lut_mask = "fffe";
defparam \Z80|WideNor3~1 .operation_mode = "normal";
defparam \Z80|WideNor3~1 .output_mode = "comb_only";
defparam \Z80|WideNor3~1 .register_cascade_mode = "off";
defparam \Z80|WideNor3~1 .sum_lutc_input = "datac";
defparam \Z80|WideNor3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y18_N0
cyclone_lcell \Z80|WideNor3~0 (
// Equation(s):
// \Z80|WideNor3~0_combout  = (((\Z80|asu|z [3]) # (\Z80|asu|z [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|asu|z [3]),
	.datad(\Z80|asu|z [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|WideNor3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|WideNor3~0 .lut_mask = "fff0";
defparam \Z80|WideNor3~0 .operation_mode = "normal";
defparam \Z80|WideNor3~0 .output_mode = "comb_only";
defparam \Z80|WideNor3~0 .register_cascade_mode = "off";
defparam \Z80|WideNor3~0 .sum_lutc_input = "datac";
defparam \Z80|WideNor3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y18_N5
cyclone_lcell \Z80|WideNor3~2 (
// Equation(s):
// \Z80|WideNor3~2_combout  = (\Z80|WideNor3~1_combout ) # ((\Z80|asu|z [6]) # ((\Z80|asu|z [7]) # (\Z80|WideNor3~0_combout )))

	.clk(gnd),
	.dataa(\Z80|WideNor3~1_combout ),
	.datab(\Z80|asu|z [6]),
	.datac(\Z80|asu|z [7]),
	.datad(\Z80|WideNor3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|WideNor3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|WideNor3~2 .lut_mask = "fffe";
defparam \Z80|WideNor3~2 .operation_mode = "normal";
defparam \Z80|WideNor3~2 .output_mode = "comb_only";
defparam \Z80|WideNor3~2 .register_cascade_mode = "off";
defparam \Z80|WideNor3~2 .sum_lutc_input = "datac";
defparam \Z80|WideNor3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y11_N2
cyclone_lcell \Z80|zs0 (
// Equation(s):
// \Z80|zs0~combout  = (((\Z80|pv0~0_combout ) # (!\Z80|zs0~0_combout )) # (!\Z80|hv0~0_combout )) # (!\Z80|d_f~15_combout )

	.clk(gnd),
	.dataa(\Z80|d_f~15_combout ),
	.datab(\Z80|hv0~0_combout ),
	.datac(\Z80|pv0~0_combout ),
	.datad(\Z80|zs0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|zs0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|zs0 .lut_mask = "f7ff";
defparam \Z80|zs0 .operation_mode = "normal";
defparam \Z80|zs0 .output_mode = "comb_only";
defparam \Z80|zs0 .register_cascade_mode = "off";
defparam \Z80|zs0 .sum_lutc_input = "datac";
defparam \Z80|zs0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N4
cyclone_lcell \Z80|d_f~20 (
// Equation(s):
// \Z80|d_f~20_combout  = (\Z80|zs0~combout  & (\Z80|d_f~8_combout  & ((!\Z80|WideNor3~2_combout ) # (!\Z80|arith16~combout ))))

	.clk(gnd),
	.dataa(\Z80|arith16~combout ),
	.datab(\Z80|WideNor3~2_combout ),
	.datac(\Z80|zs0~combout ),
	.datad(\Z80|d_f~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~20 .lut_mask = "7000";
defparam \Z80|d_f~20 .operation_mode = "normal";
defparam \Z80|d_f~20 .output_mode = "comb_only";
defparam \Z80|d_f~20 .register_cascade_mode = "off";
defparam \Z80|d_f~20 .sum_lutc_input = "datac";
defparam \Z80|d_f~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N6
cyclone_lcell \Z80|d_f~21 (
// Equation(s):
// \Z80|d_f~21_combout  = (\Z80|d_f~14_combout  & (!\Z80|load_f~combout  & (!\Z80|zs0~combout  & \Z80|reg_f|q[6]~3 )))

	.clk(gnd),
	.dataa(\Z80|d_f~14_combout ),
	.datab(\Z80|load_f~combout ),
	.datac(\Z80|zs0~combout ),
	.datad(\Z80|reg_f|q[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~21 .lut_mask = "0200";
defparam \Z80|d_f~21 .operation_mode = "normal";
defparam \Z80|d_f~21 .output_mode = "comb_only";
defparam \Z80|d_f~21 .register_cascade_mode = "off";
defparam \Z80|d_f~21 .sum_lutc_input = "datac";
defparam \Z80|d_f~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N4
cyclone_lcell \Z80|Mux48~2 (
// Equation(s):
// \Z80|Mux48~2_combout  = (\Z80|i[4]~6  & (\Z80|i[3]~7 )) # (!\Z80|i[4]~6  & ((\Z80|i[3]~7  & ((\Z80|alu|z[1]~44 ))) # (!\Z80|i[3]~7  & (\Z80|alu|z [0]))))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|alu|z [0]),
	.datad(\Z80|alu|z[1]~44 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux48~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux48~2 .lut_mask = "dc98";
defparam \Z80|Mux48~2 .operation_mode = "normal";
defparam \Z80|Mux48~2 .output_mode = "comb_only";
defparam \Z80|Mux48~2 .register_cascade_mode = "off";
defparam \Z80|Mux48~2 .sum_lutc_input = "datac";
defparam \Z80|Mux48~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N5
cyclone_lcell \Z80|Mux48~3 (
// Equation(s):
// \Z80|Mux48~3_combout  = (\Z80|i[4]~6  & ((\Z80|Mux48~2_combout  & ((\Z80|alu|z [3]))) # (!\Z80|Mux48~2_combout  & (\Z80|alu|z[2]~28 )))) # (!\Z80|i[4]~6  & (((\Z80|Mux48~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|alu|z[2]~28 ),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|Mux48~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux48~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux48~3 .lut_mask = "f588";
defparam \Z80|Mux48~3 .operation_mode = "normal";
defparam \Z80|Mux48~3 .output_mode = "comb_only";
defparam \Z80|Mux48~3 .register_cascade_mode = "off";
defparam \Z80|Mux48~3 .sum_lutc_input = "datac";
defparam \Z80|Mux48~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N3
cyclone_lcell \Z80|Mux48~0 (
// Equation(s):
// \Z80|Mux48~0_combout  = (\Z80|i[3]~7  & (((\Z80|alu|z[5]~39 ) # (\Z80|i[4]~6 )))) # (!\Z80|i[3]~7  & (\Z80|alu|z [4] & ((!\Z80|i[4]~6 ))))

	.clk(gnd),
	.dataa(\Z80|alu|z [4]),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|i[4]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux48~0 .lut_mask = "cce2";
defparam \Z80|Mux48~0 .operation_mode = "normal";
defparam \Z80|Mux48~0 .output_mode = "comb_only";
defparam \Z80|Mux48~0 .register_cascade_mode = "off";
defparam \Z80|Mux48~0 .sum_lutc_input = "datac";
defparam \Z80|Mux48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N5
cyclone_lcell \Z80|Mux48~1 (
// Equation(s):
// \Z80|Mux48~1_combout  = (\Z80|i[4]~6  & ((\Z80|Mux48~0_combout  & ((\Z80|alu|z[7]~51 ))) # (!\Z80|Mux48~0_combout  & (\Z80|alu|z[6]~47 )))) # (!\Z80|i[4]~6  & (((\Z80|Mux48~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|alu|z[6]~47 ),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|Mux48~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux48~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux48~1 .lut_mask = "f588";
defparam \Z80|Mux48~1 .operation_mode = "normal";
defparam \Z80|Mux48~1 .output_mode = "comb_only";
defparam \Z80|Mux48~1 .register_cascade_mode = "off";
defparam \Z80|Mux48~1 .sum_lutc_input = "datac";
defparam \Z80|Mux48~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y15_N0
cyclone_lcell \Z80|Mux48~4 (
// Equation(s):
// \Z80|Mux48~4_combout  = (\Z80|i[5]~1  & (((\Z80|Mux48~1_combout )))) # (!\Z80|i[5]~1  & (((\Z80|Mux48~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[5]~1 ),
	.datab(vcc),
	.datac(\Z80|Mux48~3_combout ),
	.datad(\Z80|Mux48~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux48~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux48~4 .lut_mask = "fa50";
defparam \Z80|Mux48~4 .operation_mode = "normal";
defparam \Z80|Mux48~4 .output_mode = "comb_only";
defparam \Z80|Mux48~4 .register_cascade_mode = "off";
defparam \Z80|Mux48~4 .sum_lutc_input = "datac";
defparam \Z80|Mux48~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N1
cyclone_lcell \Z80|reg_f|q0~25 (
// Equation(s):
// \Z80|reg_f|q0~25_combout  = (\Z80|comb~19_combout  & (\Z80|Mux48~4_combout  & ((\reset1~regout ) # (!\reset2~regout )))) # (!\Z80|comb~19_combout  & (((\reset1~regout )) # (!\reset2~regout )))

	.clk(gnd),
	.dataa(\Z80|comb~19_combout ),
	.datab(\reset2~regout ),
	.datac(\reset1~regout ),
	.datad(\Z80|Mux48~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~25 .lut_mask = "f351";
defparam \Z80|reg_f|q0~25 .operation_mode = "normal";
defparam \Z80|reg_f|q0~25 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~25 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~25 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N0
cyclone_lcell \Z80|reg_f|q0~14 (
// Equation(s):
// \Z80|reg_f|q0~14_combout  = (((\Z80|i_inblock~combout  & \Z80|q_asu_zero~regout )) # (!\Z80|reg_f|q0~25_combout ))

	.clk(gnd),
	.dataa(\Z80|i_inblock~combout ),
	.datab(vcc),
	.datac(\Z80|q_asu_zero~regout ),
	.datad(\Z80|reg_f|q0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~14 .lut_mask = "a0ff";
defparam \Z80|reg_f|q0~14 .operation_mode = "normal";
defparam \Z80|reg_f|q0~14 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~14 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~14 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N1
cyclone_lcell \Z80|reg_f|q0~15 (
// Equation(s):
// \Z80|reg_f|q0~15_combout  = (\Z80|d_f~21_combout ) # ((\Z80|reg_f|q0~14_combout ) # ((\Z80|reg_adrl|q[6]~COMBOUT  & \Z80|load_f~combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~21_combout ),
	.datab(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datac(\Z80|load_f~combout ),
	.datad(\Z80|reg_f|q0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~15 .lut_mask = "ffea";
defparam \Z80|reg_f|q0~15 .operation_mode = "normal";
defparam \Z80|reg_f|q0~15 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~15 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~15 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N4
cyclone_lcell \Z80|comb~42 (
// Equation(s):
// \Z80|comb~42_combout  = (\Z80|i[2]~5  & (!\Z80|i[0]~4  & (!\Z80|i0~combout  & \Z80|i[1]~0 )))

	.clk(gnd),
	.dataa(\Z80|i[2]~5 ),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|i0~combout ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~42 .lut_mask = "0200";
defparam \Z80|comb~42 .operation_mode = "normal";
defparam \Z80|comb~42 .output_mode = "comb_only";
defparam \Z80|comb~42 .register_cascade_mode = "off";
defparam \Z80|comb~42 .sum_lutc_input = "datac";
defparam \Z80|comb~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N5
cyclone_lcell \Z80|asu_i[1]~10 (
// Equation(s):
// \Z80|asu_i[1]~10_combout  = (!\Z80|seq|state [1] & ((\Z80|seq|state [2] & (!\Z80|seq|state [0] & \Z80|seq|state [3])) # (!\Z80|seq|state [2] & ((!\Z80|seq|state [3])))))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~10 .lut_mask = "0043";
defparam \Z80|asu_i[1]~10 .operation_mode = "normal";
defparam \Z80|asu_i[1]~10 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~10 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~10 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N8
cyclone_lcell \Z80|comb~55 (
// Equation(s):
// \Z80|comb~55_combout  = (\Z80|asu_i[1]~10_combout  & (((\Z80|i[7]~2  & \Z80|comb~42_combout )) # (!\Z80|comb~16_combout )))

	.clk(gnd),
	.dataa(\Z80|i[7]~2 ),
	.datab(\Z80|comb~16_combout ),
	.datac(\Z80|comb~42_combout ),
	.datad(\Z80|asu_i[1]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~55 .lut_mask = "b300";
defparam \Z80|comb~55 .operation_mode = "normal";
defparam \Z80|comb~55 .output_mode = "comb_only";
defparam \Z80|comb~55 .register_cascade_mode = "off";
defparam \Z80|comb~55 .sum_lutc_input = "datac";
defparam \Z80|comb~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N6
cyclone_lcell \Z80|reg_f|q1[7]~0 (
// Equation(s):
// \Z80|reg_f|q1[7]~0_combout  = (\reset~combout ) # ((\Z80|seq|iff2~0_combout  & (!\Z80|comb~55_combout  & \Z80|sel_af~regout )))

	.clk(gnd),
	.dataa(\Z80|seq|iff2~0_combout ),
	.datab(\reset~combout ),
	.datac(\Z80|comb~55_combout ),
	.datad(\Z80|sel_af~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q1[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[7]~0 .lut_mask = "cecc";
defparam \Z80|reg_f|q1[7]~0 .operation_mode = "normal";
defparam \Z80|reg_f|q1[7]~0 .output_mode = "comb_only";
defparam \Z80|reg_f|q1[7]~0 .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[7]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q1[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N2
cyclone_lcell \Z80|reg_f|q1[6] (
// Equation(s):
// \Z80|reg_f|q0~16  = (\Z80|d_f~20_combout ) # ((\Z80|reg_f|q0~15_combout ) # ((\Z80|i_outblock~combout  & \Z80|asu_zero~2_combout )))
// \Z80|reg_f|q1 [6] = DFFEAS(\Z80|reg_f|q0~16 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q1[7]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|i_outblock~combout ),
	.datab(\Z80|d_f~20_combout ),
	.datac(\Z80|asu_zero~2_combout ),
	.datad(\Z80|reg_f|q0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_f|q1[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~16 ),
	.regout(\Z80|reg_f|q1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[6] .lut_mask = "ffec";
defparam \Z80|reg_f|q1[6] .operation_mode = "normal";
defparam \Z80|reg_f|q1[6] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q1[6] .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[6] .sum_lutc_input = "datac";
defparam \Z80|reg_f|q1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N9
cyclone_lcell \Z80|reg_f|q0[4]~6 (
// Equation(s):
// \Z80|reg_f|q0[4]~6_combout  = (\reset~combout ) # ((!\Z80|sel_af~regout  & (!\Z80|comb~55_combout  & \Z80|seq|iff2~0_combout )))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|comb~55_combout ),
	.datad(\Z80|seq|iff2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[4]~6 .lut_mask = "abaa";
defparam \Z80|reg_f|q0[4]~6 .operation_mode = "normal";
defparam \Z80|reg_f|q0[4]~6 .output_mode = "comb_only";
defparam \Z80|reg_f|q0[4]~6 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[4]~6 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N7
cyclone_lcell \Z80|reg_f|q0[6] (
// Equation(s):
// \Z80|reg_f|q[6]~3  = ((\Z80|sel_af~regout  & ((\Z80|reg_f|q1 [6]))) # (!\Z80|sel_af~regout  & (N1_q0[6])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|reg_f|q0~16 ),
	.datad(\Z80|reg_f|q1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_f|q0[4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q[6]~3 ),
	.regout(\Z80|reg_f|q0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[6] .lut_mask = "fc30";
defparam \Z80|reg_f|q0[6] .operation_mode = "normal";
defparam \Z80|reg_f|q0[6] .output_mode = "comb_only";
defparam \Z80|reg_f|q0[6] .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[6] .sum_lutc_input = "qfbk";
defparam \Z80|reg_f|q0[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N5
cyclone_lcell \Z80|Mux49~1 (
// Equation(s):
// \Z80|Mux49~1_combout  = \Z80|i[3]~7  $ (((\Z80|i[4]~6  & (!\Z80|reg_f|q[0]~0 )) # (!\Z80|i[4]~6  & ((!\Z80|reg_f|q[6]~3 )))))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|reg_f|q[0]~0 ),
	.datac(\Z80|reg_f|q[6]~3 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux49~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux49~1 .lut_mask = "d827";
defparam \Z80|Mux49~1 .operation_mode = "normal";
defparam \Z80|Mux49~1 .output_mode = "comb_only";
defparam \Z80|Mux49~1 .register_cascade_mode = "off";
defparam \Z80|Mux49~1 .sum_lutc_input = "datac";
defparam \Z80|Mux49~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N9
cyclone_lcell \Z80|loada_pc~0 (
// Equation(s):
// \Z80|loada_pc~0_combout  = (\Z80|always1~4_combout  & ((\Z80|Decoder1~11_combout ) # ((\Z80|Mux49~1_combout  & \Z80|i[5]~1 ))))

	.clk(gnd),
	.dataa(\Z80|Mux49~1_combout ),
	.datab(\Z80|Decoder1~11_combout ),
	.datac(\Z80|always1~4_combout ),
	.datad(\Z80|i[5]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_pc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_pc~0 .lut_mask = "e0c0";
defparam \Z80|loada_pc~0 .operation_mode = "normal";
defparam \Z80|loada_pc~0 .output_mode = "comb_only";
defparam \Z80|loada_pc~0 .register_cascade_mode = "off";
defparam \Z80|loada_pc~0 .sum_lutc_input = "datac";
defparam \Z80|loada_pc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N1
cyclone_lcell \Z80|loada_pc~1 (
// Equation(s):
// \Z80|loada_pc~1_combout  = (\Z80|seq|s_imm1~combout  & ((\Z80|loada_pc~0_combout ) # ((\Z80|i_djnz~0_combout  & !\Z80|d_f~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_djnz~0_combout ),
	.datab(\Z80|seq|s_imm1~combout ),
	.datac(\Z80|loada_pc~0_combout ),
	.datad(\Z80|d_f~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_pc~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_pc~1 .lut_mask = "c0c8";
defparam \Z80|loada_pc~1 .operation_mode = "normal";
defparam \Z80|loada_pc~1 .output_mode = "comb_only";
defparam \Z80|loada_pc~1 .register_cascade_mode = "off";
defparam \Z80|loada_pc~1 .sum_lutc_input = "datac";
defparam \Z80|loada_pc~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N6
cyclone_lcell \Z80|loada_pc~3 (
// Equation(s):
// \Z80|loada_pc~3_combout  = (\Z80|loada_pc~2_combout ) # ((\Z80|loada_pc~1_combout ) # ((!\Z80|imm2~0_combout  & \Z80|comb~46_combout )))

	.clk(gnd),
	.dataa(\Z80|imm2~0_combout ),
	.datab(\Z80|loada_pc~2_combout ),
	.datac(\Z80|comb~46_combout ),
	.datad(\Z80|loada_pc~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_pc~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_pc~3 .lut_mask = "ffdc";
defparam \Z80|loada_pc~3 .operation_mode = "normal";
defparam \Z80|loada_pc~3 .output_mode = "comb_only";
defparam \Z80|loada_pc~3 .register_cascade_mode = "off";
defparam \Z80|loada_pc~3 .sum_lutc_input = "datac";
defparam \Z80|loada_pc~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N9
cyclone_lcell \Z80|reg_pcl|notload (
// Equation(s):
// \Z80|reg_pcl|notload~combout  = (\Z80|load3_pc~0_combout ) # ((\Z80|load_pcl~2_combout ) # ((\reset~combout ) # (\Z80|loada_pc~3_combout )))

	.clk(gnd),
	.dataa(\Z80|load3_pc~0_combout ),
	.datab(\Z80|load_pcl~2_combout ),
	.datac(\reset~combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|notload~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|notload .lut_mask = "fffe";
defparam \Z80|reg_pcl|notload .operation_mode = "normal";
defparam \Z80|reg_pcl|notload .output_mode = "comb_only";
defparam \Z80|reg_pcl|notload .register_cascade_mode = "off";
defparam \Z80|reg_pcl|notload .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|notload .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N7
cyclone_lcell \Z80|reg_pcl|d[7]~12 (
// Equation(s):
// \Z80|reg_pcl|d[7]~12_combout  = (\Z80|load_pcl~2_combout  & ((\Z80|alu|z[7]~51 ) # ((\Z80|asu|z [7] & \Z80|loada_pc~3_combout )))) # (!\Z80|load_pcl~2_combout  & (((\Z80|asu|z [7] & \Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_pcl~2_combout ),
	.datab(\Z80|alu|z[7]~51 ),
	.datac(\Z80|asu|z [7]),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|d[7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|d[7]~12 .lut_mask = "f888";
defparam \Z80|reg_pcl|d[7]~12 .operation_mode = "normal";
defparam \Z80|reg_pcl|d[7]~12 .output_mode = "comb_only";
defparam \Z80|reg_pcl|d[7]~12 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|d[7]~12 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|d[7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N1
cyclone_lcell \Z80|reg_pcl|co~2 (
// Equation(s):
// \Z80|reg_pcl|co~2_combout  = (\Z80|reg_pcl|c[4]~3_combout  & ((\Z80|reg_pcl|q [5] & (\Z80|reg_pcl|q [6] & !\Z80|dec_pc~combout )) # (!\Z80|reg_pcl|q [5] & (!\Z80|reg_pcl|q [6] & \Z80|dec_pc~combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [5]),
	.datab(\Z80|reg_pcl|q [6]),
	.datac(\Z80|reg_pcl|c[4]~3_combout ),
	.datad(\Z80|dec_pc~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|co~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|co~2 .lut_mask = "1080";
defparam \Z80|reg_pcl|co~2 .operation_mode = "normal";
defparam \Z80|reg_pcl|co~2 .output_mode = "comb_only";
defparam \Z80|reg_pcl|co~2 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|co~2 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|co~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y17_N2
cyclone_lcell \Z80|reg_pcl|q[7] (
// Equation(s):
// \Z80|reg_pcl|q [7] = DFFEAS((\Z80|reg_pcl|d[7]~12_combout ) # ((!\Z80|reg_pcl|notload~combout  & (\Z80|reg_pcl|q [7] $ (\Z80|reg_pcl|co~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pcl|q [7]),
	.datab(\Z80|reg_pcl|notload~combout ),
	.datac(\Z80|reg_pcl|d[7]~12_combout ),
	.datad(\Z80|reg_pcl|co~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pcl|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|q[7] .lut_mask = "f1f2";
defparam \Z80|reg_pcl|q[7] .operation_mode = "normal";
defparam \Z80|reg_pcl|q[7] .output_mode = "reg_only";
defparam \Z80|reg_pcl|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_pcl|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N6
cyclone_lcell \Z80|reg_spl|q[7] (
// Equation(s):
// \Z80|reg_spl|q [7] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & (\Z80|reg_adrl|q[7]~COMBOUT )) # (!\Z80|load_spl~combout  & ((\Z80|asu|z [7])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datab(\Z80|asu|z [7]),
	.datac(\reset~combout ),
	.datad(\Z80|load_spl~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[7] .lut_mask = "fafc";
defparam \Z80|reg_spl|q[7] .operation_mode = "normal";
defparam \Z80|reg_spl|q[7] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y12_N3
cyclone_lcell \Z80|Mux40~0 (
// Equation(s):
// \Z80|Mux40~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & (\Z80|reg_pcl|q [7])) # (!\Z80|sel2[0]~7_combout  & ((\Z80|reg_spl|q [7])))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [7]),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_spl|q [7]),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux40~0 .lut_mask = "ee30";
defparam \Z80|Mux40~0 .operation_mode = "normal";
defparam \Z80|Mux40~0 .output_mode = "comb_only";
defparam \Z80|Mux40~0 .register_cascade_mode = "off";
defparam \Z80|Mux40~0 .sum_lutc_input = "datac";
defparam \Z80|Mux40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y12_N8
cyclone_lcell \Z80|Mux40~1 (
// Equation(s):
// \Z80|Mux40~1_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux40~0_combout  & (\Z80|reg_e|q[7]~7 )) # (!\Z80|Mux40~0_combout  & ((\Z80|reg_c|q[7]~7 ))))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux40~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_e|q[7]~7 ),
	.datac(\Z80|reg_c|q[7]~7 ),
	.datad(\Z80|Mux40~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux40~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux40~1 .lut_mask = "dda0";
defparam \Z80|Mux40~1 .operation_mode = "normal";
defparam \Z80|Mux40~1 .output_mode = "comb_only";
defparam \Z80|Mux40~1 .register_cascade_mode = "off";
defparam \Z80|Mux40~1 .sum_lutc_input = "datac";
defparam \Z80|Mux40~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N9
cyclone_lcell \Z80|reg_adrl|q[7] (
// Equation(s):
// \Z80|reg_adrl|q[7]~COMBOUT  = ((input_data[7]) # ((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [7] = DFFEAS(\Z80|reg_adrl|q[7]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [7], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(input_data[7]),
	.datac(\Z80|asu|z [7]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[7]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[7] .lut_mask = "ccff";
defparam \Z80|reg_adrl|q[7] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y18_N5
cyclone_lcell \Z80|reg_l|q1[7] (
// Equation(s):
// \Z80|reg_l|q1 [7] = DFFEAS(((\Z80|loadal~combout  & (\Z80|asu|z [7])) # (!\Z80|loadal~combout  & ((\Z80|reg_e|q1 [7])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z[7]~51 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [7]),
	.datab(\Z80|reg_e|q1 [7]),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[7] .lut_mask = "aacc";
defparam \Z80|reg_l|q1[7] .operation_mode = "normal";
defparam \Z80|reg_l|q1[7] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[7] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y18_N6
cyclone_lcell \Z80|reg_l|qx~15 (
// Equation(s):
// \Z80|reg_l|qx~15_combout  = ((\Z80|loadal~combout  & ((\Z80|asu|z [7]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q[7]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|loadal~combout ),
	.datac(\Z80|reg_e|q[7]~7 ),
	.datad(\Z80|asu|z [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~15 .lut_mask = "fc30";
defparam \Z80|reg_l|qx~15 .operation_mode = "normal";
defparam \Z80|reg_l|qx~15 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~15 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~15 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y18_N5
cyclone_lcell \Z80|reg_l|qx~16 (
// Equation(s):
// \Z80|reg_l|qx~16_combout  = ((\Z80|load_l~2_combout  & (\Z80|alu|z[7]~51 )) # (!\Z80|load_l~2_combout  & ((\Z80|reg_l|qx~15_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|reg_l|qx~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~16 .lut_mask = "f3c0";
defparam \Z80|reg_l|qx~16 .operation_mode = "normal";
defparam \Z80|reg_l|qx~16 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~16 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~16 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y18_N3
cyclone_lcell \Z80|reg_l|q0[7] (
// Equation(s):
// \Z80|reg_l|q0 [7] = DFFEAS((\Z80|loadal~combout  & (((\Z80|asu|z [7])))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q0 [7])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z[7]~51 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_e|q0 [7]),
	.datab(\Z80|loadal~combout ),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|asu|z [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[7] .lut_mask = "ee22";
defparam \Z80|reg_l|q0[7] .operation_mode = "normal";
defparam \Z80|reg_l|q0[7] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[7] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y12_N6
cyclone_lcell \Z80|reg_l|qx[7] (
// Equation(s):
// \Z80|reg_l|Mux0~0  = (\Z80|reg_l|q~1_combout  & (((P2_qx[7]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_l|q0 [7] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q0 [7]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_l|qx~16_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux0~0 ),
	.regout(\Z80|reg_l|qx [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[7] .lut_mask = "cce2";
defparam \Z80|reg_l|qx[7] .operation_mode = "normal";
defparam \Z80|reg_l|qx[7] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[7] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y12_N7
cyclone_lcell \Z80|reg_l|qy[7] (
// Equation(s):
// \Z80|reg_l|Mux0~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|Mux0~0  & ((P2_qy[7]))) # (!\Z80|reg_l|Mux0~0  & (\Z80|reg_l|q1 [7])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_l|Mux0~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q1 [7]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_l|qx~16_combout ),
	.datad(\Z80|reg_l|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux0~1 ),
	.regout(\Z80|reg_l|qy [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[7] .lut_mask = "f388";
defparam \Z80|reg_l|qy[7] .operation_mode = "normal";
defparam \Z80|reg_l|qy[7] .output_mode = "comb_only";
defparam \Z80|reg_l|qy[7] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qy[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y12_N0
cyclone_lcell \Z80|Mux40~2 (
// Equation(s):
// \Z80|Mux40~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux0~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [7]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q [7]),
	.datab(\Z80|Mux39~0_combout ),
	.datac(\Z80|reg_l|Mux0~1 ),
	.datad(\Z80|sel2[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux40~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux40~2 .lut_mask = "e200";
defparam \Z80|Mux40~2 .operation_mode = "normal";
defparam \Z80|Mux40~2 .output_mode = "comb_only";
defparam \Z80|Mux40~2 .register_cascade_mode = "off";
defparam \Z80|Mux40~2 .sum_lutc_input = "datac";
defparam \Z80|Mux40~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y12_N2
cyclone_lcell \Z80|asu|a1[7] (
// Equation(s):
// \Z80|asu|a1 [7] = \Z80|asu_i [0] $ (((\Z80|Mux40~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux40~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|asu_i [0]),
	.datac(\Z80|Mux40~1_combout ),
	.datad(\Z80|Mux40~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[7] .lut_mask = "339c";
defparam \Z80|asu|a1[7] .operation_mode = "normal";
defparam \Z80|asu|a1[7] .output_mode = "comb_only";
defparam \Z80|asu|a1[7] .register_cascade_mode = "off";
defparam \Z80|asu|a1[7] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N8
cyclone_lcell \Z80|asu|co (
// Equation(s):
// \Z80|asu|co~combout  = \Z80|asu|comb~0_combout  $ (((\Z80|asu|b1 [7] & ((\Z80|asu|a1 [7]) # (\Z80|asu|c[7]~25_combout ))) # (!\Z80|asu|b1 [7] & (\Z80|asu|a1 [7] & \Z80|asu|c[7]~25_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|asu|a1 [7]),
	.datac(\Z80|asu|comb~0_combout ),
	.datad(\Z80|asu|c[7]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|co~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|co .lut_mask = "1e78";
defparam \Z80|asu|co .operation_mode = "normal";
defparam \Z80|asu|co .output_mode = "comb_only";
defparam \Z80|asu|co .register_cascade_mode = "off";
defparam \Z80|asu|co .sum_lutc_input = "datac";
defparam \Z80|asu|co .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N9
cyclone_lcell \Z80|asu|z[13]~1 (
// Equation(s):
// \Z80|asu|z[13]~1_combout  = (\Z80|asu|b1 [7] & ((\Z80|Mux37~3_combout ) # ((\Z80|Mux36~3_combout ) # (\Z80|Mux35~3_combout )))) # (!\Z80|asu|b1 [7] & (\Z80|Mux37~3_combout  & (\Z80|Mux36~3_combout  & \Z80|Mux35~3_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|Mux37~3_combout ),
	.datac(\Z80|Mux36~3_combout ),
	.datad(\Z80|Mux35~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z[13]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[13]~1 .lut_mask = "eaa8";
defparam \Z80|asu|z[13]~1 .operation_mode = "normal";
defparam \Z80|asu|z[13]~1 .output_mode = "comb_only";
defparam \Z80|asu|z[13]~1 .register_cascade_mode = "off";
defparam \Z80|asu|z[13]~1 .sum_lutc_input = "datac";
defparam \Z80|asu|z[13]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N6
cyclone_lcell \Z80|asu|z[13]~2 (
// Equation(s):
// \Z80|asu|z[13]~2_combout  = (\Z80|asu|b1 [7] & (!\Z80|Mux38~3_combout  & (!\Z80|asu|z[13]~1_combout  & !\Z80|Mux39~4_combout ))) # (!\Z80|asu|b1 [7] & (\Z80|Mux38~3_combout  & (\Z80|asu|z[13]~1_combout  & \Z80|Mux39~4_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|Mux38~3_combout ),
	.datac(\Z80|asu|z[13]~1_combout ),
	.datad(\Z80|Mux39~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z[13]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[13]~2 .lut_mask = "4002";
defparam \Z80|asu|z[13]~2 .operation_mode = "normal";
defparam \Z80|asu|z[13]~2 .output_mode = "comb_only";
defparam \Z80|asu|z[13]~2 .register_cascade_mode = "off";
defparam \Z80|asu|z[13]~2 .sum_lutc_input = "datac";
defparam \Z80|asu|z[13]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N3
cyclone_lcell \Z80|asu|z[13]~3 (
// Equation(s):
// \Z80|asu|z[13]~3_combout  = \Z80|Mux34~3_combout  $ (((\Z80|asu|z[13]~2_combout  & (\Z80|asu|co~combout  $ (!\Z80|Mux38~3_combout )))))

	.clk(gnd),
	.dataa(\Z80|asu|co~combout ),
	.datab(\Z80|Mux38~3_combout ),
	.datac(\Z80|asu|z[13]~2_combout ),
	.datad(\Z80|Mux34~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z[13]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[13]~3 .lut_mask = "6f90";
defparam \Z80|asu|z[13]~3 .operation_mode = "normal";
defparam \Z80|asu|z[13]~3 .output_mode = "comb_only";
defparam \Z80|asu|z[13]~3 .register_cascade_mode = "off";
defparam \Z80|asu|z[13]~3 .sum_lutc_input = "datac";
defparam \Z80|asu|z[13]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N8
cyclone_lcell \Z80|asu_zero~0 (
// Equation(s):
// \Z80|asu_zero~0_combout  = (!\Z80|asu|z [8] & (!\Z80|asu|z [9] & (!\Z80|asu|z [10] & !\Z80|asu|z [11])))

	.clk(gnd),
	.dataa(\Z80|asu|z [8]),
	.datab(\Z80|asu|z [9]),
	.datac(\Z80|asu|z [10]),
	.datad(\Z80|asu|z [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_zero~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_zero~0 .lut_mask = "0001";
defparam \Z80|asu_zero~0 .operation_mode = "normal";
defparam \Z80|asu_zero~0 .output_mode = "comb_only";
defparam \Z80|asu_zero~0 .register_cascade_mode = "off";
defparam \Z80|asu_zero~0 .sum_lutc_input = "datac";
defparam \Z80|asu_zero~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N6
cyclone_lcell \Z80|asu_zero~1 (
// Equation(s):
// \Z80|asu_zero~1_combout  = (\Z80|asu_zero~0_combout  & (!\Z80|asu|z [12] & ((\Z80|xy3~combout ) # (!\Z80|WideNor3~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|xy3~combout ),
	.datab(\Z80|asu_zero~0_combout ),
	.datac(\Z80|WideNor3~2_combout ),
	.datad(\Z80|asu|z [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_zero~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_zero~1 .lut_mask = "008c";
defparam \Z80|asu_zero~1 .operation_mode = "normal";
defparam \Z80|asu_zero~1 .output_mode = "comb_only";
defparam \Z80|asu_zero~1 .register_cascade_mode = "off";
defparam \Z80|asu_zero~1 .sum_lutc_input = "datac";
defparam \Z80|asu_zero~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N7
cyclone_lcell \Z80|asu_zero~2 (
// Equation(s):
// \Z80|asu_zero~2_combout  = (!\Z80|asu|z[13]~3_combout  & (!\Z80|asu|z [14] & (!\Z80|asu|z [15] & \Z80|asu_zero~1_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|z[13]~3_combout ),
	.datab(\Z80|asu|z [14]),
	.datac(\Z80|asu|z [15]),
	.datad(\Z80|asu_zero~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_zero~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_zero~2 .lut_mask = "0100";
defparam \Z80|asu_zero~2 .operation_mode = "normal";
defparam \Z80|asu_zero~2 .output_mode = "comb_only";
defparam \Z80|asu_zero~2 .register_cascade_mode = "off";
defparam \Z80|asu_zero~2 .sum_lutc_input = "datac";
defparam \Z80|asu_zero~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N4
cyclone_lcell \Z80|comb~49 (
// Equation(s):
// \Z80|comb~49_combout  = (\Z80|i[4]~6  & (\Z80|d_f~9_combout  & ((!\Z80|comb~14_combout ) # (!\Z80|Decoder2~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~2_combout ),
	.datab(\Z80|i[4]~6 ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|d_f~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~49 .lut_mask = "4c00";
defparam \Z80|comb~49 .operation_mode = "normal";
defparam \Z80|comb~49 .output_mode = "comb_only";
defparam \Z80|comb~49 .register_cascade_mode = "off";
defparam \Z80|comb~49 .sum_lutc_input = "datac";
defparam \Z80|comb~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N9
cyclone_lcell \Z80|dec_pc~0 (
// Equation(s):
// \Z80|dec_pc~0_combout  = (\Z80|comb~49_combout ) # ((\Z80|i[4]~6  & (\Z80|xy3~combout  & !\Z80|asu_zero~2_combout )))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|xy3~combout ),
	.datac(\Z80|asu_zero~2_combout ),
	.datad(\Z80|comb~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|dec_pc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|dec_pc~0 .lut_mask = "ff08";
defparam \Z80|dec_pc~0 .operation_mode = "normal";
defparam \Z80|dec_pc~0 .output_mode = "comb_only";
defparam \Z80|dec_pc~0 .register_cascade_mode = "off";
defparam \Z80|dec_pc~0 .sum_lutc_input = "datac";
defparam \Z80|dec_pc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N3
cyclone_lcell \Z80|reg_pcl|co~4 (
// Equation(s):
// \Z80|reg_pcl|co~4_combout  = \Z80|reg_pcl|q [5] $ (((!\Z80|dec_pc~0_combout  & (\Z80|comb~61_combout  & !\Z80|d_f~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [5]),
	.datab(\Z80|dec_pc~0_combout ),
	.datac(\Z80|comb~61_combout ),
	.datad(\Z80|d_f~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|co~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|co~4 .lut_mask = "aa9a";
defparam \Z80|reg_pcl|co~4 .operation_mode = "normal";
defparam \Z80|reg_pcl|co~4 .output_mode = "comb_only";
defparam \Z80|reg_pcl|co~4 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|co~4 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|co~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N5
cyclone_lcell \Z80|reg_pcl|co~3 (
// Equation(s):
// \Z80|reg_pcl|co~3_combout  = (\Z80|reg_pcl|q [7] & ((\Z80|dec_pc~0_combout ) # ((\Z80|reg_pcl|q [6] & !\Z80|comb~50_combout )))) # (!\Z80|reg_pcl|q [7] & ((\Z80|reg_pcl|q [6] & (\Z80|dec_pc~0_combout )) # (!\Z80|reg_pcl|q [6] & (!\Z80|dec_pc~0_combout  & 
// \Z80|comb~50_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [7]),
	.datab(\Z80|reg_pcl|q [6]),
	.datac(\Z80|dec_pc~0_combout ),
	.datad(\Z80|comb~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|co~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|co~3 .lut_mask = "e1e8";
defparam \Z80|reg_pcl|co~3 .operation_mode = "normal";
defparam \Z80|reg_pcl|co~3 .output_mode = "comb_only";
defparam \Z80|reg_pcl|co~3 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|co~3 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|co~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y18_N7
cyclone_lcell \Z80|reg_pcl|co~5 (
// Equation(s):
// \Z80|reg_pcl|co~5_combout  = (\Z80|reg_pcl|c[4]~3_combout  & ((\Z80|dec_pc~0_combout  & (!\Z80|reg_pcl|co~4_combout  & !\Z80|reg_pcl|co~3_combout )) # (!\Z80|dec_pc~0_combout  & (\Z80|reg_pcl|co~4_combout  & \Z80|reg_pcl|co~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|dec_pc~0_combout ),
	.datab(\Z80|reg_pcl|co~4_combout ),
	.datac(\Z80|reg_pcl|co~3_combout ),
	.datad(\Z80|reg_pcl|c[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pcl|co~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pcl|co~5 .lut_mask = "4200";
defparam \Z80|reg_pcl|co~5 .operation_mode = "normal";
defparam \Z80|reg_pcl|co~5 .output_mode = "comb_only";
defparam \Z80|reg_pcl|co~5 .register_cascade_mode = "off";
defparam \Z80|reg_pcl|co~5 .sum_lutc_input = "datac";
defparam \Z80|reg_pcl|co~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N0
cyclone_lcell \Z80|reg_pch|d[0]~0 (
// Equation(s):
// \Z80|reg_pch|d[0]~0_combout  = (\Z80|reg_adrl|q[0]~COMBOUT  & ((\Z80|load_pch~0_combout ) # ((\Z80|asu|z [8] & \Z80|loada_pc~3_combout )))) # (!\Z80|reg_adrl|q[0]~COMBOUT  & (\Z80|asu|z [8] & ((\Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[0]~COMBOUT ),
	.datab(\Z80|asu|z [8]),
	.datac(\Z80|load_pch~0_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[0]~0 .lut_mask = "eca0";
defparam \Z80|reg_pch|d[0]~0 .operation_mode = "normal";
defparam \Z80|reg_pch|d[0]~0 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[0]~0 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[0]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y18_N1
cyclone_lcell \Z80|reg_pch|q[0] (
// Equation(s):
// \Z80|reg_pch|q [0] = DFFEAS((\Z80|reg_pch|d[0]~0_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [0] $ (\Z80|reg_pcl|co~5_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [0]),
	.datab(\Z80|reg_pcl|co~5_combout ),
	.datac(\Z80|reg_pch|notload~combout ),
	.datad(\Z80|reg_pch|d[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[0] .lut_mask = "ff06";
defparam \Z80|reg_pch|q[0] .operation_mode = "normal";
defparam \Z80|reg_pch|q[0] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N1
cyclone_lcell \Z80|Mux31~0 (
// Equation(s):
// \Z80|Mux31~0_combout  = (\Z80|sel1l[0]~12_combout  & (\Z80|reg_sph|q [0] & ((!\Z80|sel1l[2]~5_combout )))) # (!\Z80|sel1l[0]~12_combout  & (((\Z80|reg_spl|q [0]) # (\Z80|sel1l[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [0]),
	.datab(\Z80|sel1l[0]~12_combout ),
	.datac(\Z80|reg_spl|q [0]),
	.datad(\Z80|sel1l[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~0 .lut_mask = "33b8";
defparam \Z80|Mux31~0 .operation_mode = "normal";
defparam \Z80|Mux31~0 .output_mode = "comb_only";
defparam \Z80|Mux31~0 .register_cascade_mode = "off";
defparam \Z80|Mux31~0 .sum_lutc_input = "datac";
defparam \Z80|Mux31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N2
cyclone_lcell \Z80|Mux31~1 (
// Equation(s):
// \Z80|Mux31~1_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux31~0_combout  & ((\Z80|reg_pcl|q [0]))) # (!\Z80|Mux31~0_combout  & (\Z80|reg_pch|q [0])))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux31~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[2]~5_combout ),
	.datab(\Z80|reg_pch|q [0]),
	.datac(\Z80|reg_pcl|q [0]),
	.datad(\Z80|Mux31~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~1 .lut_mask = "f588";
defparam \Z80|Mux31~1 .operation_mode = "normal";
defparam \Z80|Mux31~1 .output_mode = "comb_only";
defparam \Z80|Mux31~1 .register_cascade_mode = "off";
defparam \Z80|Mux31~1 .sum_lutc_input = "datac";
defparam \Z80|Mux31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N3
cyclone_lcell \Z80|Mux31~7 (
// Equation(s):
// \Z80|Mux31~7_combout  = (\Z80|sel1l[0]~12_combout  & ((\Z80|sel1l[2]~5_combout  & ((\Z80|reg_data|q [4]))) # (!\Z80|sel1l[2]~5_combout  & (\Z80|reg_d|q[0]~0 )))) # (!\Z80|sel1l[0]~12_combout  & (((\Z80|sel1l[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[0]~0 ),
	.datab(\Z80|reg_data|q [4]),
	.datac(\Z80|sel1l[0]~12_combout ),
	.datad(\Z80|sel1l[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~7 .lut_mask = "cfa0";
defparam \Z80|Mux31~7 .operation_mode = "normal";
defparam \Z80|Mux31~7 .output_mode = "comb_only";
defparam \Z80|Mux31~7 .register_cascade_mode = "off";
defparam \Z80|Mux31~7 .sum_lutc_input = "datac";
defparam \Z80|Mux31~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N4
cyclone_lcell \Z80|Mux31~8 (
// Equation(s):
// \Z80|Mux31~8_combout  = (\Z80|sel1l[0]~12_combout  & (((\Z80|Mux31~7_combout )))) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|Mux31~7_combout  & ((\Z80|reg_r|q[0]~COMBOUT ))) # (!\Z80|Mux31~7_combout  & (\Z80|reg_e|q[0]~0 ))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[0]~0 ),
	.datab(\Z80|sel1l[0]~12_combout ),
	.datac(\Z80|reg_r|q[0]~COMBOUT ),
	.datad(\Z80|Mux31~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~8 .lut_mask = "fc22";
defparam \Z80|Mux31~8 .operation_mode = "normal";
defparam \Z80|Mux31~8 .output_mode = "comb_only";
defparam \Z80|Mux31~8 .register_cascade_mode = "off";
defparam \Z80|Mux31~8 .sum_lutc_input = "datac";
defparam \Z80|Mux31~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N2
cyclone_lcell \Z80|Mux31~2 (
// Equation(s):
// \Z80|Mux31~2_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|reg_h|Mux7~1 ) # ((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|reg_b|q[0]~0  & \Z80|sel1l[0]~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux7~1 ),
	.datab(\Z80|reg_b|q[0]~0 ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~2 .lut_mask = "acf0";
defparam \Z80|Mux31~2 .operation_mode = "normal";
defparam \Z80|Mux31~2 .output_mode = "comb_only";
defparam \Z80|Mux31~2 .register_cascade_mode = "off";
defparam \Z80|Mux31~2 .sum_lutc_input = "datac";
defparam \Z80|Mux31~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N7
cyclone_lcell \Z80|Mux31~3 (
// Equation(s):
// \Z80|Mux31~3_combout  = (\Z80|Mux31~2_combout  & (((\Z80|reg_l|Mux7~1 ) # (\Z80|sel1l[0]~12_combout )))) # (!\Z80|Mux31~2_combout  & (\Z80|reg_c|q[0]~0  & ((!\Z80|sel1l[0]~12_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[0]~0 ),
	.datab(\Z80|reg_l|Mux7~1 ),
	.datac(\Z80|Mux31~2_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~3 .lut_mask = "f0ca";
defparam \Z80|Mux31~3 .operation_mode = "normal";
defparam \Z80|Mux31~3 .output_mode = "comb_only";
defparam \Z80|Mux31~3 .register_cascade_mode = "off";
defparam \Z80|Mux31~3 .sum_lutc_input = "datac";
defparam \Z80|Mux31~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N0
cyclone_lcell \Z80|reg_i|q[0] (
// Equation(s):
// \Z80|reg_i|q [0] = DFFEAS((\Z80|reg_r|q[0]~COMBOUT  & (((\reset1~regout )) # (!\reset2~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_r|q[0]~COMBOUT ),
	.datab(\reset2~regout ),
	.datac(\reset1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[0] .lut_mask = "a2a2";
defparam \Z80|reg_i|q[0] .operation_mode = "normal";
defparam \Z80|reg_i|q[0] .output_mode = "reg_only";
defparam \Z80|reg_i|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y16_N9
cyclone_lcell \Z80|alu|ci (
// Equation(s):
// \Z80|alu|ci~combout  = \Z80|sub~combout  $ (((\Z80|ci~0_combout ) # ((!\Z80|sel3[0]~0_combout  & \Z80|asu|co~combout ))))

	.clk(gnd),
	.dataa(\Z80|sel3[0]~0_combout ),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|ci~0_combout ),
	.datad(\Z80|asu|co~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|ci~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|ci .lut_mask = "393c";
defparam \Z80|alu|ci .operation_mode = "normal";
defparam \Z80|alu|ci .output_mode = "comb_only";
defparam \Z80|alu|ci .register_cascade_mode = "off";
defparam \Z80|alu|ci .sum_lutc_input = "datac";
defparam \Z80|alu|ci .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N9
cyclone_lcell \Z80|alu|z~9 (
// Equation(s):
// \Z80|alu|z~9_combout  = \Z80|alu|a1 [0] $ (\Z80|alu|b1[0]~4_combout  $ (((\Z80|ec~5_combout  & \Z80|alu|ci~combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1 [0]),
	.datab(\Z80|alu|b1[0]~4_combout ),
	.datac(\Z80|ec~5_combout ),
	.datad(\Z80|alu|ci~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~9 .lut_mask = "9666";
defparam \Z80|alu|z~9 .operation_mode = "normal";
defparam \Z80|alu|z~9 .output_mode = "comb_only";
defparam \Z80|alu|z~9 .register_cascade_mode = "off";
defparam \Z80|alu|z~9 .sum_lutc_input = "datac";
defparam \Z80|alu|z~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N4
cyclone_lcell \Z80|alu|z~5 (
// Equation(s):
// \Z80|alu|z~5_combout  = (!\Z80|s_xor~combout  & (!\Z80|rs~combout  & (!\Z80|s_and~combout  & \Z80|alu|tor [0])))

	.clk(gnd),
	.dataa(\Z80|s_xor~combout ),
	.datab(\Z80|rs~combout ),
	.datac(\Z80|s_and~combout ),
	.datad(\Z80|alu|tor [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~5 .lut_mask = "0100";
defparam \Z80|alu|z~5 .operation_mode = "normal";
defparam \Z80|alu|z~5 .output_mode = "comb_only";
defparam \Z80|alu|z~5 .register_cascade_mode = "off";
defparam \Z80|alu|z~5 .sum_lutc_input = "datac";
defparam \Z80|alu|z~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N2
cyclone_lcell \Z80|alu|z~6 (
// Equation(s):
// \Z80|alu|z~6_combout  = (\Z80|Decoder1~10_combout  & (\Z80|rs~combout  & (!\Z80|i[3]~7  & \Z80|reg_f|q[0]~0 )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~10_combout ),
	.datab(\Z80|rs~combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|reg_f|q[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~6 .lut_mask = "0800";
defparam \Z80|alu|z~6 .operation_mode = "normal";
defparam \Z80|alu|z~6 .output_mode = "comb_only";
defparam \Z80|alu|z~6 .register_cascade_mode = "off";
defparam \Z80|alu|z~6 .sum_lutc_input = "datac";
defparam \Z80|alu|z~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N3
cyclone_lcell \Z80|alu|z[0]~7 (
// Equation(s):
// \Z80|alu|z[0]~7_combout  = (\Z80|alu|z~6_combout ) # ((\Z80|alu|b1[0]~4_combout  & (\Z80|s_and~combout  & \Z80|alu|a1 [0])))

	.clk(gnd),
	.dataa(\Z80|alu|b1[0]~4_combout ),
	.datab(\Z80|s_and~combout ),
	.datac(\Z80|alu|z~6_combout ),
	.datad(\Z80|alu|a1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[0]~7 .lut_mask = "f8f0";
defparam \Z80|alu|z[0]~7 .operation_mode = "normal";
defparam \Z80|alu|z[0]~7 .output_mode = "comb_only";
defparam \Z80|alu|z[0]~7 .register_cascade_mode = "off";
defparam \Z80|alu|z[0]~7 .sum_lutc_input = "datac";
defparam \Z80|alu|z[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N5
cyclone_lcell \Z80|alu|z[0]~8 (
// Equation(s):
// \Z80|alu|z[0]~8_combout  = (\Z80|alu|z~5_combout ) # ((\Z80|alu|z[0]~7_combout ) # ((\Z80|r~combout  & \Z80|alu|b1[1]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|r~combout ),
	.datab(\Z80|alu|b1[1]~7_combout ),
	.datac(\Z80|alu|z~5_combout ),
	.datad(\Z80|alu|z[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[0]~8 .lut_mask = "fff8";
defparam \Z80|alu|z[0]~8 .operation_mode = "normal";
defparam \Z80|alu|z[0]~8 .output_mode = "comb_only";
defparam \Z80|alu|z[0]~8 .register_cascade_mode = "off";
defparam \Z80|alu|z[0]~8 .sum_lutc_input = "datac";
defparam \Z80|alu|z[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N6
cyclone_lcell \Z80|reg_data|q[0] (
// Equation(s):
// \Z80|alu|z [0] = (\Z80|alu|z~4_combout ) # ((\Z80|alu|z[0]~8_combout ) # ((\Z80|s_xor~combout  & \Z80|alu|z~9_combout )))
// \Z80|reg_data|q [0] = DFFEAS(\Z80|alu|z [0], GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|s_xor~combout ),
	.datab(\Z80|alu|z~4_combout ),
	.datac(\Z80|alu|z~9_combout ),
	.datad(\Z80|alu|z[0]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z [0]),
	.regout(\Z80|reg_data|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[0] .lut_mask = "ffec";
defparam \Z80|reg_data|q[0] .operation_mode = "normal";
defparam \Z80|reg_data|q[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[0] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[0] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N0
cyclone_lcell \Z80|Mux31~4 (
// Equation(s):
// \Z80|Mux31~4_combout  = (\Z80|sel1l[0]~12_combout  & (\Z80|reg_adrl|q[0]~COMBOUT  & ((!\Z80|sel1l[2]~5_combout )))) # (!\Z80|sel1l[0]~12_combout  & (((\Z80|reg_data|q [0]) # (\Z80|sel1l[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[0]~12_combout ),
	.datab(\Z80|reg_adrl|q[0]~COMBOUT ),
	.datac(\Z80|reg_data|q [0]),
	.datad(\Z80|sel1l[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~4 .lut_mask = "55d8";
defparam \Z80|Mux31~4 .operation_mode = "normal";
defparam \Z80|Mux31~4 .output_mode = "comb_only";
defparam \Z80|Mux31~4 .register_cascade_mode = "off";
defparam \Z80|Mux31~4 .sum_lutc_input = "datac";
defparam \Z80|Mux31~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N6
cyclone_lcell \Z80|Mux31~5 (
// Equation(s):
// \Z80|Mux31~5_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux31~4_combout  & (\Z80|reg_r|q [0])) # (!\Z80|Mux31~4_combout  & ((\Z80|reg_i|q [0]))))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux31~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [0]),
	.datab(\Z80|reg_i|q [0]),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|Mux31~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~5 .lut_mask = "afc0";
defparam \Z80|Mux31~5 .operation_mode = "normal";
defparam \Z80|Mux31~5 .output_mode = "comb_only";
defparam \Z80|Mux31~5 .register_cascade_mode = "off";
defparam \Z80|Mux31~5 .sum_lutc_input = "datac";
defparam \Z80|Mux31~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N3
cyclone_lcell \Z80|Mux31~6 (
// Equation(s):
// \Z80|Mux31~6_combout  = (\Z80|sel1l[3]~9_combout  & ((\Z80|sel1l[1]~3_combout ) # ((\Z80|Mux31~3_combout )))) # (!\Z80|sel1l[3]~9_combout  & (!\Z80|sel1l[1]~3_combout  & ((\Z80|Mux31~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[3]~9_combout ),
	.datab(\Z80|sel1l[1]~3_combout ),
	.datac(\Z80|Mux31~3_combout ),
	.datad(\Z80|Mux31~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~6 .lut_mask = "b9a8";
defparam \Z80|Mux31~6 .operation_mode = "normal";
defparam \Z80|Mux31~6 .output_mode = "comb_only";
defparam \Z80|Mux31~6 .register_cascade_mode = "off";
defparam \Z80|Mux31~6 .sum_lutc_input = "datac";
defparam \Z80|Mux31~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N4
cyclone_lcell \Z80|Mux31~9 (
// Equation(s):
// \Z80|Mux31~9_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|Mux31~6_combout  & ((\Z80|Mux31~8_combout ))) # (!\Z80|Mux31~6_combout  & (\Z80|Mux31~1_combout )))) # (!\Z80|sel1l[1]~3_combout  & (((\Z80|Mux31~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux31~1_combout ),
	.datab(\Z80|sel1l[1]~3_combout ),
	.datac(\Z80|Mux31~8_combout ),
	.datad(\Z80|Mux31~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux31~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux31~9 .lut_mask = "f388";
defparam \Z80|Mux31~9 .operation_mode = "normal";
defparam \Z80|Mux31~9 .output_mode = "comb_only";
defparam \Z80|Mux31~9 .register_cascade_mode = "off";
defparam \Z80|Mux31~9 .sum_lutc_input = "datac";
defparam \Z80|Mux31~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y10_N8
cyclone_lcell \Z80|reg_f|q0~3 (
// Equation(s):
// \Z80|reg_f|q0~3_combout  = (\Z80|reg_f|q0~2_combout ) # ((\Z80|d_f~13_combout ) # ((\Z80|r~combout  & \Z80|Mux31~9_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_f|q0~2_combout ),
	.datab(\Z80|r~combout ),
	.datac(\Z80|d_f~13_combout ),
	.datad(\Z80|Mux31~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~3 .lut_mask = "fefa";
defparam \Z80|reg_f|q0~3 .operation_mode = "normal";
defparam \Z80|reg_f|q0~3 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~3 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~3 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y10_N7
cyclone_lcell \Z80|reg_f|q0~4 (
// Equation(s):
// \Z80|reg_f|q0~4_combout  = (\Z80|d_f~12_combout ) # ((\Z80|reg_f|q0~3_combout ) # ((\Z80|l~combout  & \Z80|Mux24~9_combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~12_combout ),
	.datab(\Z80|l~combout ),
	.datac(\Z80|reg_f|q0~3_combout ),
	.datad(\Z80|Mux24~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~4 .lut_mask = "fefa";
defparam \Z80|reg_f|q0~4 .operation_mode = "normal";
defparam \Z80|reg_f|q0~4 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~4 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~4 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N6
cyclone_lcell \Z80|alu|co[7]~10 (
// Equation(s):
// \Z80|alu|co[7]~10_combout  = (\Z80|alu|tor [1] & ((\Z80|alu|b1[0]~4_combout  & ((\Z80|alu|a1 [0]) # (\Z80|alu|ci~combout ))) # (!\Z80|alu|b1[0]~4_combout  & (\Z80|alu|a1 [0] & \Z80|alu|ci~combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[0]~4_combout ),
	.datab(\Z80|alu|a1 [0]),
	.datac(\Z80|alu|ci~combout ),
	.datad(\Z80|alu|tor [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~10 .lut_mask = "e800";
defparam \Z80|alu|co[7]~10 .operation_mode = "normal";
defparam \Z80|alu|co[7]~10 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~10 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~10 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N7
cyclone_lcell \Z80|alu|co[7]~11 (
// Equation(s):
// \Z80|alu|co[7]~11_combout  = (\Z80|alu|b1[2]~9_combout  & ((\Z80|alu|c~5_combout ) # ((\Z80|alu|a1[2]~1_combout ) # (\Z80|alu|co[7]~10_combout )))) # (!\Z80|alu|b1[2]~9_combout  & (\Z80|alu|a1[2]~1_combout  & ((\Z80|alu|c~5_combout ) # 
// (\Z80|alu|co[7]~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[2]~9_combout ),
	.datab(\Z80|alu|c~5_combout ),
	.datac(\Z80|alu|a1[2]~1_combout ),
	.datad(\Z80|alu|co[7]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~11 .lut_mask = "fae8";
defparam \Z80|alu|co[7]~11 .operation_mode = "normal";
defparam \Z80|alu|co[7]~11 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~11 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~11 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N8
cyclone_lcell \Z80|alu|co[7]~12 (
// Equation(s):
// \Z80|alu|co[7]~12_combout  = (\Z80|alu|tor [4] & ((\Z80|alu|b1[3]~13_combout  & ((\Z80|alu|a1 [3]) # (\Z80|alu|co[7]~11_combout ))) # (!\Z80|alu|b1[3]~13_combout  & (\Z80|alu|a1 [3] & \Z80|alu|co[7]~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[3]~13_combout ),
	.datab(\Z80|alu|tor [4]),
	.datac(\Z80|alu|a1 [3]),
	.datad(\Z80|alu|co[7]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~12 .lut_mask = "c880";
defparam \Z80|alu|co[7]~12 .operation_mode = "normal";
defparam \Z80|alu|co[7]~12 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~12 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~12 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N9
cyclone_lcell \Z80|alu|co[7]~13 (
// Equation(s):
// \Z80|alu|co[7]~13_combout  = ((\Z80|alu|co[7]~12_combout ) # ((\Z80|alu|a1 [4] & \Z80|alu|b1[4]~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1 [4]),
	.datac(\Z80|alu|b1[4]~11_combout ),
	.datad(\Z80|alu|co[7]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~13 .lut_mask = "ffc0";
defparam \Z80|alu|co[7]~13 .operation_mode = "normal";
defparam \Z80|alu|co[7]~13 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~13 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~13 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N1
cyclone_lcell \Z80|alu|co[7]~14 (
// Equation(s):
// \Z80|alu|co[7]~14_combout  = ((\Z80|alu|a1[5]~2_combout  & ((\Z80|alu|b1[5]~15_combout ) # (\Z80|alu|co[7]~13_combout ))) # (!\Z80|alu|a1[5]~2_combout  & (\Z80|alu|b1[5]~15_combout  & \Z80|alu|co[7]~13_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1[5]~2_combout ),
	.datac(\Z80|alu|b1[5]~15_combout ),
	.datad(\Z80|alu|co[7]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~14 .lut_mask = "fcc0";
defparam \Z80|alu|co[7]~14 .operation_mode = "normal";
defparam \Z80|alu|co[7]~14 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~14 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~14 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N2
cyclone_lcell \Z80|alu|co[7]~15 (
// Equation(s):
// \Z80|alu|co[7]~15_combout  = (\Z80|alu|a1[6]~3_combout  & (((\Z80|alu|b1[6]~17_combout ) # (\Z80|alu|co[7]~14_combout )))) # (!\Z80|alu|a1[6]~3_combout  & (((\Z80|alu|b1[6]~17_combout  & \Z80|alu|co[7]~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1[6]~3_combout ),
	.datab(vcc),
	.datac(\Z80|alu|b1[6]~17_combout ),
	.datad(\Z80|alu|co[7]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~15 .lut_mask = "faa0";
defparam \Z80|alu|co[7]~15 .operation_mode = "normal";
defparam \Z80|alu|co[7]~15 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~15 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~15 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N3
cyclone_lcell \Z80|alu|co[7]~16 (
// Equation(s):
// \Z80|alu|co[7]~16_combout  = (\Z80|alu|daa1~1_combout ) # ((\Z80|alu|a1 [7] & ((\Z80|alu|b1[7]~2_combout ) # (\Z80|alu|co[7]~15_combout ))) # (!\Z80|alu|a1 [7] & (\Z80|alu|b1[7]~2_combout  & \Z80|alu|co[7]~15_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|daa1~1_combout ),
	.datab(\Z80|alu|a1 [7]),
	.datac(\Z80|alu|b1[7]~2_combout ),
	.datad(\Z80|alu|co[7]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[7]~16 .lut_mask = "feea";
defparam \Z80|alu|co[7]~16 .operation_mode = "normal";
defparam \Z80|alu|co[7]~16 .output_mode = "comb_only";
defparam \Z80|alu|co[7]~16 .register_cascade_mode = "off";
defparam \Z80|alu|co[7]~16 .sum_lutc_input = "datac";
defparam \Z80|alu|co[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y10_N6
cyclone_lcell \Z80|reg_f|q0[0] (
// Equation(s):
// \Z80|reg_f|q0~5  = (\Z80|reg_f|q0~4_combout ) # ((\Z80|cv0~0_combout  & (\Z80|sub~combout  $ (\Z80|alu|co[7]~16_combout ))))
// \Z80|reg_f|q0 [0] = DFFEAS(\Z80|reg_f|q0~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q0[4]~6_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_f|q0~4_combout ),
	.datab(\Z80|cv0~0_combout ),
	.datac(\Z80|sub~combout ),
	.datad(\Z80|alu|co[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_f|q0[4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~5 ),
	.regout(\Z80|reg_f|q0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[0] .lut_mask = "aeea";
defparam \Z80|reg_f|q0[0] .operation_mode = "normal";
defparam \Z80|reg_f|q0[0] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q0[0] .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[0] .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y10_N4
cyclone_lcell \Z80|reg_f|q1[0] (
// Equation(s):
// \Z80|reg_f|q[0]~0  = (\Z80|sel_af~regout  & (((N1_q1[0])))) # (!\Z80|sel_af~regout  & (((\Z80|reg_f|q0 [0]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(vcc),
	.datac(\Z80|reg_f|q0~5 ),
	.datad(\Z80|reg_f|q0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_f|q1[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q[0]~0 ),
	.regout(\Z80|reg_f|q1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[0] .lut_mask = "f5a0";
defparam \Z80|reg_f|q1[0] .operation_mode = "normal";
defparam \Z80|reg_f|q1[0] .output_mode = "comb_only";
defparam \Z80|reg_f|q1[0] .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[0] .sum_lutc_input = "qfbk";
defparam \Z80|reg_f|q1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y19_N0
cyclone_lcell \Z80|reg_f|q0~22 (
// Equation(s):
// \Z80|reg_f|q0~22_combout  = (\Z80|s_and~combout ) # ((\Z80|i_cpl~0_combout ) # ((\Z80|hv2~combout  & \Z80|reg_f|q[0]~0 )))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|i_cpl~0_combout ),
	.datac(\Z80|hv2~combout ),
	.datad(\Z80|reg_f|q[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~22 .lut_mask = "feee";
defparam \Z80|reg_f|q0~22 .operation_mode = "normal";
defparam \Z80|reg_f|q0~22 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~22 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~22 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N3
cyclone_lcell \Z80|reg_c|q0[2] (
// Equation(s):
// \Z80|reg_c|q0~3  = (\Z80|load_c~1_combout  & (((\Z80|alu|z[2]~28 )))) # (!\Z80|load_c~1_combout  & (((\Z80|asu|z [2]))))
// \Z80|reg_c|q0 [2] = DFFEAS(\Z80|reg_c|q0~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_c~1_combout ),
	.datab(vcc),
	.datac(\Z80|asu|z [2]),
	.datad(\Z80|alu|z[2]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~3 ),
	.regout(\Z80|reg_c|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[2] .lut_mask = "fa50";
defparam \Z80|reg_c|q0[2] .operation_mode = "normal";
defparam \Z80|reg_c|q0[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[2] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N3
cyclone_lcell \Z80|reg_c|q1[2] (
// Equation(s):
// \Z80|reg_c|q[2]~2  = ((\Z80|sel_exx~regout  & (L2_q1[2])) # (!\Z80|sel_exx~regout  & ((\Z80|reg_c|q0 [2]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_c|q0~3 ),
	.datad(\Z80|reg_c|q0 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[2]~2 ),
	.regout(\Z80|reg_c|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[2] .lut_mask = "f3c0";
defparam \Z80|reg_c|q1[2] .operation_mode = "normal";
defparam \Z80|reg_c|q1[2] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y15_N8
cyclone_lcell \Z80|Mux29~0 (
// Equation(s):
// \Z80|Mux29~0_combout  = (\Z80|sel1l[2]~5_combout  & (((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[2]~5_combout  & ((\Z80|sel1l[0]~12_combout  & (\Z80|reg_b|q[2]~2 )) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|reg_c|q[2]~2 )))))

	.clk(gnd),
	.dataa(\Z80|reg_b|q[2]~2 ),
	.datab(\Z80|reg_c|q[2]~2 ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~0 .lut_mask = "0afc";
defparam \Z80|Mux29~0 .operation_mode = "normal";
defparam \Z80|Mux29~0 .output_mode = "comb_only";
defparam \Z80|Mux29~0 .register_cascade_mode = "off";
defparam \Z80|Mux29~0 .sum_lutc_input = "datac";
defparam \Z80|Mux29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N9
cyclone_lcell \Z80|Mux29~1 (
// Equation(s):
// \Z80|Mux29~1_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux29~0_combout  & (\Z80|reg_l|Mux5~1 )) # (!\Z80|Mux29~0_combout  & ((\Z80|reg_h|Mux5~1 ))))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux29~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_l|Mux5~1 ),
	.datab(\Z80|reg_h|Mux5~1 ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|Mux29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~1 .lut_mask = "afc0";
defparam \Z80|Mux29~1 .operation_mode = "normal";
defparam \Z80|Mux29~1 .output_mode = "comb_only";
defparam \Z80|Mux29~1 .register_cascade_mode = "off";
defparam \Z80|Mux29~1 .sum_lutc_input = "datac";
defparam \Z80|Mux29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N4
cyclone_lcell \Z80|Mux29~7 (
// Equation(s):
// \Z80|Mux29~7_combout  = (\Z80|sel1l[2]~5_combout  & (((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[2]~5_combout  & ((\Z80|sel1l[0]~12_combout  & (\Z80|reg_d|q[2]~2 )) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|reg_e|q[2]~2 )))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[2]~2 ),
	.datab(\Z80|reg_e|q[2]~2 ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~7 .lut_mask = "0afc";
defparam \Z80|Mux29~7 .operation_mode = "normal";
defparam \Z80|Mux29~7 .output_mode = "comb_only";
defparam \Z80|Mux29~7 .register_cascade_mode = "off";
defparam \Z80|Mux29~7 .sum_lutc_input = "datac";
defparam \Z80|Mux29~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y12_N2
cyclone_lcell \Z80|Mux29~8 (
// Equation(s):
// \Z80|Mux29~8_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux29~7_combout  & ((\Z80|reg_r|q[2]~COMBOUT ))) # (!\Z80|Mux29~7_combout  & (\Z80|reg_data|q [6])))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux29~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_data|q [6]),
	.datab(\Z80|reg_r|q[2]~COMBOUT ),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|Mux29~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~8 .lut_mask = "cfa0";
defparam \Z80|Mux29~8 .operation_mode = "normal";
defparam \Z80|Mux29~8 .output_mode = "comb_only";
defparam \Z80|Mux29~8 .register_cascade_mode = "off";
defparam \Z80|Mux29~8 .sum_lutc_input = "datac";
defparam \Z80|Mux29~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N3
cyclone_lcell \Z80|reg_i|q[2] (
// Equation(s):
// \Z80|reg_i|q [2] = DFFEAS((\Z80|reg_r|q[2]~COMBOUT  & ((\reset1~regout ) # ((!\reset2~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_r|q[2]~COMBOUT ),
	.datab(\reset1~regout ),
	.datac(vcc),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[2] .lut_mask = "88aa";
defparam \Z80|reg_i|q[2] .operation_mode = "normal";
defparam \Z80|reg_i|q[2] .output_mode = "reg_only";
defparam \Z80|reg_i|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N2
cyclone_lcell \Z80|alu|z[2]~23 (
// Equation(s):
// \Z80|alu|z[2]~23_combout  = (\Z80|rs~combout  & ((\Z80|i[3]~7  & ((\Z80|alu|b1[3]~13_combout ))) # (!\Z80|i[3]~7  & (\Z80|alu|b1[1]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|alu|b1[1]~7_combout ),
	.datac(\Z80|alu|b1[3]~13_combout ),
	.datad(\Z80|rs~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[2]~23 .lut_mask = "e400";
defparam \Z80|alu|z[2]~23 .operation_mode = "normal";
defparam \Z80|alu|z[2]~23 .output_mode = "comb_only";
defparam \Z80|alu|z[2]~23 .register_cascade_mode = "off";
defparam \Z80|alu|z[2]~23 .sum_lutc_input = "datac";
defparam \Z80|alu|z[2]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N3
cyclone_lcell \Z80|alu|z[2]~26 (
// Equation(s):
// \Z80|alu|z[2]~26_combout  = ((\Z80|s_or~combout  & ((\Z80|alu|a1[2]~1_combout ) # (\Z80|alu|b1[2]~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|b1[2]~9_combout ),
	.datad(\Z80|s_or~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[2]~26 .lut_mask = "fc00";
defparam \Z80|alu|z[2]~26 .operation_mode = "normal";
defparam \Z80|alu|z[2]~26 .output_mode = "comb_only";
defparam \Z80|alu|z[2]~26 .register_cascade_mode = "off";
defparam \Z80|alu|z[2]~26 .sum_lutc_input = "datac";
defparam \Z80|alu|z[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N5
cyclone_lcell \Z80|alu|c~8 (
// Equation(s):
// \Z80|alu|c~8_combout  = (\Z80|alu|a1[1]~0_combout  & ((\Z80|alu|b1[1]~7_combout ) # ((\Z80|alu|a1 [0] & \Z80|alu|b1[0]~4_combout )))) # (!\Z80|alu|a1[1]~0_combout  & (\Z80|alu|a1 [0] & (\Z80|alu|b1[0]~4_combout  & \Z80|alu|b1[1]~7_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|a1 [0]),
	.datab(\Z80|alu|b1[0]~4_combout ),
	.datac(\Z80|alu|a1[1]~0_combout ),
	.datad(\Z80|alu|b1[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~8 .lut_mask = "f880";
defparam \Z80|alu|c~8 .operation_mode = "normal";
defparam \Z80|alu|c~8 .output_mode = "comb_only";
defparam \Z80|alu|c~8 .register_cascade_mode = "off";
defparam \Z80|alu|c~8 .sum_lutc_input = "datac";
defparam \Z80|alu|c~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N8
cyclone_lcell \Z80|alu|z[2]~25 (
// Equation(s):
// \Z80|alu|z[2]~25_combout  = (\Z80|ec~5_combout  & ((\Z80|alu|c~8_combout ) # ((\Z80|alu|z[2]~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|ec~5_combout ),
	.datab(\Z80|alu|c~8_combout ),
	.datac(vcc),
	.datad(\Z80|alu|z[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[2]~25 .lut_mask = "aa88";
defparam \Z80|alu|z[2]~25 .operation_mode = "normal";
defparam \Z80|alu|z[2]~25 .output_mode = "comb_only";
defparam \Z80|alu|z[2]~25 .register_cascade_mode = "off";
defparam \Z80|alu|z[2]~25 .sum_lutc_input = "datac";
defparam \Z80|alu|z[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N9
cyclone_lcell \Z80|alu|z[2]~27 (
// Equation(s):
// \Z80|alu|z[2]~27_combout  = (\Z80|s_xor~combout  & ((\Z80|alu|z[2]~26_combout  & ((!\Z80|alu|z[2]~25_combout ))) # (!\Z80|alu|z[2]~26_combout  & (!\Z80|alu|z[2]~24_combout  & \Z80|alu|z[2]~25_combout )))) # (!\Z80|s_xor~combout  & 
// (\Z80|alu|z[2]~26_combout  & (\Z80|alu|z[2]~24_combout )))

	.clk(gnd),
	.dataa(\Z80|s_xor~combout ),
	.datab(\Z80|alu|z[2]~26_combout ),
	.datac(\Z80|alu|z[2]~24_combout ),
	.datad(\Z80|alu|z[2]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[2]~27 .lut_mask = "42c8";
defparam \Z80|alu|z[2]~27 .operation_mode = "normal";
defparam \Z80|alu|z[2]~27 .output_mode = "comb_only";
defparam \Z80|alu|z[2]~27 .register_cascade_mode = "off";
defparam \Z80|alu|z[2]~27 .sum_lutc_input = "datac";
defparam \Z80|alu|z[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N8
cyclone_lcell \Z80|reg_data|q[2] (
// Equation(s):
// \Z80|alu|z[2]~28  = (\Z80|alu|z[2]~23_combout ) # ((\Z80|alu|z[2]~24_combout  & ((\Z80|s_and~combout ) # (!\Z80|alu|z[2]~27_combout ))) # (!\Z80|alu|z[2]~24_combout  & ((\Z80|alu|z[2]~27_combout ))))
// \Z80|reg_data|q [2] = DFFEAS(\Z80|alu|z[2]~28 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|z[2]~24_combout ),
	.datab(\Z80|s_and~combout ),
	.datac(\Z80|alu|z[2]~23_combout ),
	.datad(\Z80|alu|z[2]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~28 ),
	.regout(\Z80|reg_data|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[2] .lut_mask = "fdfa";
defparam \Z80|reg_data|q[2] .operation_mode = "normal";
defparam \Z80|reg_data|q[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N3
cyclone_lcell \Z80|Mux29~4 (
// Equation(s):
// \Z80|Mux29~4_combout  = (\Z80|sel1l[2]~5_combout  & (((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[2]~5_combout  & ((\Z80|sel1l[0]~12_combout  & (\Z80|reg_adrl|q[2]~COMBOUT )) # (!\Z80|sel1l[0]~12_combout  & ((\Z80|reg_data|q [2])))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datab(\Z80|sel1l[2]~5_combout ),
	.datac(\Z80|reg_data|q [2]),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~4 .lut_mask = "22fc";
defparam \Z80|Mux29~4 .operation_mode = "normal";
defparam \Z80|Mux29~4 .output_mode = "comb_only";
defparam \Z80|Mux29~4 .register_cascade_mode = "off";
defparam \Z80|Mux29~4 .sum_lutc_input = "datac";
defparam \Z80|Mux29~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N9
cyclone_lcell \Z80|Mux29~5 (
// Equation(s):
// \Z80|Mux29~5_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux29~4_combout  & ((\Z80|reg_r|q [2]))) # (!\Z80|Mux29~4_combout  & (\Z80|reg_i|q [2])))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux29~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [2]),
	.datab(\Z80|reg_r|q [2]),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|Mux29~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~5 .lut_mask = "cfa0";
defparam \Z80|Mux29~5 .operation_mode = "normal";
defparam \Z80|Mux29~5 .output_mode = "comb_only";
defparam \Z80|Mux29~5 .register_cascade_mode = "off";
defparam \Z80|Mux29~5 .sum_lutc_input = "datac";
defparam \Z80|Mux29~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N5
cyclone_lcell \Z80|reg_spl|q[2] (
// Equation(s):
// \Z80|reg_spl|q [2] = DFFEAS((\reset~combout ) # ((\Z80|load_spl~combout  & (\Z80|reg_adrl|q[2]~COMBOUT )) # (!\Z80|load_spl~combout  & ((\Z80|asu|z [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_spl|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datac(\Z80|asu|z [2]),
	.datad(\Z80|load_spl~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_spl|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_spl|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_spl|q[2] .lut_mask = "eefa";
defparam \Z80|reg_spl|q[2] .operation_mode = "normal";
defparam \Z80|reg_spl|q[2] .output_mode = "reg_only";
defparam \Z80|reg_spl|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_spl|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_spl|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N4
cyclone_lcell \Z80|Mux29~2 (
// Equation(s):
// \Z80|Mux29~2_combout  = (\Z80|sel1l[2]~5_combout  & (((!\Z80|sel1l[0]~12_combout )))) # (!\Z80|sel1l[2]~5_combout  & ((\Z80|sel1l[0]~12_combout  & ((\Z80|reg_sph|q [2]))) # (!\Z80|sel1l[0]~12_combout  & (\Z80|reg_spl|q [2]))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [2]),
	.datab(\Z80|reg_sph|q [2]),
	.datac(\Z80|sel1l[2]~5_combout ),
	.datad(\Z80|sel1l[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~2 .lut_mask = "0cfa";
defparam \Z80|Mux29~2 .operation_mode = "normal";
defparam \Z80|Mux29~2 .output_mode = "comb_only";
defparam \Z80|Mux29~2 .register_cascade_mode = "off";
defparam \Z80|Mux29~2 .sum_lutc_input = "datac";
defparam \Z80|Mux29~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N5
cyclone_lcell \Z80|Mux29~3 (
// Equation(s):
// \Z80|Mux29~3_combout  = (\Z80|sel1l[2]~5_combout  & ((\Z80|Mux29~2_combout  & (\Z80|reg_pcl|q [2])) # (!\Z80|Mux29~2_combout  & ((\Z80|reg_pch|q [2]))))) # (!\Z80|sel1l[2]~5_combout  & (((\Z80|Mux29~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [2]),
	.datab(\Z80|sel1l[2]~5_combout ),
	.datac(\Z80|reg_pch|q [2]),
	.datad(\Z80|Mux29~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~3 .lut_mask = "bbc0";
defparam \Z80|Mux29~3 .operation_mode = "normal";
defparam \Z80|Mux29~3 .output_mode = "comb_only";
defparam \Z80|Mux29~3 .register_cascade_mode = "off";
defparam \Z80|Mux29~3 .sum_lutc_input = "datac";
defparam \Z80|Mux29~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N6
cyclone_lcell \Z80|Mux29~6 (
// Equation(s):
// \Z80|Mux29~6_combout  = (\Z80|sel1l[1]~3_combout  & ((\Z80|sel1l[3]~9_combout ) # ((\Z80|Mux29~3_combout )))) # (!\Z80|sel1l[1]~3_combout  & (!\Z80|sel1l[3]~9_combout  & (\Z80|Mux29~5_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1l[1]~3_combout ),
	.datab(\Z80|sel1l[3]~9_combout ),
	.datac(\Z80|Mux29~5_combout ),
	.datad(\Z80|Mux29~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~6 .lut_mask = "ba98";
defparam \Z80|Mux29~6 .operation_mode = "normal";
defparam \Z80|Mux29~6 .output_mode = "comb_only";
defparam \Z80|Mux29~6 .register_cascade_mode = "off";
defparam \Z80|Mux29~6 .sum_lutc_input = "datac";
defparam \Z80|Mux29~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N0
cyclone_lcell \Z80|Mux29~9 (
// Equation(s):
// \Z80|Mux29~9_combout  = (\Z80|sel1l[3]~9_combout  & ((\Z80|Mux29~6_combout  & ((\Z80|Mux29~8_combout ))) # (!\Z80|Mux29~6_combout  & (\Z80|Mux29~1_combout )))) # (!\Z80|sel1l[3]~9_combout  & (((\Z80|Mux29~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[3]~9_combout ),
	.datab(\Z80|Mux29~1_combout ),
	.datac(\Z80|Mux29~8_combout ),
	.datad(\Z80|Mux29~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux29~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux29~9 .lut_mask = "f588";
defparam \Z80|Mux29~9 .operation_mode = "normal";
defparam \Z80|Mux29~9 .output_mode = "comb_only";
defparam \Z80|Mux29~9 .register_cascade_mode = "off";
defparam \Z80|Mux29~9 .sum_lutc_input = "datac";
defparam \Z80|Mux29~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N6
cyclone_lcell \Z80|reg_f|q0~20 (
// Equation(s):
// \Z80|reg_f|q0~20_combout  = (\Z80|reg_f|q[1]~4  & (!\Z80|Mux28~9_combout  & ((!\Z80|Mux29~9_combout ) # (!\Z80|Mux30~9_combout )))) # (!\Z80|reg_f|q[1]~4  & (\Z80|Mux28~9_combout  & ((\Z80|Mux30~9_combout ) # (\Z80|Mux29~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_f|q[1]~4 ),
	.datab(\Z80|Mux28~9_combout ),
	.datac(\Z80|Mux30~9_combout ),
	.datad(\Z80|Mux29~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~20 .lut_mask = "4662";
defparam \Z80|reg_f|q0~20 .operation_mode = "normal";
defparam \Z80|reg_f|q0~20 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~20 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~20 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N2
cyclone_lcell \Z80|reg_f|q0~21 (
// Equation(s):
// \Z80|reg_f|q0~21_combout  = (\reset~combout ) # ((\Z80|comb~19_combout ) # ((\Z80|i_daa~combout  & \Z80|reg_f|q0~20_combout )))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|i_daa~combout ),
	.datac(\Z80|comb~19_combout ),
	.datad(\Z80|reg_f|q0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~21 .lut_mask = "fefa";
defparam \Z80|reg_f|q0~21 .operation_mode = "normal";
defparam \Z80|reg_f|q0~21 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~21 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~21 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N2
cyclone_lcell \Z80|reg_f|q0~23 (
// Equation(s):
// \Z80|reg_f|q0~23_combout  = (\Z80|reg_f|q0~22_combout ) # ((\Z80|reg_f|q0~21_combout ) # ((\Z80|reg_adrl|q[4]~COMBOUT  & \Z80|load_f~combout )))

	.clk(gnd),
	.dataa(\Z80|reg_f|q0~22_combout ),
	.datab(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datac(\Z80|load_f~combout ),
	.datad(\Z80|reg_f|q0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~23 .lut_mask = "ffea";
defparam \Z80|reg_f|q0~23 .operation_mode = "normal";
defparam \Z80|reg_f|q0~23 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~23 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~23 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N8
cyclone_lcell \Z80|d_f~25 (
// Equation(s):
// \Z80|d_f~25_combout  = (\Z80|hv0~1_combout  & (!\Z80|hv0~0_combout  & (\Z80|alu|co [3] $ (\Z80|subf~0_combout )))) # (!\Z80|hv0~1_combout  & (\Z80|alu|co [3] $ (((\Z80|subf~0_combout )))))

	.clk(gnd),
	.dataa(\Z80|hv0~1_combout ),
	.datab(\Z80|alu|co [3]),
	.datac(\Z80|hv0~0_combout ),
	.datad(\Z80|subf~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~25 .lut_mask = "134c";
defparam \Z80|d_f~25 .operation_mode = "normal";
defparam \Z80|d_f~25 .output_mode = "comb_only";
defparam \Z80|d_f~25 .register_cascade_mode = "off";
defparam \Z80|d_f~25 .sum_lutc_input = "datac";
defparam \Z80|d_f~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N9
cyclone_lcell \Z80|reg_f|q1[4] (
// Equation(s):
// \Z80|reg_f|q0~24  = (\Z80|reg_f|q0~23_combout ) # ((\Z80|d_f~25_combout ) # ((\Z80|d_f~23_combout  & \Z80|d_f~27_combout )))
// \Z80|reg_f|q1 [4] = DFFEAS(\Z80|reg_f|q0~24 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q1[7]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|d_f~23_combout ),
	.datab(\Z80|d_f~27_combout ),
	.datac(\Z80|reg_f|q0~23_combout ),
	.datad(\Z80|d_f~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_f|q1[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~24 ),
	.regout(\Z80|reg_f|q1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[4] .lut_mask = "fff8";
defparam \Z80|reg_f|q1[4] .operation_mode = "normal";
defparam \Z80|reg_f|q1[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q1[4] .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[4] .sum_lutc_input = "datac";
defparam \Z80|reg_f|q1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N0
cyclone_lcell \Z80|reg_f|q0[4] (
// Equation(s):
// \Z80|alu|b1~5  = (\Z80|alu|daah~0_combout ) # ((\Z80|sel_af~regout  & (\Z80|reg_f|q1 [4])) # (!\Z80|sel_af~regout  & ((N1_q0[4]))))
// \Z80|reg_f|q0 [4] = DFFEAS(\Z80|alu|b1~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q0[4]~6_combout , \Z80|reg_f|q0~24 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_f|q1 [4]),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|reg_f|q0~24 ),
	.datad(\Z80|alu|daah~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_f|q0[4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~5 ),
	.regout(\Z80|reg_f|q0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[4] .lut_mask = "ffb8";
defparam \Z80|reg_f|q0[4] .operation_mode = "normal";
defparam \Z80|reg_f|q0[4] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q0[4] .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[4] .sum_lutc_input = "qfbk";
defparam \Z80|reg_f|q0[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y10_N3
cyclone_lcell \Z80|reg_f|q[4]~5 (
// Equation(s):
// \Z80|reg_f|q[4]~5_combout  = ((\Z80|sel_af~regout  & (\Z80|reg_f|q1 [4])) # (!\Z80|sel_af~regout  & ((\Z80|reg_f|q0 [4]))))

	.clk(gnd),
	.dataa(\Z80|reg_f|q1 [4]),
	.datab(vcc),
	.datac(\Z80|sel_af~regout ),
	.datad(\Z80|reg_f|q0 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q[4]~5 .lut_mask = "afa0";
defparam \Z80|reg_f|q[4]~5 .operation_mode = "normal";
defparam \Z80|reg_f|q[4]~5 .output_mode = "comb_only";
defparam \Z80|reg_f|q[4]~5 .register_cascade_mode = "off";
defparam \Z80|reg_f|q[4]~5 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N5
cyclone_lcell \Z80|d_f~26 (
// Equation(s):
// \Z80|d_f~26_combout  = (!\Z80|i_daa~combout  & (\Z80|reg_f|q[4]~5_combout  & ((!\Z80|cv5~0_combout ) # (!\Z80|Decoder1~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~8_combout ),
	.datab(\Z80|i_daa~combout ),
	.datac(\Z80|cv5~0_combout ),
	.datad(\Z80|reg_f|q[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~26 .lut_mask = "1300";
defparam \Z80|d_f~26 .operation_mode = "normal";
defparam \Z80|d_f~26 .output_mode = "comb_only";
defparam \Z80|d_f~26 .register_cascade_mode = "off";
defparam \Z80|d_f~26 .sum_lutc_input = "datac";
defparam \Z80|d_f~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y10_N6
cyclone_lcell \Z80|d_f~27 (
// Equation(s):
// \Z80|d_f~27_combout  = (\Z80|hv0~0_combout  & (!\Z80|i_xor~combout  & (\Z80|hv0~1_combout  & \Z80|d_f~26_combout )))

	.clk(gnd),
	.dataa(\Z80|hv0~0_combout ),
	.datab(\Z80|i_xor~combout ),
	.datac(\Z80|hv0~1_combout ),
	.datad(\Z80|d_f~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~27 .lut_mask = "2000";
defparam \Z80|d_f~27 .operation_mode = "normal";
defparam \Z80|d_f~27 .output_mode = "comb_only";
defparam \Z80|d_f~27 .register_cascade_mode = "off";
defparam \Z80|d_f~27 .sum_lutc_input = "datac";
defparam \Z80|d_f~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N1
cyclone_lcell \Z80|alu|b1~8 (
// Equation(s):
// \Z80|alu|b1~8_combout  = \Z80|sub~combout  $ (((\Z80|i_daa~combout  & (\Z80|alu|b1~5 )) # (!\Z80|i_daa~combout  & ((\Z80|Mux29~9_combout )))))

	.clk(gnd),
	.dataa(\Z80|i_daa~combout ),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|alu|b1~5 ),
	.datad(\Z80|Mux29~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1~8 .lut_mask = "396c";
defparam \Z80|alu|b1~8 .operation_mode = "normal";
defparam \Z80|alu|b1~8 .output_mode = "comb_only";
defparam \Z80|alu|b1~8 .register_cascade_mode = "off";
defparam \Z80|alu|b1~8 .sum_lutc_input = "datac";
defparam \Z80|alu|b1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y14_N8
cyclone_lcell \Z80|alu|b1[2]~9 (
// Equation(s):
// \Z80|alu|b1[2]~9_combout  = (\Z80|Decoder1~10_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1~8_combout )))) # (!\Z80|Decoder1~10_combout  & (((\Z80|alu|b1~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|res~0_combout ),
	.datab(\Z80|alu|b1[0]~0_combout ),
	.datac(\Z80|Decoder1~10_combout ),
	.datad(\Z80|alu|b1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[2]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[2]~9 .lut_mask = "dfc0";
defparam \Z80|alu|b1[2]~9 .operation_mode = "normal";
defparam \Z80|alu|b1[2]~9 .output_mode = "comb_only";
defparam \Z80|alu|b1[2]~9 .register_cascade_mode = "off";
defparam \Z80|alu|b1[2]~9 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N5
cyclone_lcell \Z80|alu|z[3]~21 (
// Equation(s):
// \Z80|alu|z[3]~21_combout  = (\Z80|s_or~combout  & (\Z80|alu|a1 [3] & (\Z80|s_and~combout  & \Z80|alu|b1[3]~13_combout ))) # (!\Z80|s_or~combout  & ((\Z80|alu|a1 [3]) # ((\Z80|alu|b1[3]~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|s_or~combout ),
	.datab(\Z80|alu|a1 [3]),
	.datac(\Z80|s_and~combout ),
	.datad(\Z80|alu|b1[3]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[3]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[3]~21 .lut_mask = "d544";
defparam \Z80|alu|z[3]~21 .operation_mode = "normal";
defparam \Z80|alu|z[3]~21 .output_mode = "comb_only";
defparam \Z80|alu|z[3]~21 .register_cascade_mode = "off";
defparam \Z80|alu|z[3]~21 .sum_lutc_input = "datac";
defparam \Z80|alu|z[3]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N0
cyclone_lcell \Z80|alu|z[3]~22 (
// Equation(s):
// \Z80|alu|z[3]~22_combout  = (\Z80|alu|z[3]~21_combout ) # ((\Z80|alu|b1[2]~9_combout  & (!\Z80|i[3]~7  & \Z80|rs~combout )))

	.clk(gnd),
	.dataa(\Z80|alu|b1[2]~9_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|rs~combout ),
	.datad(\Z80|alu|z[3]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[3]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[3]~22 .lut_mask = "ff20";
defparam \Z80|alu|z[3]~22 .operation_mode = "normal";
defparam \Z80|alu|z[3]~22 .output_mode = "comb_only";
defparam \Z80|alu|z[3]~22 .register_cascade_mode = "off";
defparam \Z80|alu|z[3]~22 .sum_lutc_input = "datac";
defparam \Z80|alu|z[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N1
cyclone_lcell \Z80|alu|c~7 (
// Equation(s):
// \Z80|alu|c~7_combout  = (\Z80|alu|a1[2]~1_combout  & ((\Z80|alu|b1[2]~9_combout ) # ((\Z80|alu|b1[1]~7_combout  & \Z80|alu|a1[1]~0_combout )))) # (!\Z80|alu|a1[2]~1_combout  & (\Z80|alu|b1[1]~7_combout  & (\Z80|alu|a1[1]~0_combout  & 
// \Z80|alu|b1[2]~9_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|b1[1]~7_combout ),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|a1[1]~0_combout ),
	.datad(\Z80|alu|b1[2]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|c~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|c~7 .lut_mask = "ec80";
defparam \Z80|alu|c~7 .operation_mode = "normal";
defparam \Z80|alu|c~7 .output_mode = "comb_only";
defparam \Z80|alu|c~7 .register_cascade_mode = "off";
defparam \Z80|alu|c~7 .sum_lutc_input = "datac";
defparam \Z80|alu|c~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N6
cyclone_lcell \Z80|alu|z~19 (
// Equation(s):
// \Z80|alu|z~19_combout  = (\Z80|ec~5_combout  & ((\Z80|alu|c~12_combout ) # ((\Z80|alu|c~7_combout ) # (\Z80|alu|c~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|ec~5_combout ),
	.datab(\Z80|alu|c~12_combout ),
	.datac(\Z80|alu|c~7_combout ),
	.datad(\Z80|alu|c~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~19 .lut_mask = "aaa8";
defparam \Z80|alu|z~19 .operation_mode = "normal";
defparam \Z80|alu|z~19 .output_mode = "comb_only";
defparam \Z80|alu|z~19 .register_cascade_mode = "off";
defparam \Z80|alu|z~19 .sum_lutc_input = "datac";
defparam \Z80|alu|z~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N7
cyclone_lcell \Z80|alu|z~20 (
// Equation(s):
// \Z80|alu|z~20_combout  = (\Z80|s_xor~combout  & (\Z80|alu|a1 [3] $ (\Z80|alu|b1[3]~13_combout  $ (\Z80|alu|z~19_combout ))))

	.clk(gnd),
	.dataa(\Z80|s_xor~combout ),
	.datab(\Z80|alu|a1 [3]),
	.datac(\Z80|alu|b1[3]~13_combout ),
	.datad(\Z80|alu|z~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~20 .lut_mask = "8228";
defparam \Z80|alu|z~20 .operation_mode = "normal";
defparam \Z80|alu|z~20 .output_mode = "comb_only";
defparam \Z80|alu|z~20 .register_cascade_mode = "off";
defparam \Z80|alu|z~20 .sum_lutc_input = "datac";
defparam \Z80|alu|z~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N8
cyclone_lcell \Z80|reg_data|q[3] (
// Equation(s):
// \Z80|alu|z [3] = (\Z80|alu|z[3]~22_combout ) # ((\Z80|alu|z~20_combout ) # ((\Z80|alu|b1[4]~11_combout  & \Z80|r~combout )))
// \Z80|reg_data|q [3] = DFFEAS(\Z80|alu|z [3], GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|load_data~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|b1[4]~11_combout ),
	.datab(\Z80|r~combout ),
	.datac(\Z80|alu|z[3]~22_combout ),
	.datad(\Z80|alu|z~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|load_data~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z [3]),
	.regout(\Z80|reg_data|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_data|q[3] .lut_mask = "fff8";
defparam \Z80|reg_data|q[3] .operation_mode = "normal";
defparam \Z80|reg_data|q[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_data|q[3] .register_cascade_mode = "off";
defparam \Z80|reg_data|q[3] .sum_lutc_input = "datac";
defparam \Z80|reg_data|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N5
cyclone_lcell \Z80|reg_r|d[4]~7 (
// Equation(s):
// \Z80|reg_r|d[4]~7_combout  = (!\reset~combout  & (\Z80|reg_r|q [4] $ (((\Z80|reg_r|q [3] & \Z80|reg_r|c[5]~1_combout )))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [4]),
	.datab(\Z80|reg_r|q [3]),
	.datac(\reset~combout ),
	.datad(\Z80|reg_r|c[5]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[4]~7 .lut_mask = "060a";
defparam \Z80|reg_r|d[4]~7 .operation_mode = "normal";
defparam \Z80|reg_r|d[4]~7 .output_mode = "comb_only";
defparam \Z80|reg_r|d[4]~7 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[4]~7 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N8
cyclone_lcell \Z80|Selector3~0 (
// Equation(s):
// \Z80|Selector3~0_combout  = (\Z80|Equal4~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_h|Mux3~1 )))) # (!\Z80|Equal4~0_combout  & (\Z80|reg_r|q[4]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal4~0_combout ),
	.datab(\Z80|reg_r|q[4]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_h|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector3~0 .lut_mask = "4a40";
defparam \Z80|Selector3~0 .operation_mode = "normal";
defparam \Z80|Selector3~0 .output_mode = "comb_only";
defparam \Z80|Selector3~0 .register_cascade_mode = "off";
defparam \Z80|Selector3~0 .sum_lutc_input = "datac";
defparam \Z80|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N9
cyclone_lcell \Z80|alu|a1[4] (
// Equation(s):
// \Z80|alu|a1 [4] = \Z80|Selector3~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|i[0]~4  & \Z80|incdec8~combout ))))

	.clk(gnd),
	.dataa(\Z80|i_djnz~0_combout ),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|incdec8~combout ),
	.datad(\Z80|Selector3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[4] .lut_mask = "15ea";
defparam \Z80|alu|a1[4] .operation_mode = "normal";
defparam \Z80|alu|a1[4] .output_mode = "comb_only";
defparam \Z80|alu|a1[4] .register_cascade_mode = "off";
defparam \Z80|alu|a1[4] .sum_lutc_input = "datac";
defparam \Z80|alu|a1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y15_N9
cyclone_lcell \Z80|alu|tor[4] (
// Equation(s):
// \Z80|alu|tor [4] = ((\Z80|alu|a1 [4]) # ((\Z80|alu|b1[4]~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1 [4]),
	.datac(vcc),
	.datad(\Z80|alu|b1[4]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|tor [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|tor[4] .lut_mask = "ffcc";
defparam \Z80|alu|tor[4] .operation_mode = "normal";
defparam \Z80|alu|tor[4] .output_mode = "comb_only";
defparam \Z80|alu|tor[4] .register_cascade_mode = "off";
defparam \Z80|alu|tor[4] .sum_lutc_input = "datac";
defparam \Z80|alu|tor[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y15_N1
cyclone_lcell \Z80|WideXnor0~0 (
// Equation(s):
// \Z80|WideXnor0~0_combout  = \Z80|alu|z [0] $ (((\Z80|alu|z[1]~12_combout ) # ((\Z80|alu|z[1]~10_combout ) # (\Z80|alu|z[1]~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|z[1]~12_combout ),
	.datab(\Z80|alu|z[1]~10_combout ),
	.datac(\Z80|alu|z[1]~13_combout ),
	.datad(\Z80|alu|z [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|WideXnor0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|WideXnor0~0 .lut_mask = "01fe";
defparam \Z80|WideXnor0~0 .operation_mode = "normal";
defparam \Z80|WideXnor0~0 .output_mode = "comb_only";
defparam \Z80|WideXnor0~0 .register_cascade_mode = "off";
defparam \Z80|WideXnor0~0 .sum_lutc_input = "datac";
defparam \Z80|WideXnor0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y18_N0
cyclone_lcell \Z80|WideXnor0~1 (
// Equation(s):
// \Z80|WideXnor0~1_combout  = \Z80|alu|z [4] $ (\Z80|alu|z[2]~28  $ (\Z80|alu|z [3] $ (\Z80|WideXnor0~0_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|z [4]),
	.datab(\Z80|alu|z[2]~28 ),
	.datac(\Z80|alu|z [3]),
	.datad(\Z80|WideXnor0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|WideXnor0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|WideXnor0~1 .lut_mask = "6996";
defparam \Z80|WideXnor0~1 .operation_mode = "normal";
defparam \Z80|WideXnor0~1 .output_mode = "comb_only";
defparam \Z80|WideXnor0~1 .register_cascade_mode = "off";
defparam \Z80|WideXnor0~1 .sum_lutc_input = "datac";
defparam \Z80|WideXnor0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y18_N3
cyclone_lcell \Z80|WideXnor0 (
// Equation(s):
// \Z80|WideXnor0~combout  = \Z80|alu|z[7]~51  $ (\Z80|WideXnor0~1_combout  $ (\Z80|alu|z[5]~39  $ (\Z80|alu|z[6]~47 )))

	.clk(gnd),
	.dataa(\Z80|alu|z[7]~51 ),
	.datab(\Z80|WideXnor0~1_combout ),
	.datac(\Z80|alu|z[5]~39 ),
	.datad(\Z80|alu|z[6]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|WideXnor0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|WideXnor0 .lut_mask = "6996";
defparam \Z80|WideXnor0 .operation_mode = "normal";
defparam \Z80|WideXnor0 .output_mode = "comb_only";
defparam \Z80|WideXnor0 .register_cascade_mode = "off";
defparam \Z80|WideXnor0 .sum_lutc_input = "datac";
defparam \Z80|WideXnor0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N6
cyclone_lcell \Z80|alu|co[6]~7 (
// Equation(s):
// \Z80|alu|co[6]~7_combout  = (\Z80|alu|a1 [3] & ((\Z80|alu|b1[3]~13_combout ) # ((\Z80|alu|b1[2]~9_combout  & \Z80|alu|a1[2]~1_combout )))) # (!\Z80|alu|a1 [3] & (\Z80|alu|b1[2]~9_combout  & (\Z80|alu|a1[2]~1_combout  & \Z80|alu|b1[3]~13_combout )))

	.clk(gnd),
	.dataa(\Z80|alu|b1[2]~9_combout ),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|a1 [3]),
	.datad(\Z80|alu|b1[3]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[6]~7 .lut_mask = "f880";
defparam \Z80|alu|co[6]~7 .operation_mode = "normal";
defparam \Z80|alu|co[6]~7 .output_mode = "comb_only";
defparam \Z80|alu|co[6]~7 .register_cascade_mode = "off";
defparam \Z80|alu|co[6]~7 .sum_lutc_input = "datac";
defparam \Z80|alu|co[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N0
cyclone_lcell \Z80|alu|co[6]~6 (
// Equation(s):
// \Z80|alu|co[6]~6_combout  = (\Z80|alu|c~6_combout  & ((\Z80|alu|co[6]~5_combout ) # ((\Z80|alu|z[2]~15_combout ) # (\Z80|alu|c~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|co[6]~5_combout ),
	.datab(\Z80|alu|z[2]~15_combout ),
	.datac(\Z80|alu|c~5_combout ),
	.datad(\Z80|alu|c~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[6]~6 .lut_mask = "fe00";
defparam \Z80|alu|co[6]~6 .operation_mode = "normal";
defparam \Z80|alu|co[6]~6 .output_mode = "comb_only";
defparam \Z80|alu|co[6]~6 .register_cascade_mode = "off";
defparam \Z80|alu|co[6]~6 .sum_lutc_input = "datac";
defparam \Z80|alu|co[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N3
cyclone_lcell \Z80|alu|co[6]~8 (
// Equation(s):
// \Z80|alu|co[6]~8_combout  = (\Z80|alu|b1[4]~11_combout  & ((\Z80|alu|co[6]~7_combout ) # ((\Z80|alu|a1 [4]) # (\Z80|alu|co[6]~6_combout )))) # (!\Z80|alu|b1[4]~11_combout  & (\Z80|alu|a1 [4] & ((\Z80|alu|co[6]~7_combout ) # (\Z80|alu|co[6]~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|co[6]~7_combout ),
	.datab(\Z80|alu|b1[4]~11_combout ),
	.datac(\Z80|alu|a1 [4]),
	.datad(\Z80|alu|co[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[6]~8 .lut_mask = "fce8";
defparam \Z80|alu|co[6]~8 .operation_mode = "normal";
defparam \Z80|alu|co[6]~8 .output_mode = "comb_only";
defparam \Z80|alu|co[6]~8 .register_cascade_mode = "off";
defparam \Z80|alu|co[6]~8 .sum_lutc_input = "datac";
defparam \Z80|alu|co[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N5
cyclone_lcell \Z80|alu|co[6]~18 (
// Equation(s):
// \Z80|alu|co[6]~18_combout  = (\Z80|alu|a1[5]~2_combout  & (((\Z80|alu|b1[5]~15_combout ) # (\Z80|alu|co[6]~8_combout )))) # (!\Z80|alu|a1[5]~2_combout  & (((\Z80|alu|b1[5]~15_combout  & \Z80|alu|co[6]~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1[5]~2_combout ),
	.datab(vcc),
	.datac(\Z80|alu|b1[5]~15_combout ),
	.datad(\Z80|alu|co[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[6]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[6]~18 .lut_mask = "faa0";
defparam \Z80|alu|co[6]~18 .operation_mode = "normal";
defparam \Z80|alu|co[6]~18 .output_mode = "comb_only";
defparam \Z80|alu|co[6]~18 .register_cascade_mode = "off";
defparam \Z80|alu|co[6]~18 .sum_lutc_input = "datac";
defparam \Z80|alu|co[6]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N1
cyclone_lcell \Z80|alu|co[6]~9 (
// Equation(s):
// \Z80|alu|co[6]~9_combout  = (\Z80|alu|b1[6]~17_combout  & ((\Z80|alu|a1[6]~3_combout ) # ((\Z80|alu|co[6]~18_combout )))) # (!\Z80|alu|b1[6]~17_combout  & (\Z80|alu|a1[6]~3_combout  & ((\Z80|alu|co[6]~18_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[6]~17_combout ),
	.datab(\Z80|alu|a1[6]~3_combout ),
	.datac(vcc),
	.datad(\Z80|alu|co[6]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|co[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|co[6]~9 .lut_mask = "ee88";
defparam \Z80|alu|co[6]~9 .operation_mode = "normal";
defparam \Z80|alu|co[6]~9 .output_mode = "comb_only";
defparam \Z80|alu|co[6]~9 .register_cascade_mode = "off";
defparam \Z80|alu|co[6]~9 .sum_lutc_input = "datac";
defparam \Z80|alu|co[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y14_N0
cyclone_lcell \Z80|reg_f|q0~10 (
// Equation(s):
// \Z80|reg_f|q0~10_combout  = (\Z80|d_f~15_combout  & (\Z80|i_neg~1_combout  & (\Z80|alu|co[6]~9_combout  $ (\Z80|alu|co[7]~16_combout )))) # (!\Z80|d_f~15_combout  & (\Z80|alu|co[6]~9_combout  $ (((\Z80|alu|co[7]~16_combout )))))

	.clk(gnd),
	.dataa(\Z80|alu|co[6]~9_combout ),
	.datab(\Z80|d_f~15_combout ),
	.datac(\Z80|i_neg~1_combout ),
	.datad(\Z80|alu|co[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~10 .lut_mask = "51a2";
defparam \Z80|reg_f|q0~10 .operation_mode = "normal";
defparam \Z80|reg_f|q0~10 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~10 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~10 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N2
cyclone_lcell \Z80|d_f~18 (
// Equation(s):
// \Z80|d_f~18_combout  = ((!\Z80|comb~19_combout  & (\Z80|reg_f|q[2]~2  & !\Z80|comb~29_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|comb~19_combout ),
	.datac(\Z80|reg_f|q[2]~2 ),
	.datad(\Z80|comb~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~18 .lut_mask = "0030";
defparam \Z80|d_f~18 .operation_mode = "normal";
defparam \Z80|d_f~18 .output_mode = "comb_only";
defparam \Z80|d_f~18 .register_cascade_mode = "off";
defparam \Z80|d_f~18 .sum_lutc_input = "datac";
defparam \Z80|d_f~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N9
cyclone_lcell \Z80|zs0~1 (
// Equation(s):
// \Z80|zs0~1_combout  = (\Z80|zs0~0_combout  & (((!\Z80|pv0~0_combout  & \Z80|d_f~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|zs0~0_combout ),
	.datab(vcc),
	.datac(\Z80|pv0~0_combout ),
	.datad(\Z80|d_f~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|zs0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|zs0~1 .lut_mask = "0a00";
defparam \Z80|zs0~1 .operation_mode = "normal";
defparam \Z80|zs0~1 .output_mode = "comb_only";
defparam \Z80|zs0~1 .register_cascade_mode = "off";
defparam \Z80|zs0~1 .sum_lutc_input = "datac";
defparam \Z80|zs0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N1
cyclone_lcell \Z80|d_f~19 (
// Equation(s):
// \Z80|d_f~19_combout  = (!\Z80|load_f~combout  & (!\Z80|i_neg~1_combout  & (\Z80|d_f~18_combout  & \Z80|zs0~1_combout )))

	.clk(gnd),
	.dataa(\Z80|load_f~combout ),
	.datab(\Z80|i_neg~1_combout ),
	.datac(\Z80|d_f~18_combout ),
	.datad(\Z80|zs0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~19 .lut_mask = "1000";
defparam \Z80|d_f~19 .operation_mode = "normal";
defparam \Z80|d_f~19 .output_mode = "comb_only";
defparam \Z80|d_f~19 .register_cascade_mode = "off";
defparam \Z80|d_f~19 .sum_lutc_input = "datac";
defparam \Z80|d_f~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N5
cyclone_lcell \Z80|seq|iff2~1 (
// Equation(s):
// \Z80|seq|iff2~1_combout  = (\Z80|d_f~4_combout  & (\Z80|Decoder2~3_combout  & (\Z80|comb~22_combout  & \Z80|seq|iff2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~4_combout ),
	.datab(\Z80|Decoder2~3_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|seq|iff2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|iff2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|iff2~1 .lut_mask = "8000";
defparam \Z80|seq|iff2~1 .operation_mode = "normal";
defparam \Z80|seq|iff2~1 .output_mode = "comb_only";
defparam \Z80|seq|iff2~1 .register_cascade_mode = "off";
defparam \Z80|seq|iff2~1 .sum_lutc_input = "datac";
defparam \Z80|seq|iff2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y13_N6
cyclone_lcell \Z80|seq|iff2 (
// Equation(s):
// \Z80|seq|iff2~regout  = DFFEAS((!\reset~combout  & ((\Z80|seq|iff2~1_combout  & (\Z80|i[3]~7 )) # (!\Z80|seq|iff2~1_combout  & ((\Z80|seq|iff2~regout ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|seq|iff2~1_combout ),
	.datac(\reset~combout ),
	.datad(\Z80|seq|iff2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|iff2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|iff2 .lut_mask = "0b08";
defparam \Z80|seq|iff2 .operation_mode = "normal";
defparam \Z80|seq|iff2 .output_mode = "reg_only";
defparam \Z80|seq|iff2 .register_cascade_mode = "off";
defparam \Z80|seq|iff2 .sum_lutc_input = "datac";
defparam \Z80|seq|iff2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N5
cyclone_lcell \Z80|reg_f|q0~11 (
// Equation(s):
// \Z80|reg_f|q0~11_combout  = (\Z80|d_f~9_combout ) # (((\Z80|pv0~0_combout  & \Z80|seq|iff2~regout )) # (!\Z80|reg_f|q0~25_combout ))

	.clk(gnd),
	.dataa(\Z80|pv0~0_combout ),
	.datab(\Z80|seq|iff2~regout ),
	.datac(\Z80|d_f~9_combout ),
	.datad(\Z80|reg_f|q0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~11 .lut_mask = "f8ff";
defparam \Z80|reg_f|q0~11 .operation_mode = "normal";
defparam \Z80|reg_f|q0~11 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~11 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~11 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N6
cyclone_lcell \Z80|reg_f|q0~12 (
// Equation(s):
// \Z80|reg_f|q0~12_combout  = (\Z80|d_f~19_combout ) # ((\Z80|reg_f|q0~11_combout ) # ((\Z80|reg_adrl|q[2]~COMBOUT  & \Z80|load_f~combout )))

	.clk(gnd),
	.dataa(\Z80|d_f~19_combout ),
	.datab(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datac(\Z80|load_f~combout ),
	.datad(\Z80|reg_f|q0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~12 .lut_mask = "ffea";
defparam \Z80|reg_f|q0~12 .operation_mode = "normal";
defparam \Z80|reg_f|q0~12 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~12 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~12 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N2
cyclone_lcell \Z80|reg_f|q1[2] (
// Equation(s):
// \Z80|reg_f|q0~13  = (\Z80|reg_f|q0~10_combout ) # ((\Z80|reg_f|q0~12_combout ) # ((!\Z80|zs0~0_combout  & !\Z80|WideXnor0~combout )))
// \Z80|reg_f|q1 [2] = DFFEAS(\Z80|reg_f|q0~13 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q1[7]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|zs0~0_combout ),
	.datab(\Z80|WideXnor0~combout ),
	.datac(\Z80|reg_f|q0~10_combout ),
	.datad(\Z80|reg_f|q0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_f|q1[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~13 ),
	.regout(\Z80|reg_f|q1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[2] .lut_mask = "fff1";
defparam \Z80|reg_f|q1[2] .operation_mode = "normal";
defparam \Z80|reg_f|q1[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q1[2] .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[2] .sum_lutc_input = "datac";
defparam \Z80|reg_f|q1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N8
cyclone_lcell \Z80|reg_f|q0[2] (
// Equation(s):
// \Z80|reg_f|q[2]~2  = (\Z80|sel_af~regout  & (((\Z80|reg_f|q1 [2])))) # (!\Z80|sel_af~regout  & (((N1_q0[2]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(vcc),
	.datac(\Z80|reg_f|q0~13 ),
	.datad(\Z80|reg_f|q1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_f|q0[4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q[2]~2 ),
	.regout(\Z80|reg_f|q0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[2] .lut_mask = "fa50";
defparam \Z80|reg_f|q0[2] .operation_mode = "normal";
defparam \Z80|reg_f|q0[2] .output_mode = "comb_only";
defparam \Z80|reg_f|q0[2] .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[2] .sum_lutc_input = "qfbk";
defparam \Z80|reg_f|q0[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y15_N3
cyclone_lcell \Z80|d_f~17 (
// Equation(s):
// \Z80|d_f~17_combout  = (\Z80|d_f~14_combout  & (!\Z80|load_f~combout  & (!\Z80|zs0~combout  & \Z80|reg_f|q[7]~1 )))

	.clk(gnd),
	.dataa(\Z80|d_f~14_combout ),
	.datab(\Z80|load_f~combout ),
	.datac(\Z80|zs0~combout ),
	.datad(\Z80|reg_f|q[7]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~17 .lut_mask = "0200";
defparam \Z80|d_f~17 .operation_mode = "normal";
defparam \Z80|d_f~17 .output_mode = "comb_only";
defparam \Z80|d_f~17 .register_cascade_mode = "off";
defparam \Z80|d_f~17 .sum_lutc_input = "datac";
defparam \Z80|d_f~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N7
cyclone_lcell \Z80|reg_b|q0[7] (
// Equation(s):
// \Z80|reg_b|q0~8  = ((\Z80|load_b~1_combout  & (\Z80|alu|z[7]~51 )) # (!\Z80|load_b~1_combout  & ((\Z80|asu|z [15]))))
// \Z80|reg_b|q0 [7] = DFFEAS(\Z80|reg_b|q0~8 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_b|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|alu|z[7]~51 ),
	.datac(\Z80|load_b~1_combout ),
	.datad(\Z80|asu|z [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_b|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q0~8 ),
	.regout(\Z80|reg_b|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q0[7] .lut_mask = "cfc0";
defparam \Z80|reg_b|q0[7] .operation_mode = "normal";
defparam \Z80|reg_b|q0[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_b|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_b|q0[7] .sum_lutc_input = "datac";
defparam \Z80|reg_b|q0[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N0
cyclone_lcell \Z80|reg_b|q1[7] (
// Equation(s):
// \Z80|reg_b|q[7]~7  = ((\Z80|sel_exx~regout  & ((L1_q1[7]))) # (!\Z80|sel_exx~regout  & (\Z80|reg_b|q0 [7])))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_b|q0 [7]),
	.datab(vcc),
	.datac(\Z80|reg_b|q0~8 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_b|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_b|q[7]~7 ),
	.regout(\Z80|reg_b|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_b|q1[7] .lut_mask = "f0aa";
defparam \Z80|reg_b|q1[7] .operation_mode = "normal";
defparam \Z80|reg_b|q1[7] .output_mode = "comb_only";
defparam \Z80|reg_b|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_b|q1[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_b|q1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y14_N8
cyclone_lcell \Z80|d_f~28 (
// Equation(s):
// \Z80|d_f~28_combout  = (\Z80|i[6]~3  & (!\Z80|i[7]~2  & (\Z80|seq|icb~regout  & \Z80|d_f~5_combout )))

	.clk(gnd),
	.dataa(\Z80|i[6]~3 ),
	.datab(\Z80|i[7]~2 ),
	.datac(\Z80|seq|icb~regout ),
	.datad(\Z80|d_f~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|d_f~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|d_f~28 .lut_mask = "2000";
defparam \Z80|d_f~28 .operation_mode = "normal";
defparam \Z80|d_f~28 .output_mode = "comb_only";
defparam \Z80|d_f~28 .register_cascade_mode = "off";
defparam \Z80|d_f~28 .sum_lutc_input = "datac";
defparam \Z80|d_f~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N9
cyclone_lcell \Z80|reg_f|q0~7 (
// Equation(s):
// \Z80|reg_f|q0~7_combout  = (\Z80|xy3~combout  & ((\Z80|reg_b|q[7]~7 ) # ((\Z80|d_f~28_combout  & \Z80|Mux48~4_combout )))) # (!\Z80|xy3~combout  & (((\Z80|d_f~28_combout  & \Z80|Mux48~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|xy3~combout ),
	.datab(\Z80|reg_b|q[7]~7 ),
	.datac(\Z80|d_f~28_combout ),
	.datad(\Z80|Mux48~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~7 .lut_mask = "f888";
defparam \Z80|reg_f|q0~7 .operation_mode = "normal";
defparam \Z80|reg_f|q0~7 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~7 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~7 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N0
cyclone_lcell \Z80|reg_f|q0~8 (
// Equation(s):
// \Z80|reg_f|q0~8_combout  = (\reset~combout ) # ((\Z80|reg_f|q0~7_combout ) # ((\Z80|reg_adrl|q[7]~COMBOUT  & \Z80|load_f~combout )))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|load_f~combout ),
	.datad(\Z80|reg_f|q0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0~8 .lut_mask = "ffea";
defparam \Z80|reg_f|q0~8 .operation_mode = "normal";
defparam \Z80|reg_f|q0~8 .output_mode = "comb_only";
defparam \Z80|reg_f|q0~8 .register_cascade_mode = "off";
defparam \Z80|reg_f|q0~8 .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N8
cyclone_lcell \Z80|reg_f|q1[7] (
// Equation(s):
// \Z80|reg_f|q0~9  = (\Z80|d_f~17_combout ) # ((\Z80|reg_f|q0~8_combout ) # ((\Z80|alu|z[7]~51  & \Z80|zs0~combout )))
// \Z80|reg_f|q1 [7] = DFFEAS(\Z80|reg_f|q0~9 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q1[7]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|alu|z[7]~51 ),
	.datab(\Z80|d_f~17_combout ),
	.datac(\Z80|zs0~combout ),
	.datad(\Z80|reg_f|q0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_f|q1[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~9 ),
	.regout(\Z80|reg_f|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[7] .lut_mask = "ffec";
defparam \Z80|reg_f|q1[7] .operation_mode = "normal";
defparam \Z80|reg_f|q1[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[7] .sum_lutc_input = "datac";
defparam \Z80|reg_f|q1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N5
cyclone_lcell \Z80|reg_f|q0[7] (
// Equation(s):
// \Z80|reg_f|q[7]~1  = ((\Z80|sel_af~regout  & ((\Z80|reg_f|q1 [7]))) # (!\Z80|sel_af~regout  & (N1_q0[7])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_af~regout ),
	.datac(\Z80|reg_f|q0~9 ),
	.datad(\Z80|reg_f|q1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_f|q0[4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q[7]~1 ),
	.regout(\Z80|reg_f|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[7] .lut_mask = "fc30";
defparam \Z80|reg_f|q0[7] .operation_mode = "normal";
defparam \Z80|reg_f|q0[7] .output_mode = "comb_only";
defparam \Z80|reg_f|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_f|q0[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y11_N9
cyclone_lcell \Z80|Mux49~0 (
// Equation(s):
// \Z80|Mux49~0_combout  = \Z80|i[3]~7  $ (((\Z80|i[4]~6  & ((!\Z80|reg_f|q[7]~1 ))) # (!\Z80|i[4]~6  & (!\Z80|reg_f|q[2]~2 ))))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|reg_f|q[2]~2 ),
	.datac(\Z80|reg_f|q[7]~1 ),
	.datad(\Z80|i[4]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux49~0 .lut_mask = "a599";
defparam \Z80|Mux49~0 .operation_mode = "normal";
defparam \Z80|Mux49~0 .output_mode = "comb_only";
defparam \Z80|Mux49~0 .register_cascade_mode = "off";
defparam \Z80|Mux49~0 .sum_lutc_input = "datac";
defparam \Z80|Mux49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y11_N6
cyclone_lcell \Z80|Mux49~2 (
// Equation(s):
// \Z80|Mux49~2_combout  = ((\Z80|i[5]~1  & (\Z80|Mux49~0_combout )) # (!\Z80|i[5]~1  & ((\Z80|Mux49~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|Mux49~0_combout ),
	.datad(\Z80|Mux49~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux49~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux49~2 .lut_mask = "f3c0";
defparam \Z80|Mux49~2 .operation_mode = "normal";
defparam \Z80|Mux49~2 .output_mode = "comb_only";
defparam \Z80|Mux49~2 .register_cascade_mode = "off";
defparam \Z80|Mux49~2 .sum_lutc_input = "datac";
defparam \Z80|Mux49~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N7
cyclone_lcell \Z80|tmp2~0 (
// Equation(s):
// \Z80|tmp2~0_combout  = (\Z80|Decoder2~5_combout  & ((\Z80|Mux49~2_combout ) # ((\Z80|Decoder1~14_combout  & \Z80|Decoder2~3_combout )))) # (!\Z80|Decoder2~5_combout  & (\Z80|Decoder1~14_combout  & (\Z80|Decoder2~3_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~5_combout ),
	.datab(\Z80|Decoder1~14_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|Mux49~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp2~0 .lut_mask = "eac0";
defparam \Z80|tmp2~0 .operation_mode = "normal";
defparam \Z80|tmp2~0 .output_mode = "comb_only";
defparam \Z80|tmp2~0 .register_cascade_mode = "off";
defparam \Z80|tmp2~0 .sum_lutc_input = "datac";
defparam \Z80|tmp2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N4
cyclone_lcell \Z80|tmp2~1 (
// Equation(s):
// \Z80|tmp2~1_combout  = (\Z80|tmp2~0_combout  & (!\Z80|seq|sgate  & (\Z80|comb~22_combout  & \Z80|seq|Equal3~10_combout )))

	.clk(gnd),
	.dataa(\Z80|tmp2~0_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|seq|Equal3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp2~1 .lut_mask = "2000";
defparam \Z80|tmp2~1 .operation_mode = "normal";
defparam \Z80|tmp2~1 .output_mode = "comb_only";
defparam \Z80|tmp2~1 .register_cascade_mode = "off";
defparam \Z80|tmp2~1 .sum_lutc_input = "datac";
defparam \Z80|tmp2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N5
cyclone_lcell \Z80|load_pch~0 (
// Equation(s):
// \Z80|load_pch~0_combout  = ((\Z80|tmp2~1_combout ) # ((!\Z80|asu_ci~2_combout  & \Z80|seq|s_mr2~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu_ci~2_combout ),
	.datac(\Z80|tmp2~1_combout ),
	.datad(\Z80|seq|s_mr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_pch~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_pch~0 .lut_mask = "f3f0";
defparam \Z80|load_pch~0 .operation_mode = "normal";
defparam \Z80|load_pch~0 .output_mode = "comb_only";
defparam \Z80|load_pch~0 .register_cascade_mode = "off";
defparam \Z80|load_pch~0 .sum_lutc_input = "datac";
defparam \Z80|load_pch~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y19_N0
cyclone_lcell \Z80|reg_pch|notload (
// Equation(s):
// \Z80|reg_pch|notload~combout  = (\Z80|load3_pc~0_combout ) # ((\reset~combout ) # ((\Z80|load_pch~0_combout ) # (\Z80|loada_pc~3_combout )))

	.clk(gnd),
	.dataa(\Z80|load3_pc~0_combout ),
	.datab(\reset~combout ),
	.datac(\Z80|load_pch~0_combout ),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|notload~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|notload .lut_mask = "fffe";
defparam \Z80|reg_pch|notload .operation_mode = "normal";
defparam \Z80|reg_pch|notload .output_mode = "comb_only";
defparam \Z80|reg_pch|notload .register_cascade_mode = "off";
defparam \Z80|reg_pch|notload .sum_lutc_input = "datac";
defparam \Z80|reg_pch|notload .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N4
cyclone_lcell \Z80|reg_pch|d[7]~7 (
// Equation(s):
// \Z80|reg_pch|d[7]~7_combout  = (\Z80|load_pch~0_combout  & ((\Z80|reg_adrl|q[7]~COMBOUT ) # ((\Z80|asu|z [15] & \Z80|loada_pc~3_combout )))) # (!\Z80|load_pch~0_combout  & (((\Z80|asu|z [15] & \Z80|loada_pc~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|load_pch~0_combout ),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|asu|z [15]),
	.datad(\Z80|loada_pc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|d[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|d[7]~7 .lut_mask = "f888";
defparam \Z80|reg_pch|d[7]~7 .operation_mode = "normal";
defparam \Z80|reg_pch|d[7]~7 .output_mode = "comb_only";
defparam \Z80|reg_pch|d[7]~7 .register_cascade_mode = "off";
defparam \Z80|reg_pch|d[7]~7 .sum_lutc_input = "datac";
defparam \Z80|reg_pch|d[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N6
cyclone_lcell \Z80|reg_pch|c[6] (
// Equation(s):
// \Z80|reg_pch|c [6] = (\Z80|reg_pch|c[4]~6_combout  & ((\Z80|reg_pch|q [6] & (!\Z80|dec_pc~combout  & \Z80|reg_pch|q [5])) # (!\Z80|reg_pch|q [6] & (\Z80|dec_pc~combout  & !\Z80|reg_pch|q [5]))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [6]),
	.datab(\Z80|dec_pc~combout ),
	.datac(\Z80|reg_pch|q [5]),
	.datad(\Z80|reg_pch|c[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_pch|c [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|c[6] .lut_mask = "2400";
defparam \Z80|reg_pch|c[6] .operation_mode = "normal";
defparam \Z80|reg_pch|c[6] .output_mode = "comb_only";
defparam \Z80|reg_pch|c[6] .register_cascade_mode = "off";
defparam \Z80|reg_pch|c[6] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|c[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N7
cyclone_lcell \Z80|reg_pch|q[7] (
// Equation(s):
// \Z80|reg_pch|q [7] = DFFEAS((\Z80|reg_pch|d[7]~7_combout ) # ((!\Z80|reg_pch|notload~combout  & (\Z80|reg_pch|q [7] $ (\Z80|reg_pch|c [6])))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_pch|q [7]),
	.datab(\Z80|reg_pch|notload~combout ),
	.datac(\Z80|reg_pch|d[7]~7_combout ),
	.datad(\Z80|reg_pch|c [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_pch|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_pch|q[7] .lut_mask = "f1f2";
defparam \Z80|reg_pch|q[7] .operation_mode = "normal";
defparam \Z80|reg_pch|q[7] .output_mode = "reg_only";
defparam \Z80|reg_pch|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_pch|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_pch|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N4
cyclone_lcell \Z80|reg_sph|q[7] (
// Equation(s):
// \Z80|reg_sph|q [7] = DFFEAS((\reset~combout ) # ((\Z80|load_sph~combout  & (\Z80|reg_adrl|q[7]~COMBOUT )) # (!\Z80|load_sph~combout  & ((\Z80|asu|z [15])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_sph|q[5]~3_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datab(\Z80|asu|z [15]),
	.datac(\reset~combout ),
	.datad(\Z80|load_sph~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_sph|q[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_sph|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_sph|q[7] .lut_mask = "fafc";
defparam \Z80|reg_sph|q[7] .operation_mode = "normal";
defparam \Z80|reg_sph|q[7] .output_mode = "reg_only";
defparam \Z80|reg_sph|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_sph|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_sph|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N0
cyclone_lcell \Z80|Mux32~1 (
// Equation(s):
// \Z80|Mux32~1_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|reg_b|q[7]~7 ) # ((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|reg_sph|q [7] & !\Z80|sel2[0]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[2]~4_combout ),
	.datab(\Z80|reg_b|q[7]~7 ),
	.datac(\Z80|reg_sph|q [7]),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux32~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux32~1 .lut_mask = "aad8";
defparam \Z80|Mux32~1 .operation_mode = "normal";
defparam \Z80|Mux32~1 .output_mode = "comb_only";
defparam \Z80|Mux32~1 .register_cascade_mode = "off";
defparam \Z80|Mux32~1 .sum_lutc_input = "datac";
defparam \Z80|Mux32~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y18_N2
cyclone_lcell \Z80|reg_d|q1[7] (
// Equation(s):
// \Z80|reg_d|q0~8  = ((\Z80|load_d~1_combout  & ((\Z80|alu|z[7]~51 ))) # (!\Z80|load_d~1_combout  & (\Z80|asu|z [15])))
// \Z80|reg_d|q1 [7] = DFFEAS(\Z80|reg_d|q0~8 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q1[1]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|load_d~1_combout ),
	.datac(\Z80|asu|z [15]),
	.datad(\Z80|alu|z[7]~51 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_d|q1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q0~8 ),
	.regout(\Z80|reg_d|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q1[7] .lut_mask = "fc30";
defparam \Z80|reg_d|q1[7] .operation_mode = "normal";
defparam \Z80|reg_d|q1[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_d|q1[7] .sum_lutc_input = "datac";
defparam \Z80|reg_d|q1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y17_N7
cyclone_lcell \Z80|reg_d|q0[7] (
// Equation(s):
// \Z80|reg_d|q[7]~7  = ((\Z80|sel_exx~regout  & ((\Z80|reg_d|q1 [7]))) # (!\Z80|sel_exx~regout  & (L3_q0[7])))
// \Z80|reg_d|q0 [7] = DFFEAS(\Z80|reg_d|q[7]~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_d|q0[2]~1_combout , \Z80|reg_d|q0~8 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_d|q0~8 ),
	.datad(\Z80|reg_d|q1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_d|q0[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_d|q[7]~7 ),
	.regout(\Z80|reg_d|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_d|q0[7] .lut_mask = "fc30";
defparam \Z80|reg_d|q0[7] .operation_mode = "normal";
defparam \Z80|reg_d|q0[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_d|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_d|q0[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_d|q0[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y18_N5
cyclone_lcell \Z80|Mux32~2 (
// Equation(s):
// \Z80|Mux32~2_combout  = (\Z80|Mux32~1_combout  & (((\Z80|reg_d|q[7]~7 ) # (!\Z80|sel2[0]~7_combout )))) # (!\Z80|Mux32~1_combout  & (\Z80|reg_pch|q [7] & ((\Z80|sel2[0]~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [7]),
	.datab(\Z80|Mux32~1_combout ),
	.datac(\Z80|reg_d|q[7]~7 ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux32~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux32~2 .lut_mask = "e2cc";
defparam \Z80|Mux32~2 .operation_mode = "normal";
defparam \Z80|Mux32~2 .output_mode = "comb_only";
defparam \Z80|Mux32~2 .register_cascade_mode = "off";
defparam \Z80|Mux32~2 .sum_lutc_input = "datac";
defparam \Z80|Mux32~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N0
cyclone_lcell \Z80|reg_adrh|q[7] (
// Equation(s):
// \Z80|reg_adrh|q [7] = DFFEAS((\Z80|load_adrh~combout  & (\Z80|reg_adrl|q[7]~COMBOUT )) # (!\Z80|load_adrh~combout  & (((\Z80|asu|z [15])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrh|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_adrh~combout ),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|asu|z [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_adrh|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_adrh|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrh|q[7] .lut_mask = "d8d8";
defparam \Z80|reg_adrh|q[7] .operation_mode = "normal";
defparam \Z80|reg_adrh|q[7] .output_mode = "reg_only";
defparam \Z80|reg_adrh|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_adrh|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_adrh|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N1
cyclone_lcell \Z80|Mux32~0 (
// Equation(s):
// \Z80|Mux32~0_combout  = (\Z80|sel2[2]~4_combout  & (\Z80|reg_h|Mux0~1 )) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & (\Z80|reg_h|Mux0~1 )) # (!\Z80|sel2[0]~7_combout  & ((\Z80|reg_adrh|q [7])))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux0~1 ),
	.datab(\Z80|reg_adrh|q [7]),
	.datac(\Z80|sel2[2]~4_combout ),
	.datad(\Z80|sel2[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux32~0 .lut_mask = "aaac";
defparam \Z80|Mux32~0 .operation_mode = "normal";
defparam \Z80|Mux32~0 .output_mode = "comb_only";
defparam \Z80|Mux32~0 .register_cascade_mode = "off";
defparam \Z80|Mux32~0 .sum_lutc_input = "datac";
defparam \Z80|Mux32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y12_N2
cyclone_lcell \Z80|Mux32~3 (
// Equation(s):
// \Z80|Mux32~3_combout  = ((\Z80|sel2[1]~1_combout  & ((\Z80|Mux32~0_combout ))) # (!\Z80|sel2[1]~1_combout  & (\Z80|Mux32~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|Mux32~2_combout ),
	.datad(\Z80|Mux32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux32~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux32~3 .lut_mask = "fc30";
defparam \Z80|Mux32~3 .operation_mode = "normal";
defparam \Z80|Mux32~3 .output_mode = "comb_only";
defparam \Z80|Mux32~3 .register_cascade_mode = "off";
defparam \Z80|Mux32~3 .sum_lutc_input = "datac";
defparam \Z80|Mux32~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N0
cyclone_lcell \Z80|asu|c[14]~36 (
// Equation(s):
// \Z80|asu|c[14]~36_combout  = (\Z80|Mux33~3_combout  & ((\Z80|asu|b1 [7]) # ((\Z80|asu|c[13]~34_combout )))) # (!\Z80|Mux33~3_combout  & (\Z80|asu|b1 [7] & ((!\Z80|asu|c[13]~35_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux33~3_combout ),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|asu|c[13]~34_combout ),
	.datad(\Z80|asu|c[13]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[14]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[14]~36 .lut_mask = "a8ec";
defparam \Z80|asu|c[14]~36 .operation_mode = "normal";
defparam \Z80|asu|c[14]~36 .output_mode = "comb_only";
defparam \Z80|asu|c[14]~36 .register_cascade_mode = "off";
defparam \Z80|asu|c[14]~36 .sum_lutc_input = "datac";
defparam \Z80|asu|c[14]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y18_N2
cyclone_lcell \Z80|asu|z[15] (
// Equation(s):
// \Z80|asu|z [15] = (\Z80|asu|b1 [7] $ (\Z80|Mux32~3_combout  $ (\Z80|asu|c[14]~36_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|asu|b1 [7]),
	.datac(\Z80|Mux32~3_combout ),
	.datad(\Z80|asu|c[14]~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [15]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[15] .lut_mask = "c33c";
defparam \Z80|asu|z[15] .operation_mode = "normal";
defparam \Z80|asu|z[15] .output_mode = "comb_only";
defparam \Z80|asu|z[15] .register_cascade_mode = "off";
defparam \Z80|asu|z[15] .sum_lutc_input = "datac";
defparam \Z80|asu|z[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y20_N8
cyclone_lcell \Z80|reg_h|q1[7] (
// Equation(s):
// \Z80|reg_h|q1 [7] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [15])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q1 [7])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q1[6]~0_combout , \Z80|alu|z[7]~51 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_d|q1 [7]),
	.datab(\Z80|loada_hl~2_combout ),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|asu|z [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q1[7] .lut_mask = "ee22";
defparam \Z80|reg_h|q1[7] .operation_mode = "normal";
defparam \Z80|reg_h|q1[7] .output_mode = "reg_only";
defparam \Z80|reg_h|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_h|q1[7] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y17_N8
cyclone_lcell \Z80|reg_h|qx~15 (
// Equation(s):
// \Z80|reg_h|qx~15_combout  = (\Z80|loada_hl~2_combout  & (((\Z80|asu|z [15])))) # (!\Z80|loada_hl~2_combout  & (((\Z80|reg_d|q[7]~7 ))))

	.clk(gnd),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(vcc),
	.datac(\Z80|reg_d|q[7]~7 ),
	.datad(\Z80|asu|z [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~15 .lut_mask = "fa50";
defparam \Z80|reg_h|qx~15 .operation_mode = "normal";
defparam \Z80|reg_h|qx~15 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~15 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~15 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y17_N9
cyclone_lcell \Z80|reg_h|qx~16 (
// Equation(s):
// \Z80|reg_h|qx~16_combout  = ((\Z80|load_h~3_combout  & (\Z80|alu|z[7]~51 )) # (!\Z80|load_h~3_combout  & ((\Z80|reg_h|qx~15_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|load_h~3_combout ),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|reg_h|qx~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|qx~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx~16 .lut_mask = "f3c0";
defparam \Z80|reg_h|qx~16 .operation_mode = "normal";
defparam \Z80|reg_h|qx~16 .output_mode = "comb_only";
defparam \Z80|reg_h|qx~16 .register_cascade_mode = "off";
defparam \Z80|reg_h|qx~16 .sum_lutc_input = "datac";
defparam \Z80|reg_h|qx~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y14_N9
cyclone_lcell \Z80|reg_h|q0[7] (
// Equation(s):
// \Z80|reg_h|q0 [7] = DFFEAS((\Z80|loada_hl~2_combout  & (((\Z80|asu|z [15])))) # (!\Z80|loada_hl~2_combout  & (\Z80|reg_d|q0 [7])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_h|q0[6]~1_combout , \Z80|alu|z[7]~51 , , , \Z80|load_h~3_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loada_hl~2_combout ),
	.datab(\Z80|reg_d|q0 [7]),
	.datac(\Z80|alu|z[7]~51 ),
	.datad(\Z80|asu|z [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_h~3_combout ),
	.ena(\Z80|reg_h|q0[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_h|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|q0[7] .lut_mask = "ee44";
defparam \Z80|reg_h|q0[7] .operation_mode = "normal";
defparam \Z80|reg_h|q0[7] .output_mode = "reg_only";
defparam \Z80|reg_h|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_h|q0[7] .sum_lutc_input = "datac";
defparam \Z80|reg_h|q0[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y15_N4
cyclone_lcell \Z80|reg_h|qx[7] (
// Equation(s):
// \Z80|reg_h|Mux0~0  = (\Z80|reg_l|q~1_combout  & (((P1_qx[7]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_h|q0 [7] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q0 [7]),
	.datab(\Z80|reg_l|q~1_combout ),
	.datac(\Z80|reg_h|qx~16_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qx[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux0~0 ),
	.regout(\Z80|reg_h|qx [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qx[7] .lut_mask = "cce2";
defparam \Z80|reg_h|qx[7] .operation_mode = "normal";
defparam \Z80|reg_h|qx[7] .output_mode = "comb_only";
defparam \Z80|reg_h|qx[7] .register_cascade_mode = "off";
defparam \Z80|reg_h|qx[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y17_N0
cyclone_lcell \Z80|reg_h|qy[7] (
// Equation(s):
// \Z80|reg_h|Mux0~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_h|Mux0~0  & ((P1_qy[7]))) # (!\Z80|reg_h|Mux0~0  & (\Z80|reg_h|q1 [7])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_h|Mux0~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_h|q1 [7]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_h|qx~16_combout ),
	.datad(\Z80|reg_h|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_h|qy[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_h|Mux0~1 ),
	.regout(\Z80|reg_h|qy [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_h|qy[7] .lut_mask = "f388";
defparam \Z80|reg_h|qy[7] .operation_mode = "normal";
defparam \Z80|reg_h|qy[7] .output_mode = "comb_only";
defparam \Z80|reg_h|qy[7] .register_cascade_mode = "off";
defparam \Z80|reg_h|qy[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_h|qy[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y14_N6
cyclone_lcell \Z80|Selector0~0 (
// Equation(s):
// \Z80|Selector0~0_combout  = (\Z80|Equal4~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_h|Mux0~1 )))) # (!\Z80|Equal4~0_combout  & (\Z80|reg_r|q[7]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal4~0_combout ),
	.datab(\Z80|reg_r|q[7]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_h|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector0~0 .lut_mask = "4a40";
defparam \Z80|Selector0~0 .operation_mode = "normal";
defparam \Z80|Selector0~0 .output_mode = "comb_only";
defparam \Z80|Selector0~0 .register_cascade_mode = "off";
defparam \Z80|Selector0~0 .sum_lutc_input = "datac";
defparam \Z80|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y14_N7
cyclone_lcell \Z80|alu|a1[7] (
// Equation(s):
// \Z80|alu|a1 [7] = \Z80|Selector0~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|i[0]~4  & \Z80|incdec8~combout ))))

	.clk(gnd),
	.dataa(\Z80|i_djnz~0_combout ),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|incdec8~combout ),
	.datad(\Z80|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1 [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[7] .lut_mask = "15ea";
defparam \Z80|alu|a1[7] .operation_mode = "normal";
defparam \Z80|alu|a1[7] .output_mode = "comb_only";
defparam \Z80|alu|a1[7] .register_cascade_mode = "off";
defparam \Z80|alu|a1[7] .sum_lutc_input = "datac";
defparam \Z80|alu|a1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y18_N8
cyclone_lcell \Z80|alu|z[7]~50 (
// Equation(s):
// \Z80|alu|z[7]~50_combout  = \Z80|alu|a1 [7] $ (\Z80|alu|b1[7]~2_combout  $ (((\Z80|ec~5_combout  & \Z80|alu|co[6]~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|a1 [7]),
	.datab(\Z80|alu|b1[7]~2_combout ),
	.datac(\Z80|ec~5_combout ),
	.datad(\Z80|alu|co[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[7]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[7]~50 .lut_mask = "9666";
defparam \Z80|alu|z[7]~50 .operation_mode = "normal";
defparam \Z80|alu|z[7]~50 .output_mode = "comb_only";
defparam \Z80|alu|z[7]~50 .register_cascade_mode = "off";
defparam \Z80|alu|z[7]~50 .sum_lutc_input = "datac";
defparam \Z80|alu|z[7]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N7
cyclone_lcell \Z80|reg_a|q1[7] (
// Equation(s):
// \Z80|reg_a|q1 [7] = DFFEAS((((\Z80|reg_a|q0~20 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|reg_a|q0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[7] .lut_mask = "ff00";
defparam \Z80|reg_a|q1[7] .operation_mode = "normal";
defparam \Z80|reg_a|q1[7] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[7] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N8
cyclone_lcell \Z80|Mux24~2 (
// Equation(s):
// \Z80|Mux24~2_combout  = (\Z80|Mux25~0_combout  & ((\Z80|sel1h[1]~0_combout  & (\Z80|reg_spl|q [7])) # (!\Z80|sel1h[1]~0_combout  & ((\Z80|reg_data|q [7]))))) # (!\Z80|Mux25~0_combout  & (((\Z80|sel1h[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [7]),
	.datab(\Z80|reg_data|q [7]),
	.datac(\Z80|Mux25~0_combout ),
	.datad(\Z80|sel1h[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~2 .lut_mask = "afc0";
defparam \Z80|Mux24~2 .operation_mode = "normal";
defparam \Z80|Mux24~2 .output_mode = "comb_only";
defparam \Z80|Mux24~2 .register_cascade_mode = "off";
defparam \Z80|Mux24~2 .sum_lutc_input = "datac";
defparam \Z80|Mux24~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N9
cyclone_lcell \Z80|Mux24~3 (
// Equation(s):
// \Z80|Mux24~3_combout  = (\Z80|Mux25~0_combout  & (((\Z80|Mux24~2_combout )))) # (!\Z80|Mux25~0_combout  & ((\Z80|Mux24~2_combout  & ((\Z80|reg_pcl|q [7]))) # (!\Z80|Mux24~2_combout  & (\Z80|reg_r|q [7]))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [7]),
	.datab(\Z80|reg_pcl|q [7]),
	.datac(\Z80|Mux25~0_combout ),
	.datad(\Z80|Mux24~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~3 .lut_mask = "fc0a";
defparam \Z80|Mux24~3 .operation_mode = "normal";
defparam \Z80|Mux24~3 .output_mode = "comb_only";
defparam \Z80|Mux24~3 .register_cascade_mode = "off";
defparam \Z80|Mux24~3 .sum_lutc_input = "datac";
defparam \Z80|Mux24~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N1
cyclone_lcell \Z80|Mux24~0 (
// Equation(s):
// \Z80|Mux24~0_combout  = (\Z80|Mux25~0_combout  & (\Z80|reg_c|q[7]~7  & ((!\Z80|sel1h[1]~0_combout )))) # (!\Z80|Mux25~0_combout  & (((\Z80|reg_l|Mux0~1 ) # (\Z80|sel1h[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[7]~7 ),
	.datab(\Z80|reg_l|Mux0~1 ),
	.datac(\Z80|Mux25~0_combout ),
	.datad(\Z80|sel1h[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~0 .lut_mask = "0fac";
defparam \Z80|Mux24~0 .operation_mode = "normal";
defparam \Z80|Mux24~0 .output_mode = "comb_only";
defparam \Z80|Mux24~0 .register_cascade_mode = "off";
defparam \Z80|Mux24~0 .sum_lutc_input = "datac";
defparam \Z80|Mux24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N5
cyclone_lcell \Z80|Mux24~1 (
// Equation(s):
// \Z80|Mux24~1_combout  = (\Z80|sel1h[1]~0_combout  & ((\Z80|Mux24~0_combout  & (\Z80|reg_r|q[7]~COMBOUT )) # (!\Z80|Mux24~0_combout  & ((\Z80|reg_e|q[7]~7 ))))) # (!\Z80|sel1h[1]~0_combout  & (((\Z80|Mux24~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1h[1]~0_combout ),
	.datab(\Z80|reg_r|q[7]~COMBOUT ),
	.datac(\Z80|reg_e|q[7]~7 ),
	.datad(\Z80|Mux24~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~1 .lut_mask = "dda0";
defparam \Z80|Mux24~1 .operation_mode = "normal";
defparam \Z80|Mux24~1 .output_mode = "comb_only";
defparam \Z80|Mux24~1 .register_cascade_mode = "off";
defparam \Z80|Mux24~1 .sum_lutc_input = "datac";
defparam \Z80|Mux24~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N0
cyclone_lcell \Z80|Mux24~4 (
// Equation(s):
// \Z80|Mux24~4_combout  = (\Z80|sel1l[3]~9_combout  & (((\Z80|Mux24~1_combout )))) # (!\Z80|sel1l[3]~9_combout  & ((\Z80|sel_rrd~combout  & ((\Z80|Mux24~1_combout ))) # (!\Z80|sel_rrd~combout  & (\Z80|Mux24~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[3]~9_combout ),
	.datab(\Z80|sel_rrd~combout ),
	.datac(\Z80|Mux24~3_combout ),
	.datad(\Z80|Mux24~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~4 .lut_mask = "fe10";
defparam \Z80|Mux24~4 .operation_mode = "normal";
defparam \Z80|Mux24~4 .output_mode = "comb_only";
defparam \Z80|Mux24~4 .register_cascade_mode = "off";
defparam \Z80|Mux24~4 .sum_lutc_input = "datac";
defparam \Z80|Mux24~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N9
cyclone_lcell \Z80|reg_i|q[7] (
// Equation(s):
// \Z80|reg_i|q [7] = DFFEAS((\Z80|reg_r|q[7]~COMBOUT  & ((\reset1~regout ) # ((!\reset2~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset1~regout ),
	.datab(\reset2~regout ),
	.datac(\Z80|reg_r|q[7]~COMBOUT ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[7] .lut_mask = "b0b0";
defparam \Z80|reg_i|q[7] .operation_mode = "normal";
defparam \Z80|reg_i|q[7] .output_mode = "reg_only";
defparam \Z80|reg_i|q[7] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[7] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N4
cyclone_lcell \Z80|Mux24~5 (
// Equation(s):
// \Z80|Mux24~5_combout  = (\Z80|Mux25~3_combout  & (((\Z80|Mux25~4_combout )))) # (!\Z80|Mux25~3_combout  & ((\Z80|Mux25~4_combout  & ((\Z80|reg_sph|q [7]))) # (!\Z80|Mux25~4_combout  & (\Z80|reg_b|q[7]~7 ))))

	.clk(gnd),
	.dataa(\Z80|reg_b|q[7]~7 ),
	.datab(\Z80|reg_sph|q [7]),
	.datac(\Z80|Mux25~3_combout ),
	.datad(\Z80|Mux25~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~5 .lut_mask = "fc0a";
defparam \Z80|Mux24~5 .operation_mode = "normal";
defparam \Z80|Mux24~5 .output_mode = "comb_only";
defparam \Z80|Mux24~5 .register_cascade_mode = "off";
defparam \Z80|Mux24~5 .sum_lutc_input = "datac";
defparam \Z80|Mux24~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N5
cyclone_lcell \Z80|Mux24~6 (
// Equation(s):
// \Z80|Mux24~6_combout  = (\Z80|Mux25~3_combout  & ((\Z80|Mux24~5_combout  & ((\Z80|reg_h|Mux0~1 ))) # (!\Z80|Mux24~5_combout  & (\Z80|reg_d|q[7]~7 )))) # (!\Z80|Mux25~3_combout  & (((\Z80|Mux24~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[7]~7 ),
	.datab(\Z80|Mux25~3_combout ),
	.datac(\Z80|reg_h|Mux0~1 ),
	.datad(\Z80|Mux24~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~6 .lut_mask = "f388";
defparam \Z80|Mux24~6 .operation_mode = "normal";
defparam \Z80|Mux24~6 .output_mode = "comb_only";
defparam \Z80|Mux24~6 .register_cascade_mode = "off";
defparam \Z80|Mux24~6 .sum_lutc_input = "datac";
defparam \Z80|Mux24~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N6
cyclone_lcell \Z80|Mux24~7 (
// Equation(s):
// \Z80|Mux24~7_combout  = (\Z80|Mux25~2_combout  & ((\Z80|reg_i|q [7]) # ((\Z80|Mux25~1_combout )))) # (!\Z80|Mux25~2_combout  & (((!\Z80|Mux25~1_combout  & \Z80|Mux24~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [7]),
	.datab(\Z80|Mux25~2_combout ),
	.datac(\Z80|Mux25~1_combout ),
	.datad(\Z80|Mux24~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~7 .lut_mask = "cbc8";
defparam \Z80|Mux24~7 .operation_mode = "normal";
defparam \Z80|Mux24~7 .output_mode = "comb_only";
defparam \Z80|Mux24~7 .register_cascade_mode = "off";
defparam \Z80|Mux24~7 .sum_lutc_input = "datac";
defparam \Z80|Mux24~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N7
cyclone_lcell \Z80|Mux24~8 (
// Equation(s):
// \Z80|Mux24~8_combout  = (\Z80|Mux25~1_combout  & ((\Z80|Mux24~7_combout  & (\Z80|reg_pch|q [7])) # (!\Z80|Mux24~7_combout  & ((\Z80|reg_adrl|q[7]~COMBOUT ))))) # (!\Z80|Mux25~1_combout  & (((\Z80|Mux24~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [7]),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|Mux25~1_combout ),
	.datad(\Z80|Mux24~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~8 .lut_mask = "afc0";
defparam \Z80|Mux24~8 .operation_mode = "normal";
defparam \Z80|Mux24~8 .output_mode = "comb_only";
defparam \Z80|Mux24~8 .register_cascade_mode = "off";
defparam \Z80|Mux24~8 .sum_lutc_input = "datac";
defparam \Z80|Mux24~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N2
cyclone_lcell \Z80|Mux24~9 (
// Equation(s):
// \Z80|Mux24~9_combout  = (\Z80|sel1l[0]~12_combout  & ((\Z80|sel_rld~2_combout  & (\Z80|Mux24~4_combout )) # (!\Z80|sel_rld~2_combout  & ((\Z80|Mux24~8_combout ))))) # (!\Z80|sel1l[0]~12_combout  & (\Z80|Mux24~4_combout ))

	.clk(gnd),
	.dataa(\Z80|sel1l[0]~12_combout ),
	.datab(\Z80|Mux24~4_combout ),
	.datac(\Z80|sel_rld~2_combout ),
	.datad(\Z80|Mux24~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux24~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux24~9 .lut_mask = "cec4";
defparam \Z80|Mux24~9 .operation_mode = "normal";
defparam \Z80|Mux24~9 .output_mode = "comb_only";
defparam \Z80|Mux24~9 .register_cascade_mode = "off";
defparam \Z80|Mux24~9 .sum_lutc_input = "datac";
defparam \Z80|Mux24~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y10_N5
cyclone_lcell \Z80|reg_f|q0[1] (
// Equation(s):
// \Z80|reg_f|q0~19  = (\Z80|reg_f|q0~18_combout ) # ((\Z80|reg_f|q0~17_combout ) # ((\Z80|xy3~combout  & \Z80|Mux24~9_combout )))
// \Z80|reg_f|q0 [1] = DFFEAS(\Z80|reg_f|q0~19 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_f|q0[4]~6_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|xy3~combout ),
	.datab(\Z80|reg_f|q0~18_combout ),
	.datac(\Z80|reg_f|q0~17_combout ),
	.datad(\Z80|Mux24~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_f|q0[4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q0~19 ),
	.regout(\Z80|reg_f|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q0[1] .lut_mask = "fefc";
defparam \Z80|reg_f|q0[1] .operation_mode = "normal";
defparam \Z80|reg_f|q0[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_f|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_f|q0[1] .sum_lutc_input = "datac";
defparam \Z80|reg_f|q0[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N1
cyclone_lcell \Z80|reg_f|q1[1] (
// Equation(s):
// \Z80|reg_f|q[1]~4  = ((\Z80|sel_af~regout  & ((N1_q1[1]))) # (!\Z80|sel_af~regout  & (\Z80|reg_f|q0 [1])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_f|q0 [1]),
	.datac(\Z80|reg_f|q0~19 ),
	.datad(\Z80|sel_af~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_f|q1[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_f|q[1]~4 ),
	.regout(\Z80|reg_f|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_f|q1[1] .lut_mask = "f0cc";
defparam \Z80|reg_f|q1[1] .operation_mode = "normal";
defparam \Z80|reg_f|q1[1] .output_mode = "comb_only";
defparam \Z80|reg_f|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_f|q1[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_f|q1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y19_N3
cyclone_lcell \Z80|sub~0 (
// Equation(s):
// \Z80|sub~0_combout  = (\Z80|i[4]~6  & ((\Z80|arith8~2_combout ) # ((\Z80|i_daa~combout  & \Z80|reg_f|q[1]~4 )))) # (!\Z80|i[4]~6  & (((\Z80|i_daa~combout  & \Z80|reg_f|q[1]~4 ))))

	.clk(gnd),
	.dataa(\Z80|i[4]~6 ),
	.datab(\Z80|arith8~2_combout ),
	.datac(\Z80|i_daa~combout ),
	.datad(\Z80|reg_f|q[1]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sub~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sub~0 .lut_mask = "f888";
defparam \Z80|sub~0 .operation_mode = "normal";
defparam \Z80|sub~0 .output_mode = "comb_only";
defparam \Z80|sub~0 .register_cascade_mode = "off";
defparam \Z80|sub~0 .sum_lutc_input = "datac";
defparam \Z80|sub~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y19_N6
cyclone_lcell \Z80|sub (
// Equation(s):
// \Z80|sub~combout  = (\Z80|sub~0_combout ) # (((!\Z80|i[3]~7  & \Z80|arith16~combout )) # (!\Z80|sub~1_combout ))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|sub~0_combout ),
	.datac(\Z80|arith16~combout ),
	.datad(\Z80|sub~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sub~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sub .lut_mask = "dcff";
defparam \Z80|sub .operation_mode = "normal";
defparam \Z80|sub .output_mode = "comb_only";
defparam \Z80|sub .register_cascade_mode = "off";
defparam \Z80|sub .sum_lutc_input = "datac";
defparam \Z80|sub .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N3
cyclone_lcell \Z80|alu|b1~1 (
// Equation(s):
// \Z80|alu|b1~1_combout  = (\Z80|sub~combout  $ (((!\Z80|i_daa~combout  & \Z80|Mux24~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_daa~combout ),
	.datab(vcc),
	.datac(\Z80|sub~combout ),
	.datad(\Z80|Mux24~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1~1 .lut_mask = "a5f0";
defparam \Z80|alu|b1~1 .operation_mode = "normal";
defparam \Z80|alu|b1~1 .output_mode = "comb_only";
defparam \Z80|alu|b1~1 .register_cascade_mode = "off";
defparam \Z80|alu|b1~1 .sum_lutc_input = "datac";
defparam \Z80|alu|b1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y17_N4
cyclone_lcell \Z80|alu|b1[7]~2 (
// Equation(s):
// \Z80|alu|b1[7]~2_combout  = (\Z80|d_f~5_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1~1_combout )))) # (!\Z80|d_f~5_combout  & (((\Z80|alu|b1~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|alu|b1[0]~0_combout ),
	.datab(\Z80|res~0_combout ),
	.datac(\Z80|d_f~5_combout ),
	.datad(\Z80|alu|b1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[7]~2 .lut_mask = "bfa0";
defparam \Z80|alu|b1[7]~2 .operation_mode = "normal";
defparam \Z80|alu|b1[7]~2 .output_mode = "comb_only";
defparam \Z80|alu|b1[7]~2 .register_cascade_mode = "off";
defparam \Z80|alu|b1[7]~2 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y19_N4
cyclone_lcell \Z80|alu|z~4 (
// Equation(s):
// \Z80|alu|z~4_combout  = (!\Z80|i[3]~7  & (\Z80|rs~combout  & (\Z80|alu|b1[7]~2_combout  & \Z80|Decoder1~14_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|rs~combout ),
	.datac(\Z80|alu|b1[7]~2_combout ),
	.datad(\Z80|Decoder1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z~4 .lut_mask = "4000";
defparam \Z80|alu|z~4 .operation_mode = "normal";
defparam \Z80|alu|z~4 .output_mode = "comb_only";
defparam \Z80|alu|z~4 .register_cascade_mode = "off";
defparam \Z80|alu|z~4 .sum_lutc_input = "datac";
defparam \Z80|alu|z~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N5
cyclone_lcell \Z80|reg_r|d[1]~5 (
// Equation(s):
// \Z80|reg_r|d[1]~5_combout  = (!\reset~combout  & (\Z80|reg_r|q [1] $ (((\Z80|seq|s_if~combout  & \Z80|reg_r|q [0])))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [1]),
	.datab(\reset~combout ),
	.datac(\Z80|seq|s_if~combout ),
	.datad(\Z80|reg_r|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[1]~5 .lut_mask = "1222";
defparam \Z80|reg_r|d[1]~5 .operation_mode = "normal";
defparam \Z80|reg_r|d[1]~5 .output_mode = "comb_only";
defparam \Z80|reg_r|d[1]~5 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[1]~5 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N8
cyclone_lcell \Z80|reg_a|q0[1] (
// Equation(s):
// \Z80|reg_a|q0~13  = (\reset~combout ) # ((\Z80|alu|z[1]~10_combout ) # ((\Z80|alu|z[1]~13_combout ) # (\Z80|alu|z[1]~12_combout )))
// \Z80|reg_a|q0 [1] = DFFEAS(\Z80|reg_a|q0~13 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q0[2]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|alu|z[1]~10_combout ),
	.datac(\Z80|alu|z[1]~13_combout ),
	.datad(\Z80|alu|z[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q0[2]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_a|q0~13 ),
	.regout(\Z80|reg_a|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q0[1] .lut_mask = "fffe";
defparam \Z80|reg_a|q0[1] .operation_mode = "normal";
defparam \Z80|reg_a|q0[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_a|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_a|q0[1] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q0[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y19_N9
cyclone_lcell \Z80|reg_r|q[1] (
// Equation(s):
// \Z80|reg_r|q[1]~COMBOUT  = (\Z80|sel_af~regout  & (\Z80|reg_a|q1 [1])) # (!\Z80|sel_af~regout  & (((\Z80|reg_a|q0 [1]))))
// \Z80|reg_r|q [1] = DFFEAS(\Z80|reg_r|q[1]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , , \Z80|reg_r|d[1]~5_combout , , , \Z80|load_r~0_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|sel_af~regout ),
	.datab(\Z80|reg_a|q1 [1]),
	.datac(\Z80|reg_r|d[1]~5_combout ),
	.datad(\Z80|reg_a|q0 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_r~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|q[1]~COMBOUT ),
	.regout(\Z80|reg_r|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|q[1] .lut_mask = "dd88";
defparam \Z80|reg_r|q[1] .operation_mode = "normal";
defparam \Z80|reg_r|q[1] .output_mode = "reg_and_comb";
defparam \Z80|reg_r|q[1] .register_cascade_mode = "off";
defparam \Z80|reg_r|q[1] .sum_lutc_input = "datac";
defparam \Z80|reg_r|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y13_N7
cyclone_lcell \Z80|Selector6~0 (
// Equation(s):
// \Z80|Selector6~0_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|reg_r|q[1]~COMBOUT  & (!\Z80|Equal4~0_combout ))) # (!\Z80|sel3[0]~0_combout  & (((\Z80|Equal4~0_combout  & \Z80|reg_h|Mux6~1 ))))

	.clk(gnd),
	.dataa(\Z80|sel3[0]~0_combout ),
	.datab(\Z80|reg_r|q[1]~COMBOUT ),
	.datac(\Z80|Equal4~0_combout ),
	.datad(\Z80|reg_h|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector6~0 .lut_mask = "5808";
defparam \Z80|Selector6~0 .operation_mode = "normal";
defparam \Z80|Selector6~0 .output_mode = "comb_only";
defparam \Z80|Selector6~0 .register_cascade_mode = "off";
defparam \Z80|Selector6~0 .sum_lutc_input = "datac";
defparam \Z80|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N5
cyclone_lcell \Z80|alu|a1[1]~0 (
// Equation(s):
// \Z80|alu|a1[1]~0_combout  = \Z80|Selector6~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|incdec8~combout  & \Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|incdec8~combout ),
	.datab(\Z80|i[0]~4 ),
	.datac(\Z80|Selector6~0_combout ),
	.datad(\Z80|i_djnz~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[1]~0 .lut_mask = "0f78";
defparam \Z80|alu|a1[1]~0 .operation_mode = "normal";
defparam \Z80|alu|a1[1]~0 .output_mode = "comb_only";
defparam \Z80|alu|a1[1]~0 .register_cascade_mode = "off";
defparam \Z80|alu|a1[1]~0 .sum_lutc_input = "datac";
defparam \Z80|alu|a1[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N9
cyclone_lcell \Z80|alu|z[1]~10 (
// Equation(s):
// \Z80|alu|z[1]~10_combout  = (\Z80|alu|a1[1]~0_combout  & (((\Z80|s_and~combout  & \Z80|alu|b1[1]~7_combout )) # (!\Z80|s_or~combout ))) # (!\Z80|alu|a1[1]~0_combout  & (((\Z80|alu|b1[1]~7_combout  & !\Z80|s_or~combout ))))

	.clk(gnd),
	.dataa(\Z80|s_and~combout ),
	.datab(\Z80|alu|a1[1]~0_combout ),
	.datac(\Z80|alu|b1[1]~7_combout ),
	.datad(\Z80|s_or~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[1]~10 .lut_mask = "80fc";
defparam \Z80|alu|z[1]~10 .operation_mode = "normal";
defparam \Z80|alu|z[1]~10 .output_mode = "comb_only";
defparam \Z80|alu|z[1]~10 .register_cascade_mode = "off";
defparam \Z80|alu|z[1]~10 .sum_lutc_input = "datac";
defparam \Z80|alu|z[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y19_N3
cyclone_lcell \Z80|reg_a|q1[1] (
// Equation(s):
// \Z80|reg_a|q1 [1] = DFFEAS((((\Z80|reg_a|q0~13 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_a|q1[2]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|reg_a|q0~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_a|q1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_a|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_a|q1[1] .lut_mask = "ff00";
defparam \Z80|reg_a|q1[1] .operation_mode = "normal";
defparam \Z80|reg_a|q1[1] .output_mode = "reg_only";
defparam \Z80|reg_a|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_a|q1[1] .sum_lutc_input = "datac";
defparam \Z80|reg_a|q1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y11_N7
cyclone_lcell \Z80|reg_r|c[0]~0 (
// Equation(s):
// \Z80|reg_r|c[0]~0_combout  = ((\Z80|reg_r|q [0] & (!\Z80|seq|sgate  & \Z80|seq|Equal1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|reg_r|q [0]),
	.datac(\Z80|seq|sgate ),
	.datad(\Z80|seq|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|c[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|c[0]~0 .lut_mask = "0c00";
defparam \Z80|reg_r|c[0]~0 .operation_mode = "normal";
defparam \Z80|reg_r|c[0]~0 .output_mode = "comb_only";
defparam \Z80|reg_r|c[0]~0 .register_cascade_mode = "off";
defparam \Z80|reg_r|c[0]~0 .sum_lutc_input = "datac";
defparam \Z80|reg_r|c[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y18_N9
cyclone_lcell \Z80|reg_r|d[2]~6 (
// Equation(s):
// \Z80|reg_r|d[2]~6_combout  = (!\reset~combout  & (\Z80|reg_r|q [2] $ (((\Z80|reg_r|q [1] & \Z80|reg_r|c[0]~0_combout )))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q [2]),
	.datab(\Z80|reg_r|q [1]),
	.datac(\reset~combout ),
	.datad(\Z80|reg_r|c[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_r|d[2]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_r|d[2]~6 .lut_mask = "060a";
defparam \Z80|reg_r|d[2]~6 .operation_mode = "normal";
defparam \Z80|reg_r|d[2]~6 .output_mode = "comb_only";
defparam \Z80|reg_r|d[2]~6 .register_cascade_mode = "off";
defparam \Z80|reg_r|d[2]~6 .sum_lutc_input = "datac";
defparam \Z80|reg_r|d[2]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y13_N3
cyclone_lcell \Z80|Selector5~0 (
// Equation(s):
// \Z80|Selector5~0_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|reg_r|q[2]~COMBOUT  & (!\Z80|Equal4~0_combout ))) # (!\Z80|sel3[0]~0_combout  & (((\Z80|Equal4~0_combout  & \Z80|reg_h|Mux5~1 ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[2]~COMBOUT ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|Equal4~0_combout ),
	.datad(\Z80|reg_h|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Selector5~0 .lut_mask = "3808";
defparam \Z80|Selector5~0 .operation_mode = "normal";
defparam \Z80|Selector5~0 .output_mode = "comb_only";
defparam \Z80|Selector5~0 .register_cascade_mode = "off";
defparam \Z80|Selector5~0 .sum_lutc_input = "datac";
defparam \Z80|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y12_N7
cyclone_lcell \Z80|alu|a1[2]~1 (
// Equation(s):
// \Z80|alu|a1[2]~1_combout  = \Z80|Selector5~0_combout  $ (((\Z80|i_djnz~0_combout ) # ((\Z80|incdec8~combout  & \Z80|i[0]~4 ))))

	.clk(gnd),
	.dataa(\Z80|i_djnz~0_combout ),
	.datab(\Z80|incdec8~combout ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|a1[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|a1[2]~1 .lut_mask = "15ea";
defparam \Z80|alu|a1[2]~1 .operation_mode = "normal";
defparam \Z80|alu|a1[2]~1 .output_mode = "comb_only";
defparam \Z80|alu|a1[2]~1 .register_cascade_mode = "off";
defparam \Z80|alu|a1[2]~1 .sum_lutc_input = "datac";
defparam \Z80|alu|a1[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N7
cyclone_lcell \Z80|alu|z[2]~24 (
// Equation(s):
// \Z80|alu|z[2]~24_combout  = ((\Z80|alu|a1[2]~1_combout  & ((\Z80|alu|b1[2]~9_combout ) # (!\Z80|s_or~combout ))) # (!\Z80|alu|a1[2]~1_combout  & (\Z80|alu|b1[2]~9_combout  & !\Z80|s_or~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|alu|a1[2]~1_combout ),
	.datac(\Z80|alu|b1[2]~9_combout ),
	.datad(\Z80|s_or~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|z[2]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|z[2]~24 .lut_mask = "c0fc";
defparam \Z80|alu|z[2]~24 .operation_mode = "normal";
defparam \Z80|alu|z[2]~24 .output_mode = "comb_only";
defparam \Z80|alu|z[2]~24 .register_cascade_mode = "off";
defparam \Z80|alu|z[2]~24 .sum_lutc_input = "datac";
defparam \Z80|alu|z[2]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N6
cyclone_lcell \Z80|Mux45~0 (
// Equation(s):
// \Z80|Mux45~0_combout  = (\Z80|sel2[2]~4_combout  & (((\Z80|sel2[0]~7_combout )))) # (!\Z80|sel2[2]~4_combout  & ((\Z80|sel2[0]~7_combout  & ((\Z80|reg_pcl|q [2]))) # (!\Z80|sel2[0]~7_combout  & (\Z80|reg_spl|q [2]))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [2]),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|sel2[0]~7_combout ),
	.datad(\Z80|reg_pcl|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux45~0 .lut_mask = "f2c2";
defparam \Z80|Mux45~0 .operation_mode = "normal";
defparam \Z80|Mux45~0 .output_mode = "comb_only";
defparam \Z80|Mux45~0 .register_cascade_mode = "off";
defparam \Z80|Mux45~0 .sum_lutc_input = "datac";
defparam \Z80|Mux45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N7
cyclone_lcell \Z80|Mux45~1 (
// Equation(s):
// \Z80|Mux45~1_combout  = (\Z80|sel2[2]~4_combout  & ((\Z80|Mux45~0_combout  & (\Z80|reg_e|q[2]~2 )) # (!\Z80|Mux45~0_combout  & ((\Z80|reg_c|q[2]~2 ))))) # (!\Z80|sel2[2]~4_combout  & (((\Z80|Mux45~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[2]~2 ),
	.datab(\Z80|sel2[2]~4_combout ),
	.datac(\Z80|reg_c|q[2]~2 ),
	.datad(\Z80|Mux45~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux45~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux45~1 .lut_mask = "bbc0";
defparam \Z80|Mux45~1 .operation_mode = "normal";
defparam \Z80|Mux45~1 .output_mode = "comb_only";
defparam \Z80|Mux45~1 .register_cascade_mode = "off";
defparam \Z80|Mux45~1 .sum_lutc_input = "datac";
defparam \Z80|Mux45~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N6
cyclone_lcell \Z80|reg_adrl|q[2] (
// Equation(s):
// \Z80|reg_adrl|q[2]~COMBOUT  = ((input_data[2]) # ((!\Z80|seq|Equal0~0_combout )))
// \Z80|reg_adrl|q [2] = DFFEAS(\Z80|reg_adrl|q[2]~COMBOUT , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_adrl|q[7]~0_combout , \Z80|asu|z [2], , , \Z80|load_adrl~combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(input_data[2]),
	.datac(\Z80|asu|z [2]),
	.datad(\Z80|seq|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_adrl~combout ),
	.ena(\Z80|reg_adrl|q[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_adrl|q[2]~COMBOUT ),
	.regout(\Z80|reg_adrl|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_adrl|q[2] .lut_mask = "ccff";
defparam \Z80|reg_adrl|q[2] .operation_mode = "normal";
defparam \Z80|reg_adrl|q[2] .output_mode = "reg_and_comb";
defparam \Z80|reg_adrl|q[2] .register_cascade_mode = "off";
defparam \Z80|reg_adrl|q[2] .sum_lutc_input = "datac";
defparam \Z80|reg_adrl|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y16_N6
cyclone_lcell \Z80|Mux45~2 (
// Equation(s):
// \Z80|Mux45~2_combout  = (\Z80|sel2[1]~1_combout  & ((\Z80|Mux39~0_combout  & ((\Z80|reg_l|Mux5~1 ))) # (!\Z80|Mux39~0_combout  & (\Z80|reg_adrl|q [2]))))

	.clk(gnd),
	.dataa(\Z80|Mux39~0_combout ),
	.datab(\Z80|sel2[1]~1_combout ),
	.datac(\Z80|reg_adrl|q [2]),
	.datad(\Z80|reg_l|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux45~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux45~2 .lut_mask = "c840";
defparam \Z80|Mux45~2 .operation_mode = "normal";
defparam \Z80|Mux45~2 .output_mode = "comb_only";
defparam \Z80|Mux45~2 .register_cascade_mode = "off";
defparam \Z80|Mux45~2 .sum_lutc_input = "datac";
defparam \Z80|Mux45~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y16_N1
cyclone_lcell \Z80|asu|a1[2] (
// Equation(s):
// \Z80|asu|a1 [2] = \Z80|asu_i [0] $ (((\Z80|Mux45~2_combout ) # ((!\Z80|sel2[1]~1_combout  & \Z80|Mux45~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel2[1]~1_combout ),
	.datab(\Z80|asu_i [0]),
	.datac(\Z80|Mux45~1_combout ),
	.datad(\Z80|Mux45~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|a1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|a1[2] .lut_mask = "339c";
defparam \Z80|asu|a1[2] .operation_mode = "normal";
defparam \Z80|asu|a1[2] .output_mode = "comb_only";
defparam \Z80|asu|a1[2] .register_cascade_mode = "off";
defparam \Z80|asu|a1[2] .sum_lutc_input = "datac";
defparam \Z80|asu|a1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N2
cyclone_lcell \Z80|asu|c~16 (
// Equation(s):
// \Z80|asu|c~16_combout  = (\Z80|asu|a1 [1] & ((\Z80|asu|b1 [1]) # ((\Z80|asu|a1 [0] & \Z80|asu|b1 [0])))) # (!\Z80|asu|a1 [1] & (\Z80|asu|a1 [0] & (\Z80|asu|b1 [0] & \Z80|asu|b1 [1])))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [0]),
	.datab(\Z80|asu|b1 [0]),
	.datac(\Z80|asu|a1 [1]),
	.datad(\Z80|asu|b1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~16 .lut_mask = "f880";
defparam \Z80|asu|c~16 .operation_mode = "normal";
defparam \Z80|asu|c~16 .output_mode = "comb_only";
defparam \Z80|asu|c~16 .register_cascade_mode = "off";
defparam \Z80|asu|c~16 .sum_lutc_input = "datac";
defparam \Z80|asu|c~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N5
cyclone_lcell \Z80|asu|c~15 (
// Equation(s):
// \Z80|asu|c~15_combout  = ((\Z80|asu|c~2_combout  & ((\Z80|asu|a1 [1]) # (\Z80|asu|b1 [1]))))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [1]),
	.datab(vcc),
	.datac(\Z80|asu|b1 [1]),
	.datad(\Z80|asu|c~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~15 .lut_mask = "fa00";
defparam \Z80|asu|c~15 .operation_mode = "normal";
defparam \Z80|asu|c~15 .output_mode = "comb_only";
defparam \Z80|asu|c~15 .register_cascade_mode = "off";
defparam \Z80|asu|c~15 .sum_lutc_input = "datac";
defparam \Z80|asu|c~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N2
cyclone_lcell \Z80|asu|z[2] (
// Equation(s):
// \Z80|asu|z [2] = \Z80|asu|a1 [2] $ (\Z80|asu|b1 [2] $ (((\Z80|asu|c~16_combout ) # (\Z80|asu|c~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [2]),
	.datab(\Z80|asu|b1 [2]),
	.datac(\Z80|asu|c~16_combout ),
	.datad(\Z80|asu|c~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[2] .lut_mask = "9996";
defparam \Z80|asu|z[2] .operation_mode = "normal";
defparam \Z80|asu|z[2] .output_mode = "comb_only";
defparam \Z80|asu|z[2] .register_cascade_mode = "off";
defparam \Z80|asu|z[2] .sum_lutc_input = "datac";
defparam \Z80|asu|z[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y13_N4
cyclone_lcell \Z80|xy3~2 (
// Equation(s):
// \Z80|xy3~2_combout  = (\Z80|comb~14_combout  & ((\Z80|seq|Equal1~0_combout  & ((!\Z80|reg_adrl|q[2]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (!\Z80|seq|inst_reg [2]))))

	.clk(gnd),
	.dataa(\Z80|seq|inst_reg [2]),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|reg_adrl|q[2]~COMBOUT ),
	.datad(\Z80|comb~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|xy3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|xy3~2 .lut_mask = "1d00";
defparam \Z80|xy3~2 .operation_mode = "normal";
defparam \Z80|xy3~2 .output_mode = "comb_only";
defparam \Z80|xy3~2 .register_cascade_mode = "off";
defparam \Z80|xy3~2 .sum_lutc_input = "datac";
defparam \Z80|xy3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N7
cyclone_lcell \Z80|loada_hl~0 (
// Equation(s):
// \Z80|loada_hl~0_combout  = (\Z80|seq|s_mr1~combout  & (\Z80|xy3~2_combout  & ((\Z80|i[0]~4 ) # (!\Z80|i[1]~0 ))))

	.clk(gnd),
	.dataa(\Z80|seq|s_mr1~combout ),
	.datab(\Z80|xy3~2_combout ),
	.datac(\Z80|i[0]~4 ),
	.datad(\Z80|i[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loada_hl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loada_hl~0 .lut_mask = "8088";
defparam \Z80|loada_hl~0 .operation_mode = "normal";
defparam \Z80|loada_hl~0 .output_mode = "comb_only";
defparam \Z80|loada_hl~0 .register_cascade_mode = "off";
defparam \Z80|loada_hl~0 .sum_lutc_input = "datac";
defparam \Z80|loada_hl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N1
cyclone_lcell \Z80|asu_i[1]~6 (
// Equation(s):
// \Z80|asu_i[1]~6_combout  = (\Z80|seq|Equal3~0_combout  & (!\Z80|seq|sgate  & ((\Z80|i_ldblock~combout ) # (\Z80|i_inblock~combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldblock~combout ),
	.datab(\Z80|i_inblock~combout ),
	.datac(\Z80|seq|Equal3~0_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~6 .lut_mask = "00e0";
defparam \Z80|asu_i[1]~6 .operation_mode = "normal";
defparam \Z80|asu_i[1]~6 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~6 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~6 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y12_N3
cyclone_lcell \Z80|asu_i[1]~7 (
// Equation(s):
// \Z80|asu_i[1]~7_combout  = (\Z80|i[3]~7  & ((\Z80|loada_hl~0_combout ) # ((\Z80|comb~34_combout ) # (\Z80|asu_i[1]~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|loada_hl~0_combout ),
	.datab(\Z80|comb~34_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|asu_i[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~7 .lut_mask = "f0e0";
defparam \Z80|asu_i[1]~7 .operation_mode = "normal";
defparam \Z80|asu_i[1]~7 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~7 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~7 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y13_N3
cyclone_lcell \Z80|asu|b1[1]~1 (
// Equation(s):
// \Z80|asu|b1[1]~1_combout  = (\Z80|sel3[0]~0_combout  & (\Z80|reg_adrl|q[1]~COMBOUT  & (!\Z80|Equal5~0_combout ))) # (!\Z80|sel3[0]~0_combout  & (((\Z80|Equal5~0_combout  & \Z80|reg_l|Mux6~1 ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datab(\Z80|sel3[0]~0_combout ),
	.datac(\Z80|Equal5~0_combout ),
	.datad(\Z80|reg_l|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[1]~1 .lut_mask = "3808";
defparam \Z80|asu|b1[1]~1 .operation_mode = "normal";
defparam \Z80|asu|b1[1]~1 .output_mode = "comb_only";
defparam \Z80|asu|b1[1]~1 .register_cascade_mode = "off";
defparam \Z80|asu|b1[1]~1 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y13_N4
cyclone_lcell \Z80|asu|b1[1] (
// Equation(s):
// \Z80|asu|b1 [1] = (\Z80|asu_i[1]~7_combout ) # ((\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # (\Z80|asu|b1[1]~1_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~7_combout ),
	.datab(\Z80|asu_i[1]~5_combout ),
	.datac(\Z80|asu_i[1]~9_combout ),
	.datad(\Z80|asu|b1[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[1] .lut_mask = "fffe";
defparam \Z80|asu|b1[1] .operation_mode = "normal";
defparam \Z80|asu|b1[1] .output_mode = "comb_only";
defparam \Z80|asu|b1[1] .register_cascade_mode = "off";
defparam \Z80|asu|b1[1] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N6
cyclone_lcell \Z80|asu|c[0]~0 (
// Equation(s):
// \Z80|asu|c[0]~0_combout  = (\Z80|asu|b1 [0] & ((\Z80|asu|a1 [0]) # (\Z80|asu|comb~0_combout  $ (\Z80|asu_ci~5_combout )))) # (!\Z80|asu|b1 [0] & (\Z80|asu|a1 [0] & (\Z80|asu|comb~0_combout  $ (\Z80|asu_ci~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|comb~0_combout ),
	.datab(\Z80|asu|b1 [0]),
	.datac(\Z80|asu_ci~5_combout ),
	.datad(\Z80|asu|a1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[0]~0 .lut_mask = "de48";
defparam \Z80|asu|c[0]~0 .operation_mode = "normal";
defparam \Z80|asu|c[0]~0 .output_mode = "comb_only";
defparam \Z80|asu|c[0]~0 .register_cascade_mode = "off";
defparam \Z80|asu|c[0]~0 .sum_lutc_input = "datac";
defparam \Z80|asu|c[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N7
cyclone_lcell \Z80|asu|z[1] (
// Equation(s):
// \Z80|asu|z [1] = \Z80|asu|b1 [1] $ (((\Z80|asu|a1 [1] $ (\Z80|asu|c[0]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [1]),
	.datab(vcc),
	.datac(\Z80|asu|a1 [1]),
	.datad(\Z80|asu|c[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[1] .lut_mask = "a55a";
defparam \Z80|asu|z[1] .operation_mode = "normal";
defparam \Z80|asu|z[1] .output_mode = "comb_only";
defparam \Z80|asu|z[1] .register_cascade_mode = "off";
defparam \Z80|asu|z[1] .sum_lutc_input = "datac";
defparam \Z80|asu|z[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N5
cyclone_lcell \Z80|seq|inst_reg[1] (
// Equation(s):
// \Z80|i[1]~0  = ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[1]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (V1_inst_reg[1])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[1]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[1]~0 ),
	.regout(\Z80|seq|inst_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[1] .lut_mask = "fc30";
defparam \Z80|seq|inst_reg[1] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[1] .output_mode = "comb_only";
defparam \Z80|seq|inst_reg[1] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[1] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y15_N0
cyclone_lcell \Z80|xy3 (
// Equation(s):
// \Z80|xy3~combout  = ((\Z80|i[1]~0  & (\Z80|comb~14_combout  & !\Z80|i[2]~5 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[1]~0 ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|i[2]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|xy3~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|xy3 .lut_mask = "00c0";
defparam \Z80|xy3 .operation_mode = "normal";
defparam \Z80|xy3 .output_mode = "comb_only";
defparam \Z80|xy3 .register_cascade_mode = "off";
defparam \Z80|xy3 .sum_lutc_input = "datac";
defparam \Z80|xy3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N9
cyclone_lcell \Z80|comb~32 (
// Equation(s):
// \Z80|comb~32_combout  = (\Z80|i[0]~4  & (((\Z80|seq|Equal3~3_combout  & \Z80|xy3~combout ))))

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(vcc),
	.datac(\Z80|seq|Equal3~3_combout ),
	.datad(\Z80|xy3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~32 .lut_mask = "a000";
defparam \Z80|comb~32 .operation_mode = "normal";
defparam \Z80|comb~32 .output_mode = "comb_only";
defparam \Z80|comb~32 .register_cascade_mode = "off";
defparam \Z80|comb~32 .sum_lutc_input = "datac";
defparam \Z80|comb~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N5
cyclone_lcell \Z80|asu_i[1]~4 (
// Equation(s):
// \Z80|asu_i[1]~4_combout  = (\Z80|seq|Equal1~0_combout  & (((\Z80|i_push~0_combout )) # (!\Z80|comb~33_combout ))) # (!\Z80|seq|Equal1~0_combout  & (\Z80|seq|Equal3~0_combout  & ((\Z80|i_push~0_combout ) # (!\Z80|comb~33_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|comb~33_combout ),
	.datac(\Z80|seq|Equal3~0_combout ),
	.datad(\Z80|i_push~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~4 .lut_mask = "fa32";
defparam \Z80|asu_i[1]~4 .operation_mode = "normal";
defparam \Z80|asu_i[1]~4 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~4 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~4 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N0
cyclone_lcell \Z80|asu_i[1]~5 (
// Equation(s):
// \Z80|asu_i[1]~5_combout  = (!\Z80|seq|sgate  & ((\Z80|comb~32_combout ) # ((\Z80|seq|Equal3~5_combout ) # (\Z80|asu_i[1]~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|comb~32_combout ),
	.datab(\Z80|seq|sgate ),
	.datac(\Z80|seq|Equal3~5_combout ),
	.datad(\Z80|asu_i[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu_i[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu_i[1]~5 .lut_mask = "3332";
defparam \Z80|asu_i[1]~5 .operation_mode = "normal";
defparam \Z80|asu_i[1]~5 .output_mode = "comb_only";
defparam \Z80|asu_i[1]~5 .register_cascade_mode = "off";
defparam \Z80|asu_i[1]~5 .sum_lutc_input = "datac";
defparam \Z80|asu_i[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N0
cyclone_lcell \Z80|asu|b1[7]~6 (
// Equation(s):
// \Z80|asu|b1[7]~6_combout  = (\Z80|Equal5~0_combout  & (((!\Z80|sel3[0]~0_combout  & \Z80|reg_l|Mux0~1 )))) # (!\Z80|Equal5~0_combout  & (\Z80|reg_adrl|q[7]~COMBOUT  & (\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|Equal5~0_combout ),
	.datab(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|reg_l|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1[7]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[7]~6 .lut_mask = "4a40";
defparam \Z80|asu|b1[7]~6 .operation_mode = "normal";
defparam \Z80|asu|b1[7]~6 .output_mode = "comb_only";
defparam \Z80|asu|b1[7]~6 .register_cascade_mode = "off";
defparam \Z80|asu|b1[7]~6 .sum_lutc_input = "datac";
defparam \Z80|asu|b1[7]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N2
cyclone_lcell \Z80|asu|b1[7] (
// Equation(s):
// \Z80|asu|b1 [7] = (\Z80|asu_i[1]~5_combout ) # ((\Z80|asu_i[1]~9_combout ) # ((\Z80|asu_i[1]~7_combout ) # (\Z80|asu|b1[7]~6_combout )))

	.clk(gnd),
	.dataa(\Z80|asu_i[1]~5_combout ),
	.datab(\Z80|asu_i[1]~9_combout ),
	.datac(\Z80|asu_i[1]~7_combout ),
	.datad(\Z80|asu|b1[7]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|b1 [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|b1[7] .lut_mask = "fffe";
defparam \Z80|asu|b1[7] .operation_mode = "normal";
defparam \Z80|asu|b1[7] .output_mode = "comb_only";
defparam \Z80|asu|b1[7] .register_cascade_mode = "off";
defparam \Z80|asu|b1[7] .sum_lutc_input = "datac";
defparam \Z80|asu|b1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N1
cyclone_lcell \Z80|asu|c~8 (
// Equation(s):
// \Z80|asu|c~8_combout  = (\Z80|asu|a1 [6] & ((\Z80|asu|b1 [6]) # ((\Z80|asu|a1 [5] & \Z80|asu|b1 [5])))) # (!\Z80|asu|a1 [6] & (\Z80|asu|a1 [5] & (\Z80|asu|b1 [5] & \Z80|asu|b1 [6])))

	.clk(gnd),
	.dataa(\Z80|asu|a1 [5]),
	.datab(\Z80|asu|a1 [6]),
	.datac(\Z80|asu|b1 [5]),
	.datad(\Z80|asu|b1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c~8 .lut_mask = "ec80";
defparam \Z80|asu|c~8 .operation_mode = "normal";
defparam \Z80|asu|c~8 .output_mode = "comb_only";
defparam \Z80|asu|c~8 .register_cascade_mode = "off";
defparam \Z80|asu|c~8 .sum_lutc_input = "datac";
defparam \Z80|asu|c~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y16_N1
cyclone_lcell \Z80|asu|c[6]~10 (
// Equation(s):
// \Z80|asu|c[6]~10_combout  = (\Z80|asu|c[6]~7_combout ) # ((\Z80|asu|b1 [4] & ((\Z80|asu|a1 [4]) # (\Z80|asu|c[7]~9_combout ))) # (!\Z80|asu|b1 [4] & (\Z80|asu|a1 [4] & \Z80|asu|c[7]~9_combout )))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [4]),
	.datab(\Z80|asu|a1 [4]),
	.datac(\Z80|asu|c[7]~9_combout ),
	.datad(\Z80|asu|c[6]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[6]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[6]~10 .lut_mask = "ffe8";
defparam \Z80|asu|c[6]~10 .operation_mode = "normal";
defparam \Z80|asu|c[6]~10 .output_mode = "comb_only";
defparam \Z80|asu|c[6]~10 .register_cascade_mode = "off";
defparam \Z80|asu|c[6]~10 .sum_lutc_input = "datac";
defparam \Z80|asu|c[6]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y16_N7
cyclone_lcell \Z80|asu|c[6]~11 (
// Equation(s):
// \Z80|asu|c[6]~11_combout  = (\Z80|asu|tor [5] & (\Z80|asu|c[6]~10_combout  & ((\Z80|asu|b1 [6]) # (\Z80|asu|a1 [6]))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [6]),
	.datab(\Z80|asu|tor [5]),
	.datac(\Z80|asu|a1 [6]),
	.datad(\Z80|asu|c[6]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|c[6]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|c[6]~11 .lut_mask = "c800";
defparam \Z80|asu|c[6]~11 .operation_mode = "normal";
defparam \Z80|asu|c[6]~11 .output_mode = "comb_only";
defparam \Z80|asu|c[6]~11 .register_cascade_mode = "off";
defparam \Z80|asu|c[6]~11 .sum_lutc_input = "datac";
defparam \Z80|asu|c[6]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y19_N7
cyclone_lcell \Z80|asu|z[7] (
// Equation(s):
// \Z80|asu|z [7] = \Z80|asu|b1 [7] $ (\Z80|asu|a1 [7] $ (((\Z80|asu|c~8_combout ) # (\Z80|asu|c[6]~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|asu|b1 [7]),
	.datab(\Z80|asu|c~8_combout ),
	.datac(\Z80|asu|c[6]~11_combout ),
	.datad(\Z80|asu|a1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|asu|z [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|asu|z[7] .lut_mask = "a956";
defparam \Z80|asu|z[7] .operation_mode = "normal";
defparam \Z80|asu|z[7] .output_mode = "comb_only";
defparam \Z80|asu|z[7] .register_cascade_mode = "off";
defparam \Z80|asu|z[7] .sum_lutc_input = "datac";
defparam \Z80|asu|z[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y15_N9
cyclone_lcell \Z80|comb~22 (
// Equation(s):
// \Z80|comb~22_combout  = (!\Z80|seq|ied~regout  & (!\Z80|seq|icb~regout  & (\Z80|i[7]~2  & \Z80|i[6]~3 )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|i[7]~2 ),
	.datad(\Z80|i[6]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~22 .lut_mask = "1000";
defparam \Z80|comb~22 .operation_mode = "normal";
defparam \Z80|comb~22 .output_mode = "comb_only";
defparam \Z80|comb~22 .register_cascade_mode = "off";
defparam \Z80|comb~22 .sum_lutc_input = "datac";
defparam \Z80|comb~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N5
cyclone_lcell \Z80|always1~2 (
// Equation(s):
// \Z80|always1~2_combout  = (\Z80|seq|Equal1~0_combout  & (\Z80|comb~22_combout  & (\Z80|Decoder2~2_combout  & !\Z80|seq|sgate )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|seq|sgate ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|always1~2 .lut_mask = "0080";
defparam \Z80|always1~2 .operation_mode = "normal";
defparam \Z80|always1~2 .output_mode = "comb_only";
defparam \Z80|always1~2 .register_cascade_mode = "off";
defparam \Z80|always1~2 .sum_lutc_input = "datac";
defparam \Z80|always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N2
cyclone_lcell \Z80|sel_exx (
// Equation(s):
// \Z80|sel_exx~regout  = DFFEAS((!\reset~combout  & (\Z80|sel_exx~regout  $ (((\Z80|always1~2_combout  & \Z80|Decoder1~11_combout ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|always1~2_combout ),
	.datac(\Z80|sel_exx~regout ),
	.datad(\Z80|Decoder1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|sel_exx~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel_exx .lut_mask = "1450";
defparam \Z80|sel_exx .operation_mode = "normal";
defparam \Z80|sel_exx .output_mode = "reg_only";
defparam \Z80|sel_exx .register_cascade_mode = "off";
defparam \Z80|sel_exx .sum_lutc_input = "datac";
defparam \Z80|sel_exx .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N7
cyclone_lcell \Z80|reg_c|q0[3] (
// Equation(s):
// \Z80|reg_c|q0~4  = ((\Z80|load_c~1_combout  & ((\Z80|alu|z [3]))) # (!\Z80|load_c~1_combout  & (\Z80|asu|z [3])))
// \Z80|reg_c|q0 [3] = DFFEAS(\Z80|reg_c|q0~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [3]),
	.datab(\Z80|alu|z [3]),
	.datac(vcc),
	.datad(\Z80|load_c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~4 ),
	.regout(\Z80|reg_c|q0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[3] .lut_mask = "ccaa";
defparam \Z80|reg_c|q0[3] .operation_mode = "normal";
defparam \Z80|reg_c|q0[3] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[3] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[3] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N2
cyclone_lcell \Z80|reg_c|q1[3] (
// Equation(s):
// \Z80|reg_c|q[3]~3  = ((\Z80|sel_exx~regout  & (L2_q1[3])) # (!\Z80|sel_exx~regout  & ((\Z80|reg_c|q0 [3]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|sel_exx~regout ),
	.datac(\Z80|reg_c|q0~4 ),
	.datad(\Z80|reg_c|q0 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[3]~3 ),
	.regout(\Z80|reg_c|q1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[3] .lut_mask = "f3c0";
defparam \Z80|reg_c|q1[3] .operation_mode = "normal";
defparam \Z80|reg_c|q1[3] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[3] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[3] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y19_N2
cyclone_lcell \Z80|Mux20~0 (
// Equation(s):
// \Z80|Mux20~0_combout  = (\Z80|selal[0]~3_combout  & (((!\Z80|selal[1]~0_combout )))) # (!\Z80|selal[0]~3_combout  & ((\Z80|selal[1]~0_combout  & (\Z80|reg_e|q[3]~3 )) # (!\Z80|selal[1]~0_combout  & ((\Z80|reg_spl|q [3])))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[3]~3 ),
	.datab(\Z80|selal[0]~3_combout ),
	.datac(\Z80|reg_spl|q [3]),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux20~0 .lut_mask = "22fc";
defparam \Z80|Mux20~0 .operation_mode = "normal";
defparam \Z80|Mux20~0 .output_mode = "comb_only";
defparam \Z80|Mux20~0 .register_cascade_mode = "off";
defparam \Z80|Mux20~0 .sum_lutc_input = "datac";
defparam \Z80|Mux20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N8
cyclone_lcell \Z80|Mux20~1 (
// Equation(s):
// \Z80|Mux20~1_combout  = (\Z80|Mux20~0_combout  & (((\Z80|reg_l|Mux4~1 ) # (!\Z80|selal[0]~3_combout )))) # (!\Z80|Mux20~0_combout  & (\Z80|reg_c|q[3]~3  & ((\Z80|selal[0]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[3]~3 ),
	.datab(\Z80|reg_l|Mux4~1 ),
	.datac(\Z80|Mux20~0_combout ),
	.datad(\Z80|selal[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux20~1 .lut_mask = "caf0";
defparam \Z80|Mux20~1 .operation_mode = "normal";
defparam \Z80|Mux20~1 .output_mode = "comb_only";
defparam \Z80|Mux20~1 .register_cascade_mode = "off";
defparam \Z80|Mux20~1 .sum_lutc_input = "datac";
defparam \Z80|Mux20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y19_N4
cyclone_lcell \Z80|Mux20~2 (
// Equation(s):
// \Z80|Mux20~2_combout  = (\Z80|selal[1]~0_combout  & ((\Z80|selal[0]~3_combout  & (\Z80|reg_pcl|q [3])) # (!\Z80|selal[0]~3_combout  & ((\Z80|reg_adrl|q [3]))))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_pcl|q [3]))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [3]),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|reg_adrl|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux20~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux20~2 .lut_mask = "aea2";
defparam \Z80|Mux20~2 .operation_mode = "normal";
defparam \Z80|Mux20~2 .output_mode = "comb_only";
defparam \Z80|Mux20~2 .register_cascade_mode = "off";
defparam \Z80|Mux20~2 .sum_lutc_input = "datac";
defparam \Z80|Mux20~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N5
cyclone_lcell \Z80|Mux20~3 (
// Equation(s):
// \Z80|Mux20~3_combout  = ((\Z80|selal[2]~7_combout  & (\Z80|Mux20~1_combout )) # (!\Z80|selal[2]~7_combout  & ((\Z80|Mux20~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\Z80|Mux20~1_combout ),
	.datad(\Z80|Mux20~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux20~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux20~3 .lut_mask = "f3c0";
defparam \Z80|Mux20~3 .operation_mode = "normal";
defparam \Z80|Mux20~3 .output_mode = "comb_only";
defparam \Z80|Mux20~3 .register_cascade_mode = "off";
defparam \Z80|Mux20~3 .sum_lutc_input = "datac";
defparam \Z80|Mux20~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N6
cyclone_lcell \kbd_adr[3] (
// Equation(s):
// kbd_adr[3] = (\Z80|Mux20~3_combout ) # ((!\Z80|Mux17~3_combout  & (\Z80|Mux16~3_combout  & \Equal1~5_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux17~3_combout ),
	.datab(\Z80|Mux20~3_combout ),
	.datac(\Z80|Mux16~3_combout ),
	.datad(\Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(kbd_adr[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \kbd_adr[3] .lut_mask = "dccc";
defparam \kbd_adr[3] .operation_mode = "normal";
defparam \kbd_adr[3] .output_mode = "comb_only";
defparam \kbd_adr[3] .register_cascade_mode = "off";
defparam \kbd_adr[3] .sum_lutc_input = "datac";
defparam \kbd_adr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N7
cyclone_lcell \input_data[6] (
// Equation(s):
// input_data[6] = DFFEAS(((\Z80|Mux17~3_combout  & ((\Z80|Mux16~3_combout ))) # (!\Z80|Mux17~3_combout  & (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [6]))) # (!\Equal1~5_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|keyboard|altsyncram_component|auto_generated|q_b [6]),
	.datab(\Equal1~5_combout ),
	.datac(\Z80|Mux17~3_combout ),
	.datad(\Z80|Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[6] .lut_mask = "f737";
defparam \input_data[6] .operation_mode = "normal";
defparam \input_data[6] .output_mode = "reg_only";
defparam \input_data[6] .register_cascade_mode = "off";
defparam \input_data[6] .sum_lutc_input = "datac";
defparam \input_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N2
cyclone_lcell \Z80|seq|Equal14~0 (
// Equation(s):
// \Z80|seq|Equal14~0_combout  = (\Z80|reg_adrl|q[3]~COMBOUT  & (\Z80|reg_adrl|q[6]~COMBOUT  & (\Z80|reg_adrl|q[7]~COMBOUT  & \Z80|reg_adrl|q[0]~COMBOUT )))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[3]~COMBOUT ),
	.datab(\Z80|reg_adrl|q[6]~COMBOUT ),
	.datac(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[0]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal14~0 .lut_mask = "8000";
defparam \Z80|seq|Equal14~0 .operation_mode = "normal";
defparam \Z80|seq|Equal14~0 .output_mode = "comb_only";
defparam \Z80|seq|Equal14~0 .register_cascade_mode = "off";
defparam \Z80|seq|Equal14~0 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N8
cyclone_lcell \Z80|seq|Equal13~0 (
// Equation(s):
// \Z80|seq|Equal13~0_combout  = (((\Z80|reg_adrl|q[1]~COMBOUT  & !\Z80|reg_adrl|q[2]~COMBOUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[2]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal13~0 .lut_mask = "00f0";
defparam \Z80|seq|Equal13~0 .operation_mode = "normal";
defparam \Z80|seq|Equal13~0 .output_mode = "comb_only";
defparam \Z80|seq|Equal13~0 .register_cascade_mode = "off";
defparam \Z80|seq|Equal13~0 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N7
cyclone_lcell \Z80|seq|Equal13~1 (
// Equation(s):
// \Z80|seq|Equal13~1_combout  = (!\Z80|reg_adrl|q[5]~COMBOUT  & (!\Z80|reg_adrl|q[4]~COMBOUT  & (\Z80|seq|Equal14~0_combout  & \Z80|seq|Equal13~0_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datab(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datac(\Z80|seq|Equal14~0_combout ),
	.datad(\Z80|seq|Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal13~1 .lut_mask = "1000";
defparam \Z80|seq|Equal13~1 .operation_mode = "normal";
defparam \Z80|seq|Equal13~1 .output_mode = "comb_only";
defparam \Z80|seq|Equal13~1 .register_cascade_mode = "off";
defparam \Z80|seq|Equal13~1 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N8
cyclone_lcell \Z80|seq|ied~0 (
// Equation(s):
// \Z80|seq|ied~0_combout  = (\Z80|seq|busack~regout  & (\reset2~regout  & (!\reset1~regout ))) # (!\Z80|seq|busack~regout  & (((\reset2~regout  & !\reset1~regout )) # (!\waitreq~1_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\reset2~regout ),
	.datac(\reset1~regout ),
	.datad(\waitreq~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|ied~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|ied~0 .lut_mask = "0c5d";
defparam \Z80|seq|ied~0 .operation_mode = "normal";
defparam \Z80|seq|ied~0 .output_mode = "comb_only";
defparam \Z80|seq|ied~0 .register_cascade_mode = "off";
defparam \Z80|seq|ied~0 .sum_lutc_input = "datac";
defparam \Z80|seq|ied~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N3
cyclone_lcell \Z80|seq|icb (
// Equation(s):
// \Z80|seq|icb~regout  = DFFEAS((\Z80|seq|idd~3_combout  & ((\Z80|seq|icb~regout ) # ((\Z80|seq|Equal13~1_combout  & \Z80|seq|Equal3~11_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|ied~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|Equal13~1_combout ),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|seq|Equal3~11_combout ),
	.datad(\Z80|seq|idd~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|seq|ied~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|icb~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|icb .lut_mask = "ec00";
defparam \Z80|seq|icb .operation_mode = "normal";
defparam \Z80|seq|icb .output_mode = "reg_only";
defparam \Z80|seq|icb .register_cascade_mode = "off";
defparam \Z80|seq|icb .sum_lutc_input = "datac";
defparam \Z80|seq|icb .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N0
cyclone_lcell \Z80|tmp0~0 (
// Equation(s):
// \Z80|tmp0~0_combout  = (\Z80|seq|icb~regout  & (((\Z80|i[7]~2 ) # (!\Z80|i[6]~3 ))))

	.clk(gnd),
	.dataa(\Z80|seq|icb~regout ),
	.datab(vcc),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|i[7]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp0~0 .lut_mask = "aa0a";
defparam \Z80|tmp0~0 .operation_mode = "normal";
defparam \Z80|tmp0~0 .output_mode = "comb_only";
defparam \Z80|tmp0~0 .register_cascade_mode = "off";
defparam \Z80|tmp0~0 .sum_lutc_input = "datac";
defparam \Z80|tmp0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N1
cyclone_lcell \Z80|tmp0~1 (
// Equation(s):
// \Z80|tmp0~1_combout  = (\Z80|seq|Equal1~0_combout  & (\Z80|tmp0~0_combout  & (!\Z80|seq|sgate  & !\Z80|Decoder2~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal1~0_combout ),
	.datab(\Z80|tmp0~0_combout ),
	.datac(\Z80|seq|sgate ),
	.datad(\Z80|Decoder2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|tmp0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|tmp0~1 .lut_mask = "0008";
defparam \Z80|tmp0~1 .operation_mode = "normal";
defparam \Z80|tmp0~1 .output_mode = "comb_only";
defparam \Z80|tmp0~1 .register_cascade_mode = "off";
defparam \Z80|tmp0~1 .sum_lutc_input = "datac";
defparam \Z80|tmp0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N2
cyclone_lcell \Z80|load_c~0 (
// Equation(s):
// \Z80|load_c~0_combout  = (\Z80|tmp0~1_combout  & ((\Z80|Decoder2~2_combout ) # ((\Z80|Decoder1~14_combout  & \Z80|load_e~0_combout )))) # (!\Z80|tmp0~1_combout  & (\Z80|Decoder1~14_combout  & ((\Z80|load_e~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|tmp0~1_combout ),
	.datab(\Z80|Decoder1~14_combout ),
	.datac(\Z80|Decoder2~2_combout ),
	.datad(\Z80|load_e~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_c~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_c~0 .lut_mask = "eca0";
defparam \Z80|load_c~0 .operation_mode = "normal";
defparam \Z80|load_c~0 .output_mode = "comb_only";
defparam \Z80|load_c~0 .register_cascade_mode = "off";
defparam \Z80|load_c~0 .sum_lutc_input = "datac";
defparam \Z80|load_c~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N1
cyclone_lcell \Z80|load_c~1 (
// Equation(s):
// \Z80|load_c~1_combout  = (\Z80|load_c~0_combout ) # ((\Z80|Decoder1~9_combout  & ((\Z80|comb~58_combout ) # (\Z80|tmp1~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~9_combout ),
	.datab(\Z80|load_c~0_combout ),
	.datac(\Z80|comb~58_combout ),
	.datad(\Z80|tmp1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|load_c~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|load_c~1 .lut_mask = "eeec";
defparam \Z80|load_c~1 .operation_mode = "normal";
defparam \Z80|load_c~1 .output_mode = "comb_only";
defparam \Z80|load_c~1 .register_cascade_mode = "off";
defparam \Z80|load_c~1 .sum_lutc_input = "datac";
defparam \Z80|load_c~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N0
cyclone_lcell \Z80|reg_c|q0[7] (
// Equation(s):
// \Z80|reg_c|q0~8  = (\Z80|load_c~1_combout  & (((\Z80|alu|z[7]~51 )))) # (!\Z80|load_c~1_combout  & (\Z80|asu|z [7]))
// \Z80|reg_c|q0 [7] = DFFEAS(\Z80|reg_c|q0~8 , GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_c|q0[0]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|load_c~1_combout ),
	.datab(\Z80|asu|z [7]),
	.datac(vcc),
	.datad(\Z80|alu|z[7]~51 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_c|q0[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q0~8 ),
	.regout(\Z80|reg_c|q0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q0[7] .lut_mask = "ee44";
defparam \Z80|reg_c|q0[7] .operation_mode = "normal";
defparam \Z80|reg_c|q0[7] .output_mode = "reg_and_comb";
defparam \Z80|reg_c|q0[7] .register_cascade_mode = "off";
defparam \Z80|reg_c|q0[7] .sum_lutc_input = "datac";
defparam \Z80|reg_c|q0[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N8
cyclone_lcell \Z80|reg_c|q1[7] (
// Equation(s):
// \Z80|reg_c|q[7]~7  = ((\Z80|sel_exx~regout  & ((L2_q1[7]))) # (!\Z80|sel_exx~regout  & (\Z80|reg_c|q0 [7])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|reg_c|q0 [7]),
	.datac(\Z80|reg_c|q0~8 ),
	.datad(\Z80|sel_exx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_c|q1[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_c|q[7]~7 ),
	.regout(\Z80|reg_c|q1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_c|q1[7] .lut_mask = "f0cc";
defparam \Z80|reg_c|q1[7] .operation_mode = "normal";
defparam \Z80|reg_c|q1[7] .output_mode = "comb_only";
defparam \Z80|reg_c|q1[7] .register_cascade_mode = "off";
defparam \Z80|reg_c|q1[7] .sum_lutc_input = "qfbk";
defparam \Z80|reg_c|q1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y11_N3
cyclone_lcell \Z80|Mux16~0 (
// Equation(s):
// \Z80|Mux16~0_combout  = (\Z80|selal[0]~3_combout  & (((!\Z80|selal[1]~0_combout )))) # (!\Z80|selal[0]~3_combout  & ((\Z80|selal[1]~0_combout  & ((\Z80|reg_e|q[7]~7 ))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_spl|q [7]))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [7]),
	.datab(\Z80|reg_e|q[7]~7 ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux16~0 .lut_mask = "0cfa";
defparam \Z80|Mux16~0 .operation_mode = "normal";
defparam \Z80|Mux16~0 .output_mode = "comb_only";
defparam \Z80|Mux16~0 .register_cascade_mode = "off";
defparam \Z80|Mux16~0 .sum_lutc_input = "datac";
defparam \Z80|Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y11_N4
cyclone_lcell \Z80|Mux16~1 (
// Equation(s):
// \Z80|Mux16~1_combout  = (\Z80|selal[0]~3_combout  & ((\Z80|Mux16~0_combout  & ((\Z80|reg_l|Mux0~1 ))) # (!\Z80|Mux16~0_combout  & (\Z80|reg_c|q[7]~7 )))) # (!\Z80|selal[0]~3_combout  & (((\Z80|Mux16~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[7]~7 ),
	.datab(\Z80|reg_l|Mux0~1 ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|Mux16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux16~1 .lut_mask = "cfa0";
defparam \Z80|Mux16~1 .operation_mode = "normal";
defparam \Z80|Mux16~1 .output_mode = "comb_only";
defparam \Z80|Mux16~1 .register_cascade_mode = "off";
defparam \Z80|Mux16~1 .sum_lutc_input = "datac";
defparam \Z80|Mux16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N1
cyclone_lcell \Z80|Mux16~2 (
// Equation(s):
// \Z80|Mux16~2_combout  = (\Z80|selal[1]~0_combout  & ((\Z80|selal[0]~3_combout  & (\Z80|reg_pcl|q [7])) # (!\Z80|selal[0]~3_combout  & ((\Z80|reg_adrl|q [7]))))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_pcl|q [7]))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [7]),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|reg_adrl|q [7]),
	.datad(\Z80|selal[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux16~2 .lut_mask = "aae2";
defparam \Z80|Mux16~2 .operation_mode = "normal";
defparam \Z80|Mux16~2 .output_mode = "comb_only";
defparam \Z80|Mux16~2 .register_cascade_mode = "off";
defparam \Z80|Mux16~2 .sum_lutc_input = "datac";
defparam \Z80|Mux16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N2
cyclone_lcell \Z80|Mux16~3 (
// Equation(s):
// \Z80|Mux16~3_combout  = ((\Z80|selal[2]~7_combout  & (\Z80|Mux16~1_combout )) # (!\Z80|selal[2]~7_combout  & ((\Z80|Mux16~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\Z80|Mux16~1_combout ),
	.datad(\Z80|Mux16~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux16~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux16~3 .lut_mask = "f3c0";
defparam \Z80|Mux16~3 .operation_mode = "normal";
defparam \Z80|Mux16~3 .output_mode = "comb_only";
defparam \Z80|Mux16~3 .register_cascade_mode = "off";
defparam \Z80|Mux16~3 .sum_lutc_input = "datac";
defparam \Z80|Mux16~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N3
cyclone_lcell \Z80|Mux21~2 (
// Equation(s):
// \Z80|Mux21~2_combout  = (\Z80|selal[0]~3_combout  & (\Z80|reg_pcl|q [2])) # (!\Z80|selal[0]~3_combout  & ((\Z80|selal[1]~0_combout  & ((\Z80|reg_adrl|q [2]))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_pcl|q [2]))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [2]),
	.datab(\Z80|reg_adrl|q [2]),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux21~2 .lut_mask = "acaa";
defparam \Z80|Mux21~2 .operation_mode = "normal";
defparam \Z80|Mux21~2 .output_mode = "comb_only";
defparam \Z80|Mux21~2 .register_cascade_mode = "off";
defparam \Z80|Mux21~2 .sum_lutc_input = "datac";
defparam \Z80|Mux21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N0
cyclone_lcell \Z80|Mux21~0 (
// Equation(s):
// \Z80|Mux21~0_combout  = (\Z80|selal[0]~3_combout  & (((\Z80|reg_c|q[2]~2 ) # (!\Z80|selal[1]~0_combout )))) # (!\Z80|selal[0]~3_combout  & (\Z80|reg_e|q[2]~2  & ((\Z80|selal[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|selal[0]~3_combout ),
	.datab(\Z80|reg_e|q[2]~2 ),
	.datac(\Z80|reg_c|q[2]~2 ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux21~0 .lut_mask = "e4aa";
defparam \Z80|Mux21~0 .operation_mode = "normal";
defparam \Z80|Mux21~0 .output_mode = "comb_only";
defparam \Z80|Mux21~0 .register_cascade_mode = "off";
defparam \Z80|Mux21~0 .sum_lutc_input = "datac";
defparam \Z80|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N5
cyclone_lcell \Z80|Mux21~1 (
// Equation(s):
// \Z80|Mux21~1_combout  = (\Z80|Mux21~0_combout  & ((\Z80|reg_l|Mux5~1 ) # ((\Z80|selal[1]~0_combout )))) # (!\Z80|Mux21~0_combout  & (((\Z80|reg_spl|q [2] & !\Z80|selal[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_l|Mux5~1 ),
	.datab(\Z80|Mux21~0_combout ),
	.datac(\Z80|reg_spl|q [2]),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux21~1 .lut_mask = "ccb8";
defparam \Z80|Mux21~1 .operation_mode = "normal";
defparam \Z80|Mux21~1 .output_mode = "comb_only";
defparam \Z80|Mux21~1 .register_cascade_mode = "off";
defparam \Z80|Mux21~1 .sum_lutc_input = "datac";
defparam \Z80|Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y15_N2
cyclone_lcell \Z80|Mux21~3 (
// Equation(s):
// \Z80|Mux21~3_combout  = (\Z80|selal[2]~7_combout  & (((\Z80|Mux21~1_combout )))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux21~2_combout ))

	.clk(gnd),
	.dataa(\Z80|selal[2]~7_combout ),
	.datab(\Z80|Mux21~2_combout ),
	.datac(vcc),
	.datad(\Z80|Mux21~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux21~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux21~3 .lut_mask = "ee44";
defparam \Z80|Mux21~3 .operation_mode = "normal";
defparam \Z80|Mux21~3 .output_mode = "comb_only";
defparam \Z80|Mux21~3 .register_cascade_mode = "off";
defparam \Z80|Mux21~3 .sum_lutc_input = "datac";
defparam \Z80|Mux21~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N9
cyclone_lcell \kbd_adr[2] (
// Equation(s):
// kbd_adr[2] = (\Z80|Mux21~3_combout ) # ((\Z80|Mux16~3_combout  & (!\Z80|Mux17~3_combout  & \Equal1~5_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux16~3_combout ),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\Z80|Mux21~3_combout ),
	.datad(\Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(kbd_adr[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \kbd_adr[2] .lut_mask = "f2f0";
defparam \kbd_adr[2] .operation_mode = "normal";
defparam \kbd_adr[2] .output_mode = "comb_only";
defparam \kbd_adr[2] .register_cascade_mode = "off";
defparam \kbd_adr[2] .sum_lutc_input = "datac";
defparam \kbd_adr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N5
cyclone_lcell rd0(
// Equation(s):
// \Z80|seq|comb~2  = ((!\Z80|seq|state [0] & (!\Z80|seq|state [1] & !\Z80|seq|state [2]))) # (!\Z80|seq|state [3])
// \rd0~regout  = DFFEAS(\Z80|seq|comb~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|comb~2 ),
	.regout(\rd0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam rd0.lut_mask = "0f1f";
defparam rd0.operation_mode = "normal";
defparam rd0.output_mode = "reg_and_comb";
defparam rd0.register_cascade_mode = "off";
defparam rd0.sum_lutc_input = "datac";
defparam rd0.synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N0
cyclone_lcell port40h0(
// Equation(s):
// \Equal1~4  = (!\Z80|Mux18~3_combout  & (!\Z80|Mux16~3_combout  & (!\Z80|Mux19~3_combout  & \Z80|Mux17~3_combout )))
// \port40h0~regout  = DFFEAS(\Equal1~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux18~3_combout ),
	.datab(\Z80|Mux16~3_combout ),
	.datac(\Z80|Mux19~3_combout ),
	.datad(\Z80|Mux17~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~4 ),
	.regout(\port40h0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam port40h0.lut_mask = "0100";
defparam port40h0.operation_mode = "normal";
defparam port40h0.output_mode = "reg_and_comb";
defparam port40h0.register_cascade_mode = "off";
defparam port40h0.sum_lutc_input = "datac";
defparam port40h0.synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N3
cyclone_lcell iorq0(
// Equation(s):
// \always3~0  = (!\Z80|seq|Equal0~0_combout  & (\rd0~regout  & (iorq0 & \port40h0~regout )))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|Equal0~0_combout ),
	.datab(\rd0~regout ),
	.datac(\Z80|seq|Equal0~0_combout ),
	.datad(\port40h0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always3~0 ),
	.regout(\iorq0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam iorq0.lut_mask = "4000";
defparam iorq0.operation_mode = "normal";
defparam iorq0.output_mode = "comb_only";
defparam iorq0.register_cascade_mode = "off";
defparam iorq0.sum_lutc_input = "qfbk";
defparam iorq0.synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y12_N9
cyclone_lcell \vrtc[0] (
// Equation(s):
// vrtc[0] = DFFEAS(((vrtc[0] $ (\always3~0 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vrtc[0]),
	.datad(\always3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(vrtc[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vrtc[0] .lut_mask = "0ff0";
defparam \vrtc[0] .operation_mode = "normal";
defparam \vrtc[0] .output_mode = "reg_only";
defparam \vrtc[0] .register_cascade_mode = "off";
defparam \vrtc[0] .sum_lutc_input = "datac";
defparam \vrtc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N5
cyclone_lcell \vrtc[1] (
// Equation(s):
// vrtc[1] = DFFEAS(vrtc[0] $ ((vrtc[1])), GLOBAL(\I_CLK_21M~combout ), VCC, , \always3~0 , , , , )
// \vrtc[1]~9  = CARRY((vrtc[0] & (vrtc[1])))
// \vrtc[1]~9COUT1_17  = CARRY((vrtc[0] & (vrtc[1])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vrtc[0]),
	.datab(vrtc[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(vrtc[1]),
	.cout(),
	.cout0(\vrtc[1]~9 ),
	.cout1(\vrtc[1]~9COUT1_17 ));
// synopsys translate_off
defparam \vrtc[1] .lut_mask = "6688";
defparam \vrtc[1] .operation_mode = "arithmetic";
defparam \vrtc[1] .output_mode = "reg_only";
defparam \vrtc[1] .register_cascade_mode = "off";
defparam \vrtc[1] .sum_lutc_input = "datac";
defparam \vrtc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N6
cyclone_lcell \vrtc[2] (
// Equation(s):
// vrtc[2] = DFFEAS(vrtc[2] $ ((((\vrtc[1]~9 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \always3~0 , , , , )
// \vrtc[2]~7  = CARRY(((!\vrtc[1]~9 )) # (!vrtc[2]))
// \vrtc[2]~7COUT1_19  = CARRY(((!\vrtc[1]~9COUT1_17 )) # (!vrtc[2]))

	.clk(\I_CLK_21M~combout ),
	.dataa(vrtc[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0 ),
	.cin(gnd),
	.cin0(\vrtc[1]~9 ),
	.cin1(\vrtc[1]~9COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(vrtc[2]),
	.cout(),
	.cout0(\vrtc[2]~7 ),
	.cout1(\vrtc[2]~7COUT1_19 ));
// synopsys translate_off
defparam \vrtc[2] .cin0_used = "true";
defparam \vrtc[2] .cin1_used = "true";
defparam \vrtc[2] .lut_mask = "5a5f";
defparam \vrtc[2] .operation_mode = "arithmetic";
defparam \vrtc[2] .output_mode = "reg_only";
defparam \vrtc[2] .register_cascade_mode = "off";
defparam \vrtc[2] .sum_lutc_input = "cin";
defparam \vrtc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N7
cyclone_lcell \vrtc[3] (
// Equation(s):
// vrtc[3] = DFFEAS(vrtc[3] $ ((((!\vrtc[2]~7 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \always3~0 , , , , )
// \vrtc[3]~5  = CARRY((vrtc[3] & ((!\vrtc[2]~7 ))))
// \vrtc[3]~5COUT1_21  = CARRY((vrtc[3] & ((!\vrtc[2]~7COUT1_19 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vrtc[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0 ),
	.cin(gnd),
	.cin0(\vrtc[2]~7 ),
	.cin1(\vrtc[2]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(vrtc[3]),
	.cout(),
	.cout0(\vrtc[3]~5 ),
	.cout1(\vrtc[3]~5COUT1_21 ));
// synopsys translate_off
defparam \vrtc[3] .cin0_used = "true";
defparam \vrtc[3] .cin1_used = "true";
defparam \vrtc[3] .lut_mask = "a50a";
defparam \vrtc[3] .operation_mode = "arithmetic";
defparam \vrtc[3] .output_mode = "reg_only";
defparam \vrtc[3] .register_cascade_mode = "off";
defparam \vrtc[3] .sum_lutc_input = "cin";
defparam \vrtc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N8
cyclone_lcell \vrtc[4] (
// Equation(s):
// vrtc[4] = DFFEAS((vrtc[4] $ ((\vrtc[3]~5 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \always3~0 , , , , )
// \vrtc[4]~3  = CARRY(((!\vrtc[3]~5 ) # (!vrtc[4])))
// \vrtc[4]~3COUT1_23  = CARRY(((!\vrtc[3]~5COUT1_21 ) # (!vrtc[4])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vrtc[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0 ),
	.cin(gnd),
	.cin0(\vrtc[3]~5 ),
	.cin1(\vrtc[3]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(vrtc[4]),
	.cout(),
	.cout0(\vrtc[4]~3 ),
	.cout1(\vrtc[4]~3COUT1_23 ));
// synopsys translate_off
defparam \vrtc[4] .cin0_used = "true";
defparam \vrtc[4] .cin1_used = "true";
defparam \vrtc[4] .lut_mask = "3c3f";
defparam \vrtc[4] .operation_mode = "arithmetic";
defparam \vrtc[4] .output_mode = "reg_only";
defparam \vrtc[4] .register_cascade_mode = "off";
defparam \vrtc[4] .sum_lutc_input = "cin";
defparam \vrtc[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N9
cyclone_lcell \vrtc[5] (
// Equation(s):
// vrtc[5] = DFFEAS(vrtc[5] $ ((((!\vrtc[4]~3 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \always3~0 , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vrtc[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0 ),
	.cin(gnd),
	.cin0(\vrtc[4]~3 ),
	.cin1(\vrtc[4]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(vrtc[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vrtc[5] .cin0_used = "true";
defparam \vrtc[5] .cin1_used = "true";
defparam \vrtc[5] .lut_mask = "a5a5";
defparam \vrtc[5] .operation_mode = "normal";
defparam \vrtc[5] .output_mode = "reg_only";
defparam \vrtc[5] .register_cascade_mode = "off";
defparam \vrtc[5] .sum_lutc_input = "cin";
defparam \vrtc[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N0
cyclone_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (vrtc[5]) # ((\Z80|selal[2]~7_combout  & ((\Z80|Mux16~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux16~2_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux16~2_combout ),
	.datab(\Z80|Mux16~1_combout ),
	.datac(vrtc[5]),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "fcfa";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N4
cyclone_lcell \input_data[5] (
// Equation(s):
// input_data[5] = DFFEAS(((\Z80|Mux17~3_combout  & ((\Mux2~0_combout ))) # (!\Z80|Mux17~3_combout  & (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [5]))) # (!\Equal1~5_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|keyboard|altsyncram_component|auto_generated|q_b [5]),
	.datab(\Equal1~5_combout ),
	.datac(\Z80|Mux17~3_combout ),
	.datad(\Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[5] .lut_mask = "f737";
defparam \input_data[5] .operation_mode = "normal";
defparam \input_data[5] .output_mode = "reg_only";
defparam \input_data[5] .register_cascade_mode = "off";
defparam \input_data[5] .sum_lutc_input = "datac";
defparam \input_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N1
cyclone_lcell \Z80|seq|Equal15~0 (
// Equation(s):
// \Z80|seq|Equal15~0_combout  = ((!\Z80|reg_adrl|q[4]~COMBOUT  & (\Z80|reg_adrl|q[5]~COMBOUT  & \Z80|seq|Equal14~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datac(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datad(\Z80|seq|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal15~0 .lut_mask = "3000";
defparam \Z80|seq|Equal15~0 .operation_mode = "normal";
defparam \Z80|seq|Equal15~0 .output_mode = "comb_only";
defparam \Z80|seq|Equal15~0 .register_cascade_mode = "off";
defparam \Z80|seq|Equal15~0 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N0
cyclone_lcell \Z80|seq|ied (
// Equation(s):
// \Z80|seq|ied~regout  = DFFEAS((\Z80|seq|idd~3_combout  & ((\Z80|seq|ied~regout ) # ((\Z80|seq|Equal15~0_combout  & \Z80|seq|Equal3~11_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|ied~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|seq|Equal15~0_combout ),
	.datac(\Z80|seq|Equal3~11_combout ),
	.datad(\Z80|seq|idd~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|seq|ied~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|ied~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|ied .lut_mask = "ea00";
defparam \Z80|seq|ied .operation_mode = "normal";
defparam \Z80|seq|ied .output_mode = "reg_only";
defparam \Z80|seq|ied .register_cascade_mode = "off";
defparam \Z80|seq|ied .sum_lutc_input = "datac";
defparam \Z80|seq|ied .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N7
cyclone_lcell \Z80|arith16 (
// Equation(s):
// \Z80|arith16~combout  = (\Z80|seq|ied~regout  & (\Z80|i[6]~3  & (\Z80|Decoder2~5_combout  & !\Z80|i[7]~2 )))

	.clk(gnd),
	.dataa(\Z80|seq|ied~regout ),
	.datab(\Z80|i[6]~3 ),
	.datac(\Z80|Decoder2~5_combout ),
	.datad(\Z80|i[7]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|arith16~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|arith16 .lut_mask = "0080";
defparam \Z80|arith16 .operation_mode = "normal";
defparam \Z80|arith16 .output_mode = "comb_only";
defparam \Z80|arith16 .register_cascade_mode = "off";
defparam \Z80|arith16 .sum_lutc_input = "datac";
defparam \Z80|arith16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N4
cyclone_lcell \Z80|sel3[0]~0 (
// Equation(s):
// \Z80|sel3[0]~0_combout  = (!\Z80|arith16~combout  & (((!\Z80|Decoder2~2_combout ) # (!\Z80|hv2~0_combout )) # (!\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|arith16~combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|Decoder2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel3[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel3[0]~0 .lut_mask = "1555";
defparam \Z80|sel3[0]~0 .operation_mode = "normal";
defparam \Z80|sel3[0]~0 .output_mode = "comb_only";
defparam \Z80|sel3[0]~0 .register_cascade_mode = "off";
defparam \Z80|sel3[0]~0 .sum_lutc_input = "datac";
defparam \Z80|sel3[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y20_N5
cyclone_lcell \Z80|loadal (
// Equation(s):
// \Z80|loadal~combout  = ((\Z80|loada_hl~2_combout ) # ((\Z80|seq|s_if~combout  & !\Z80|sel3[0]~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|s_if~combout ),
	.datab(vcc),
	.datac(\Z80|sel3[0]~0_combout ),
	.datad(\Z80|loada_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|loadal~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|loadal .lut_mask = "ff0a";
defparam \Z80|loadal .operation_mode = "normal";
defparam \Z80|loadal .output_mode = "comb_only";
defparam \Z80|loadal .register_cascade_mode = "off";
defparam \Z80|loadal .sum_lutc_input = "datac";
defparam \Z80|loadal .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y18_N6
cyclone_lcell \Z80|reg_l|q1[1] (
// Equation(s):
// \Z80|reg_l|q1 [1] = DFFEAS((\Z80|loadal~combout  & (((\Z80|asu|z [1])))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q1 [1])), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q1[0]~0_combout , \Z80|alu|z[1]~44 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|loadal~combout ),
	.datab(\Z80|reg_e|q1 [1]),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|asu|z [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q1[1] .lut_mask = "ee44";
defparam \Z80|reg_l|q1[1] .operation_mode = "normal";
defparam \Z80|reg_l|q1[1] .output_mode = "reg_only";
defparam \Z80|reg_l|q1[1] .register_cascade_mode = "off";
defparam \Z80|reg_l|q1[1] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y20_N2
cyclone_lcell \Z80|reg_l|qx~3 (
// Equation(s):
// \Z80|reg_l|qx~3_combout  = ((\Z80|loadal~combout  & ((\Z80|asu|z [1]))) # (!\Z80|loadal~combout  & (\Z80|reg_e|q[1]~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|reg_e|q[1]~1 ),
	.datac(\Z80|asu|z [1]),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~3 .lut_mask = "f0cc";
defparam \Z80|reg_l|qx~3 .operation_mode = "normal";
defparam \Z80|reg_l|qx~3 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~3 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~3 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y13_N6
cyclone_lcell \Z80|reg_l|qx~4 (
// Equation(s):
// \Z80|reg_l|qx~4_combout  = ((\Z80|load_l~2_combout  & (\Z80|alu|z[1]~44 )) # (!\Z80|load_l~2_combout  & ((\Z80|reg_l|qx~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|load_l~2_combout ),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|reg_l|qx~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|qx~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx~4 .lut_mask = "f3c0";
defparam \Z80|reg_l|qx~4 .operation_mode = "normal";
defparam \Z80|reg_l|qx~4 .output_mode = "comb_only";
defparam \Z80|reg_l|qx~4 .register_cascade_mode = "off";
defparam \Z80|reg_l|qx~4 .sum_lutc_input = "datac";
defparam \Z80|reg_l|qx~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y18_N9
cyclone_lcell \Z80|reg_l|q0[1] (
// Equation(s):
// \Z80|reg_l|q0 [1] = DFFEAS(((\Z80|loadal~combout  & (\Z80|asu|z [1])) # (!\Z80|loadal~combout  & ((\Z80|reg_e|q0 [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_l|q0[0]~2_combout , \Z80|alu|z[1]~44 , , , \Z80|load_l~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|asu|z [1]),
	.datab(\Z80|reg_e|q0 [1]),
	.datac(\Z80|alu|z[1]~44 ),
	.datad(\Z80|loadal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Z80|load_l~2_combout ),
	.ena(\Z80|reg_l|q0[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_l|q0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|q0[1] .lut_mask = "aacc";
defparam \Z80|reg_l|q0[1] .operation_mode = "normal";
defparam \Z80|reg_l|q0[1] .output_mode = "reg_only";
defparam \Z80|reg_l|q0[1] .register_cascade_mode = "off";
defparam \Z80|reg_l|q0[1] .sum_lutc_input = "datac";
defparam \Z80|reg_l|q0[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y13_N0
cyclone_lcell \Z80|reg_l|qx[1] (
// Equation(s):
// \Z80|reg_l|Mux6~0  = (\Z80|reg_l|q~1_combout  & (((P2_qx[1]) # (\Z80|reg_l|q~2_combout )))) # (!\Z80|reg_l|q~1_combout  & (\Z80|reg_l|q0 [1] & ((!\Z80|reg_l|q~2_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q~1_combout ),
	.datab(\Z80|reg_l|q0 [1]),
	.datac(\Z80|reg_l|qx~4_combout ),
	.datad(\Z80|reg_l|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qx[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux6~0 ),
	.regout(\Z80|reg_l|qx [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qx[1] .lut_mask = "aae4";
defparam \Z80|reg_l|qx[1] .operation_mode = "normal";
defparam \Z80|reg_l|qx[1] .output_mode = "comb_only";
defparam \Z80|reg_l|qx[1] .register_cascade_mode = "off";
defparam \Z80|reg_l|qx[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y13_N1
cyclone_lcell \Z80|reg_l|qy[1] (
// Equation(s):
// \Z80|reg_l|Mux6~1  = (\Z80|reg_l|q~2_combout  & ((\Z80|reg_l|Mux6~0  & ((P2_qy[1]))) # (!\Z80|reg_l|Mux6~0  & (\Z80|reg_l|q1 [1])))) # (!\Z80|reg_l|q~2_combout  & (((\Z80|reg_l|Mux6~0 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_l|q1 [1]),
	.datab(\Z80|reg_l|q~2_combout ),
	.datac(\Z80|reg_l|qx~4_combout ),
	.datad(\Z80|reg_l|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|reg_l|qy[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|reg_l|Mux6~1 ),
	.regout(\Z80|reg_l|qy [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_l|qy[1] .lut_mask = "f388";
defparam \Z80|reg_l|qy[1] .operation_mode = "normal";
defparam \Z80|reg_l|qy[1] .output_mode = "comb_only";
defparam \Z80|reg_l|qy[1] .register_cascade_mode = "off";
defparam \Z80|reg_l|qy[1] .sum_lutc_input = "qfbk";
defparam \Z80|reg_l|qy[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y13_N3
cyclone_lcell \Z80|Mux22~0 (
// Equation(s):
// \Z80|Mux22~0_combout  = (\Z80|selal[1]~0_combout  & (((\Z80|reg_e|q[1]~1  & !\Z80|selal[0]~3_combout )))) # (!\Z80|selal[1]~0_combout  & ((\Z80|reg_spl|q [1]) # ((\Z80|selal[0]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_spl|q [1]),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|reg_e|q[1]~1 ),
	.datad(\Z80|selal[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux22~0 .lut_mask = "33e2";
defparam \Z80|Mux22~0 .operation_mode = "normal";
defparam \Z80|Mux22~0 .output_mode = "comb_only";
defparam \Z80|Mux22~0 .register_cascade_mode = "off";
defparam \Z80|Mux22~0 .sum_lutc_input = "datac";
defparam \Z80|Mux22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N9
cyclone_lcell \Z80|Mux22~1 (
// Equation(s):
// \Z80|Mux22~1_combout  = (\Z80|selal[0]~3_combout  & ((\Z80|Mux22~0_combout  & (\Z80|reg_l|Mux6~1 )) # (!\Z80|Mux22~0_combout  & ((\Z80|reg_c|q[1]~1 ))))) # (!\Z80|selal[0]~3_combout  & (((\Z80|Mux22~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_l|Mux6~1 ),
	.datab(\Z80|selal[0]~3_combout ),
	.datac(\Z80|reg_c|q[1]~1 ),
	.datad(\Z80|Mux22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux22~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux22~1 .lut_mask = "bbc0";
defparam \Z80|Mux22~1 .operation_mode = "normal";
defparam \Z80|Mux22~1 .output_mode = "comb_only";
defparam \Z80|Mux22~1 .register_cascade_mode = "off";
defparam \Z80|Mux22~1 .sum_lutc_input = "datac";
defparam \Z80|Mux22~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y19_N5
cyclone_lcell \Z80|Mux22~2 (
// Equation(s):
// \Z80|Mux22~2_combout  = (\Z80|selal[1]~0_combout  & ((\Z80|selal[0]~3_combout  & (\Z80|reg_pcl|q [1])) # (!\Z80|selal[0]~3_combout  & ((\Z80|reg_adrl|q [1]))))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_pcl|q [1]))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [1]),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|reg_adrl|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux22~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux22~2 .lut_mask = "aea2";
defparam \Z80|Mux22~2 .operation_mode = "normal";
defparam \Z80|Mux22~2 .output_mode = "comb_only";
defparam \Z80|Mux22~2 .register_cascade_mode = "off";
defparam \Z80|Mux22~2 .sum_lutc_input = "datac";
defparam \Z80|Mux22~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N2
cyclone_lcell \Z80|Mux22~3 (
// Equation(s):
// \Z80|Mux22~3_combout  = ((\Z80|selal[2]~7_combout  & (\Z80|Mux22~1_combout )) # (!\Z80|selal[2]~7_combout  & ((\Z80|Mux22~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\Z80|Mux22~1_combout ),
	.datad(\Z80|Mux22~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux22~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux22~3 .lut_mask = "f3c0";
defparam \Z80|Mux22~3 .operation_mode = "normal";
defparam \Z80|Mux22~3 .output_mode = "comb_only";
defparam \Z80|Mux22~3 .register_cascade_mode = "off";
defparam \Z80|Mux22~3 .sum_lutc_input = "datac";
defparam \Z80|Mux22~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N3
cyclone_lcell \kbd_adr[1] (
// Equation(s):
// kbd_adr[1] = (\Z80|Mux22~3_combout ) # ((\Equal1~5_combout  & (!\Z80|Mux17~3_combout  & \Z80|Mux16~3_combout )))

	.clk(gnd),
	.dataa(\Equal1~5_combout ),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\Z80|Mux22~3_combout ),
	.datad(\Z80|Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(kbd_adr[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \kbd_adr[1] .lut_mask = "f2f0";
defparam \kbd_adr[1] .operation_mode = "normal";
defparam \kbd_adr[1] .output_mode = "comb_only";
defparam \kbd_adr[1] .register_cascade_mode = "off";
defparam \kbd_adr[1] .sum_lutc_input = "datac";
defparam \kbd_adr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N2
cyclone_lcell \input_data[3] (
// Equation(s):
// input_data[3] = DFFEAS((\Z80|Mux17~3_combout ) # (((\Z80|Mux18~3_combout ) # (\Z80|Mux19~3_combout )) # (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [3])), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux17~3_combout ),
	.datab(\ukp|keyboard|altsyncram_component|auto_generated|q_b [3]),
	.datac(\Z80|Mux18~3_combout ),
	.datad(\Z80|Mux19~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[3] .lut_mask = "fffb";
defparam \input_data[3] .operation_mode = "normal";
defparam \input_data[3] .output_mode = "reg_only";
defparam \input_data[3] .register_cascade_mode = "off";
defparam \input_data[3] .sum_lutc_input = "datac";
defparam \input_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y14_N1
cyclone_lcell \Z80|i_push~0 (
// Equation(s):
// \Z80|i_push~0_combout  = ((!\Z80|i[3]~7  & (\Z80|Decoder2~4_combout  & \Z80|comb~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|Decoder2~4_combout ),
	.datad(\Z80|comb~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_push~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_push~0 .lut_mask = "3000";
defparam \Z80|i_push~0 .operation_mode = "normal";
defparam \Z80|i_push~0 .output_mode = "comb_only";
defparam \Z80|i_push~0 .register_cascade_mode = "off";
defparam \Z80|i_push~0 .sum_lutc_input = "datac";
defparam \Z80|i_push~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N9
cyclone_lcell \Z80|mw2~0 (
// Equation(s):
// \Z80|mw2~0_combout  = ((!\Z80|Decoder2~1_combout  & ((!\Z80|i_neg~0_combout ) # (!\Z80|Mux49~2_combout )))) # (!\Z80|comb~22_combout )

	.clk(gnd),
	.dataa(\Z80|Decoder2~1_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Mux49~2_combout ),
	.datad(\Z80|i_neg~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mw2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mw2~0 .lut_mask = "3777";
defparam \Z80|mw2~0 .operation_mode = "normal";
defparam \Z80|mw2~0 .output_mode = "comb_only";
defparam \Z80|mw2~0 .register_cascade_mode = "off";
defparam \Z80|mw2~0 .sum_lutc_input = "datac";
defparam \Z80|mw2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N1
cyclone_lcell \Z80|i_call~0 (
// Equation(s):
// \Z80|i_call~0_combout  = (\Z80|Decoder1~15_combout  & (\Z80|comb~22_combout  & (\Z80|Decoder2~4_combout  & \Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~15_combout ),
	.datab(\Z80|comb~22_combout ),
	.datac(\Z80|Decoder2~4_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_call~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_call~0 .lut_mask = "8000";
defparam \Z80|i_call~0 .operation_mode = "normal";
defparam \Z80|i_call~0 .output_mode = "comb_only";
defparam \Z80|i_call~0 .register_cascade_mode = "off";
defparam \Z80|i_call~0 .sum_lutc_input = "datac";
defparam \Z80|i_call~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N2
cyclone_lcell \Z80|mw2~1 (
// Equation(s):
// \Z80|mw2~1_combout  = (!\Z80|i_push~0_combout  & (((\Z80|mw2~0_combout  & !\Z80|i_call~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_push~0_combout ),
	.datab(vcc),
	.datac(\Z80|mw2~0_combout ),
	.datad(\Z80|i_call~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mw2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mw2~1 .lut_mask = "0050";
defparam \Z80|mw2~1 .operation_mode = "normal";
defparam \Z80|mw2~1 .output_mode = "comb_only";
defparam \Z80|mw2~1 .register_cascade_mode = "off";
defparam \Z80|mw2~1 .sum_lutc_input = "datac";
defparam \Z80|mw2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y14_N3
cyclone_lcell \Z80|mw2~3 (
// Equation(s):
// \Z80|mw2~3_combout  = ((\Z80|i_exsphl~combout ) # ((!\Z80|mw2~2_combout ))) # (!\Z80|mw2~1_combout )

	.clk(gnd),
	.dataa(\Z80|mw2~1_combout ),
	.datab(\Z80|i_exsphl~combout ),
	.datac(vcc),
	.datad(\Z80|mw2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mw2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mw2~3 .lut_mask = "ddff";
defparam \Z80|mw2~3 .operation_mode = "normal";
defparam \Z80|mw2~3 .output_mode = "comb_only";
defparam \Z80|mw2~3 .register_cascade_mode = "off";
defparam \Z80|mw2~3 .sum_lutc_input = "datac";
defparam \Z80|mw2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N9
cyclone_lcell \Z80|i_out (
// Equation(s):
// \Z80|i_out~combout  = (\Z80|i_outna~0_combout ) # ((\Z80|i_outblock~combout ) # ((\Z80|Decoder2~2_combout  & \Z80|comb~17_combout )))

	.clk(gnd),
	.dataa(\Z80|i_outna~0_combout ),
	.datab(\Z80|Decoder2~2_combout ),
	.datac(\Z80|i_outblock~combout ),
	.datad(\Z80|comb~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_out~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_out .lut_mask = "fefa";
defparam \Z80|i_out .operation_mode = "normal";
defparam \Z80|i_out .output_mode = "comb_only";
defparam \Z80|i_out .register_cascade_mode = "off";
defparam \Z80|i_out .sum_lutc_input = "datac";
defparam \Z80|i_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N5
cyclone_lcell \Z80|i_in (
// Equation(s):
// \Z80|i_in~combout  = (\Z80|i_inan~0_combout ) # ((\Z80|i_inblock~combout ) # ((\Z80|Decoder2~6_combout  & \Z80|comb~17_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder2~6_combout ),
	.datab(\Z80|comb~17_combout ),
	.datac(\Z80|i_inan~0_combout ),
	.datad(\Z80|i_inblock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_in~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_in .lut_mask = "fff8";
defparam \Z80|i_in .operation_mode = "normal";
defparam \Z80|i_in .output_mode = "comb_only";
defparam \Z80|i_in .register_cascade_mode = "off";
defparam \Z80|i_in .sum_lutc_input = "datac";
defparam \Z80|i_in .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N3
cyclone_lcell \Z80|seq|always0~4 (
// Equation(s):
// \Z80|seq|always0~4_combout  = (((!\Z80|i_out~combout  & !\Z80|i_in~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|i_out~combout ),
	.datad(\Z80|i_in~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~4 .lut_mask = "000f";
defparam \Z80|seq|always0~4 .operation_mode = "normal";
defparam \Z80|seq|always0~4 .output_mode = "comb_only";
defparam \Z80|seq|always0~4 .register_cascade_mode = "off";
defparam \Z80|seq|always0~4 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N2
cyclone_lcell \Z80|i_ldnna~0 (
// Equation(s):
// \Z80|i_ldnna~0_combout  = (!\Z80|i[3]~7  & (\Z80|Decoder2~5_combout  & (\Z80|hv2~0_combout  & \Z80|d_f~4_combout )))

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|Decoder2~5_combout ),
	.datac(\Z80|hv2~0_combout ),
	.datad(\Z80|d_f~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i_ldnna~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|i_ldnna~0 .lut_mask = "4000";
defparam \Z80|i_ldnna~0 .operation_mode = "normal";
defparam \Z80|i_ldnna~0 .output_mode = "comb_only";
defparam \Z80|i_ldnna~0 .register_cascade_mode = "off";
defparam \Z80|i_ldnna~0 .sum_lutc_input = "datac";
defparam \Z80|i_ldnna~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y11_N9
cyclone_lcell \Z80|comb~41 (
// Equation(s):
// \Z80|comb~41_combout  = (\Z80|sel1[0]~0_combout  & (!\Z80|i_ldhlr~0_combout  & (\Z80|sel1_a~0_combout  & !\Z80|i_ldnna~0_combout )))

	.clk(gnd),
	.dataa(\Z80|sel1[0]~0_combout ),
	.datab(\Z80|i_ldhlr~0_combout ),
	.datac(\Z80|sel1_a~0_combout ),
	.datad(\Z80|i_ldnna~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~41 .lut_mask = "0020";
defparam \Z80|comb~41 .operation_mode = "normal";
defparam \Z80|comb~41 .output_mode = "comb_only";
defparam \Z80|comb~41 .register_cascade_mode = "off";
defparam \Z80|comb~41 .sum_lutc_input = "datac";
defparam \Z80|comb~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N0
cyclone_lcell \Z80|mw1~0 (
// Equation(s):
// \Z80|mw1~0_combout  = (!\Z80|i_ldblock~combout  & (((\Z80|comb~18_combout  & \Z80|comb~41_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldblock~combout ),
	.datab(vcc),
	.datac(\Z80|comb~18_combout ),
	.datad(\Z80|comb~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mw1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mw1~0 .lut_mask = "5000";
defparam \Z80|mw1~0 .operation_mode = "normal";
defparam \Z80|mw1~0 .output_mode = "comb_only";
defparam \Z80|mw1~0 .register_cascade_mode = "off";
defparam \Z80|mw1~0 .sum_lutc_input = "datac";
defparam \Z80|mw1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N3
cyclone_lcell \Z80|seq|always0~0 (
// Equation(s):
// \Z80|seq|always0~0_combout  = (\Z80|seq|Equal3~4_combout ) # ((\Z80|seq|Equal3~3_combout ) # ((\Z80|seq|Equal3~2_combout  & \Z80|mw1~0_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~2_combout ),
	.datab(\Z80|seq|Equal3~4_combout ),
	.datac(\Z80|seq|Equal3~3_combout ),
	.datad(\Z80|mw1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~0 .lut_mask = "fefc";
defparam \Z80|seq|always0~0 .operation_mode = "normal";
defparam \Z80|seq|always0~0 .output_mode = "comb_only";
defparam \Z80|seq|always0~0 .register_cascade_mode = "off";
defparam \Z80|seq|always0~0 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N7
cyclone_lcell \Z80|imm2~2 (
// Equation(s):
// \Z80|imm2~2_combout  = ((\Z80|i_ldddnn~combout ) # ((\Z80|i_ldade~0_combout  & \Z80|d_f~4_combout )))

	.clk(gnd),
	.dataa(\Z80|i_ldade~0_combout ),
	.datab(\Z80|d_f~4_combout ),
	.datac(vcc),
	.datad(\Z80|i_ldddnn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm2~2 .lut_mask = "ff88";
defparam \Z80|imm2~2 .operation_mode = "normal";
defparam \Z80|imm2~2 .output_mode = "comb_only";
defparam \Z80|imm2~2 .register_cascade_mode = "off";
defparam \Z80|imm2~2 .sum_lutc_input = "datac";
defparam \Z80|imm2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y14_N8
cyclone_lcell \Z80|imm2~3 (
// Equation(s):
// \Z80|imm2~3_combout  = ((\Z80|sel1[0]~1_combout ) # ((\Z80|imm2~2_combout ) # (!\Z80|imm2~1_combout ))) # (!\Z80|imm2~0_combout )

	.clk(gnd),
	.dataa(\Z80|imm2~0_combout ),
	.datab(\Z80|sel1[0]~1_combout ),
	.datac(\Z80|imm2~2_combout ),
	.datad(\Z80|imm2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm2~3 .lut_mask = "fdff";
defparam \Z80|imm2~3 .operation_mode = "normal";
defparam \Z80|imm2~3 .output_mode = "comb_only";
defparam \Z80|imm2~3 .register_cascade_mode = "off";
defparam \Z80|imm2~3 .sum_lutc_input = "datac";
defparam \Z80|imm2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N2
cyclone_lcell \Z80|mr2~1 (
// Equation(s):
// \Z80|mr2~1_combout  = ((\Z80|Mux49~2_combout  & (\Z80|Decoder2~6_combout  & \Z80|comb~22_combout ))) # (!\Z80|mr2~0_combout )

	.clk(gnd),
	.dataa(\Z80|Mux49~2_combout ),
	.datab(\Z80|Decoder2~6_combout ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|mr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mr2~1 .lut_mask = "80ff";
defparam \Z80|mr2~1 .operation_mode = "normal";
defparam \Z80|mr2~1 .output_mode = "comb_only";
defparam \Z80|mr2~1 .register_cascade_mode = "off";
defparam \Z80|mr2~1 .sum_lutc_input = "datac";
defparam \Z80|mr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N3
cyclone_lcell \Z80|mr2 (
// Equation(s):
// \Z80|mr2~combout  = ((\Z80|i_pop~0_combout ) # ((\Z80|i_exsphl~combout ) # (\Z80|mr2~1_combout ))) # (!\Z80|asu_ci~0_combout )

	.clk(gnd),
	.dataa(\Z80|asu_ci~0_combout ),
	.datab(\Z80|i_pop~0_combout ),
	.datac(\Z80|i_exsphl~combout ),
	.datad(\Z80|mr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mr2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mr2 .lut_mask = "fffd";
defparam \Z80|mr2 .operation_mode = "normal";
defparam \Z80|mr2 .output_mode = "comb_only";
defparam \Z80|mr2 .register_cascade_mode = "off";
defparam \Z80|mr2 .sum_lutc_input = "datac";
defparam \Z80|mr2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N0
cyclone_lcell \Z80|mr1~0 (
// Equation(s):
// \Z80|mr1~0_combout  = (((\Z80|i[5]~1  & !\Z80|i[4]~6 )) # (!\Z80|i_ldade~0_combout )) # (!\Z80|i[3]~7 )

	.clk(gnd),
	.dataa(\Z80|i[3]~7 ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|i_ldade~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mr1~0 .lut_mask = "5dff";
defparam \Z80|mr1~0 .operation_mode = "normal";
defparam \Z80|mr1~0 .output_mode = "comb_only";
defparam \Z80|mr1~0 .register_cascade_mode = "off";
defparam \Z80|mr1~0 .sum_lutc_input = "datac";
defparam \Z80|mr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N7
cyclone_lcell \Z80|comb~20 (
// Equation(s):
// \Z80|comb~20_combout  = ((!\Z80|al_hl~0_combout  & ((!\Z80|comb~19_combout ) # (!\Z80|Decoder2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Decoder2~0_combout ),
	.datac(\Z80|comb~19_combout ),
	.datad(\Z80|al_hl~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~20 .lut_mask = "003f";
defparam \Z80|comb~20 .operation_mode = "normal";
defparam \Z80|comb~20 .output_mode = "comb_only";
defparam \Z80|comb~20 .register_cascade_mode = "off";
defparam \Z80|comb~20 .sum_lutc_input = "datac";
defparam \Z80|comb~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N9
cyclone_lcell \Z80|comb~21 (
// Equation(s):
// \Z80|comb~21_combout  = (\Z80|comb~20_combout  & (\Z80|comb~18_combout  & ((!\Z80|comb~14_combout ) # (!\Z80|Decoder2~2_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder2~2_combout ),
	.datab(\Z80|comb~20_combout ),
	.datac(\Z80|comb~14_combout ),
	.datad(\Z80|comb~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~21 .lut_mask = "4c00";
defparam \Z80|comb~21 .operation_mode = "normal";
defparam \Z80|comb~21 .output_mode = "comb_only";
defparam \Z80|comb~21 .register_cascade_mode = "off";
defparam \Z80|comb~21 .sum_lutc_input = "datac";
defparam \Z80|comb~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y12_N7
cyclone_lcell \Z80|mr1~1 (
// Equation(s):
// \Z80|mr1~1_combout  = (\Z80|sela_hl~0_combout  & (\Z80|mr1~0_combout  & (\Z80|comb~21_combout  & !\Z80|i_ldrhl~0_combout )))

	.clk(gnd),
	.dataa(\Z80|sela_hl~0_combout ),
	.datab(\Z80|mr1~0_combout ),
	.datac(\Z80|comb~21_combout ),
	.datad(\Z80|i_ldrhl~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|mr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|mr1~1 .lut_mask = "0080";
defparam \Z80|mr1~1 .operation_mode = "normal";
defparam \Z80|mr1~1 .output_mode = "comb_only";
defparam \Z80|mr1~1 .register_cascade_mode = "off";
defparam \Z80|mr1~1 .sum_lutc_input = "datac";
defparam \Z80|mr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N2
cyclone_lcell \Z80|seq|always0~1 (
// Equation(s):
// \Z80|seq|always0~1_combout  = (((!\Z80|mr2~combout  & \Z80|mr1~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|mr2~combout ),
	.datad(\Z80|mr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~1 .lut_mask = "0f00";
defparam \Z80|seq|always0~1 .operation_mode = "normal";
defparam \Z80|seq|always0~1 .output_mode = "comb_only";
defparam \Z80|seq|always0~1 .register_cascade_mode = "off";
defparam \Z80|seq|always0~1 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N7
cyclone_lcell \Z80|imm1~2 (
// Equation(s):
// \Z80|imm1~2_combout  = (\Z80|imm1~0_combout  & ((\Z80|i[7]~2  $ (\Z80|i[6]~3 )) # (!\Z80|comb~42_combout )))

	.clk(gnd),
	.dataa(\Z80|i[7]~2 ),
	.datab(\Z80|i[6]~3 ),
	.datac(\Z80|comb~42_combout ),
	.datad(\Z80|imm1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm1~2 .lut_mask = "6f00";
defparam \Z80|imm1~2 .operation_mode = "normal";
defparam \Z80|imm1~2 .output_mode = "comb_only";
defparam \Z80|imm1~2 .register_cascade_mode = "off";
defparam \Z80|imm1~2 .sum_lutc_input = "datac";
defparam \Z80|imm1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N5
cyclone_lcell \Z80|seq|always0~2 (
// Equation(s):
// \Z80|seq|always0~2_combout  = (\Z80|imm1~1_combout  & (\Z80|imm1~2_combout  & ((\Z80|seq|Equal3~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|imm1~1_combout ),
	.datab(\Z80|imm1~2_combout ),
	.datac(vcc),
	.datad(\Z80|seq|Equal3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~2 .lut_mask = "8800";
defparam \Z80|seq|always0~2 .operation_mode = "normal";
defparam \Z80|seq|always0~2 .output_mode = "comb_only";
defparam \Z80|seq|always0~2 .register_cascade_mode = "off";
defparam \Z80|seq|always0~2 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N0
cyclone_lcell \Z80|seq|always0~3 (
// Equation(s):
// \Z80|seq|always0~3_combout  = (\Z80|seq|Equal3~7_combout  & ((\Z80|mw1~0_combout ) # ((\Z80|seq|always0~1_combout  & \Z80|seq|always0~2_combout )))) # (!\Z80|seq|Equal3~7_combout  & (\Z80|seq|always0~1_combout  & (\Z80|seq|always0~2_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~7_combout ),
	.datab(\Z80|seq|always0~1_combout ),
	.datac(\Z80|seq|always0~2_combout ),
	.datad(\Z80|mw1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~3 .lut_mask = "eac0";
defparam \Z80|seq|always0~3 .operation_mode = "normal";
defparam \Z80|seq|always0~3 .output_mode = "comb_only";
defparam \Z80|seq|always0~3 .register_cascade_mode = "off";
defparam \Z80|seq|always0~3 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N5
cyclone_lcell \Z80|seq|always0~5 (
// Equation(s):
// \Z80|seq|always0~5_combout  = (\Z80|seq|always0~0_combout ) # ((\Z80|seq|always0~4_combout  & (!\Z80|imm2~3_combout  & \Z80|seq|always0~3_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|always0~4_combout ),
	.datab(\Z80|seq|always0~0_combout ),
	.datac(\Z80|imm2~3_combout ),
	.datad(\Z80|seq|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~5 .lut_mask = "cecc";
defparam \Z80|seq|always0~5 .operation_mode = "normal";
defparam \Z80|seq|always0~5 .output_mode = "comb_only";
defparam \Z80|seq|always0~5 .register_cascade_mode = "off";
defparam \Z80|seq|always0~5 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N5
cyclone_lcell \Z80|seq|always0~7 (
// Equation(s):
// \Z80|seq|always0~7_combout  = (!\Z80|i_in~combout  & (((\Z80|reg_adrl|q[4]~COMBOUT ) # (!\Z80|seq|Equal14~1_combout )) # (!\Z80|reg_adrl|q[5]~COMBOUT )))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[5]~COMBOUT ),
	.datab(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datac(\Z80|i_in~combout ),
	.datad(\Z80|seq|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~7 .lut_mask = "0d0f";
defparam \Z80|seq|always0~7 .operation_mode = "normal";
defparam \Z80|seq|always0~7 .output_mode = "comb_only";
defparam \Z80|seq|always0~7 .register_cascade_mode = "off";
defparam \Z80|seq|always0~7 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y11_N9
cyclone_lcell \Z80|seq|ifd~5 (
// Equation(s):
// \Z80|seq|ifd~5_combout  = (\Z80|reg_adrl|q[1]~COMBOUT ) # (((!\Z80|reg_adrl|q[2]~COMBOUT ) # (!\Z80|seq|Equal14~0_combout )) # (!\Z80|reg_adrl|q[4]~COMBOUT ))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[1]~COMBOUT ),
	.datab(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datac(\Z80|seq|Equal14~0_combout ),
	.datad(\Z80|reg_adrl|q[2]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|ifd~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|ifd~5 .lut_mask = "bfff";
defparam \Z80|seq|ifd~5 .operation_mode = "normal";
defparam \Z80|seq|ifd~5 .output_mode = "comb_only";
defparam \Z80|seq|ifd~5 .register_cascade_mode = "off";
defparam \Z80|seq|ifd~5 .sum_lutc_input = "datac";
defparam \Z80|seq|ifd~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N0
cyclone_lcell \Z80|seq|always0~8 (
// Equation(s):
// \Z80|seq|always0~8_combout  = (\Z80|seq|Equal3~11_combout  & (!\Z80|seq|Equal13~1_combout  & ((\Z80|seq|ifd~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~11_combout ),
	.datab(\Z80|seq|Equal13~1_combout ),
	.datac(vcc),
	.datad(\Z80|seq|ifd~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~8 .lut_mask = "2200";
defparam \Z80|seq|always0~8 .operation_mode = "normal";
defparam \Z80|seq|always0~8 .output_mode = "comb_only";
defparam \Z80|seq|always0~8 .register_cascade_mode = "off";
defparam \Z80|seq|always0~8 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N8
cyclone_lcell \Z80|seq|always0~9 (
// Equation(s):
// \Z80|seq|always0~9_combout  = (\Z80|seq|Equal3~10_combout ) # ((\Z80|seq|always0~7_combout  & (\Z80|seq|always0~6_combout  & \Z80|seq|always0~8_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~10_combout ),
	.datab(\Z80|seq|always0~7_combout ),
	.datac(\Z80|seq|always0~6_combout ),
	.datad(\Z80|seq|always0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~9 .lut_mask = "eaaa";
defparam \Z80|seq|always0~9 .operation_mode = "normal";
defparam \Z80|seq|always0~9 .output_mode = "comb_only";
defparam \Z80|seq|always0~9 .register_cascade_mode = "off";
defparam \Z80|seq|always0~9 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N2
cyclone_lcell \Z80|seq|always0~10 (
// Equation(s):
// \Z80|seq|always0~10_combout  = (\Z80|seq|Equal3~1_combout  & (((\Z80|mr1~1_combout  & \Z80|seq|always0~9_combout )) # (!\Z80|i_out~combout ))) # (!\Z80|seq|Equal3~1_combout  & (\Z80|mr1~1_combout  & ((\Z80|seq|always0~9_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~1_combout ),
	.datab(\Z80|mr1~1_combout ),
	.datac(\Z80|i_out~combout ),
	.datad(\Z80|seq|always0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~10 .lut_mask = "ce0a";
defparam \Z80|seq|always0~10 .operation_mode = "normal";
defparam \Z80|seq|always0~10 .output_mode = "comb_only";
defparam \Z80|seq|always0~10 .register_cascade_mode = "off";
defparam \Z80|seq|always0~10 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N3
cyclone_lcell \Z80|seq|always0~11 (
// Equation(s):
// \Z80|seq|always0~11_combout  = (\Z80|mw1~0_combout  & ((\Z80|seq|Equal3~8_combout ) # ((!\Z80|mr2~combout  & \Z80|seq|always0~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~8_combout ),
	.datab(\Z80|mw1~0_combout ),
	.datac(\Z80|mr2~combout ),
	.datad(\Z80|seq|always0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~11 .lut_mask = "8c88";
defparam \Z80|seq|always0~11 .operation_mode = "normal";
defparam \Z80|seq|always0~11 .output_mode = "comb_only";
defparam \Z80|seq|always0~11 .register_cascade_mode = "off";
defparam \Z80|seq|always0~11 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N0
cyclone_lcell \Z80|seq|always0~12 (
// Equation(s):
// \Z80|seq|always0~12_combout  = (\Z80|seq|always0~5_combout ) # ((!\Z80|mw2~3_combout  & ((\Z80|seq|Equal3~0_combout ) # (\Z80|seq|always0~11_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~0_combout ),
	.datab(\Z80|mw2~3_combout ),
	.datac(\Z80|seq|always0~5_combout ),
	.datad(\Z80|seq|always0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~12 .lut_mask = "f3f2";
defparam \Z80|seq|always0~12 .operation_mode = "normal";
defparam \Z80|seq|always0~12 .output_mode = "comb_only";
defparam \Z80|seq|always0~12 .register_cascade_mode = "off";
defparam \Z80|seq|always0~12 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N9
cyclone_lcell \Z80|seq|state~7 (
// Equation(s):
// \Z80|seq|state~7_combout  = (((!\Z80|seq|state [0] & !\Z80|seq|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|seq|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~7 .lut_mask = "000f";
defparam \Z80|seq|state~7 .operation_mode = "normal";
defparam \Z80|seq|state~7 .output_mode = "comb_only";
defparam \Z80|seq|state~7 .register_cascade_mode = "off";
defparam \Z80|seq|state~7 .sum_lutc_input = "datac";
defparam \Z80|seq|state~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N2
cyclone_lcell \Z80|seq|always0~13 (
// Equation(s):
// \Z80|seq|always0~13_combout  = (\Z80|i_exsphl~combout ) # (((!\Z80|mw2~1_combout ) # (!\Z80|mw1~0_combout )) # (!\Z80|mw2~2_combout ))

	.clk(gnd),
	.dataa(\Z80|i_exsphl~combout ),
	.datab(\Z80|mw2~2_combout ),
	.datac(\Z80|mw1~0_combout ),
	.datad(\Z80|mw2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~13 .lut_mask = "bfff";
defparam \Z80|seq|always0~13 .operation_mode = "normal";
defparam \Z80|seq|always0~13 .output_mode = "comb_only";
defparam \Z80|seq|always0~13 .register_cascade_mode = "off";
defparam \Z80|seq|always0~13 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N0
cyclone_lcell \Z80|seq|state~33 (
// Equation(s):
// \Z80|seq|state~33_combout  = (\Z80|mr2~combout ) # ((!\Z80|seq|always0~13_combout  & ((\Z80|seq|state [0]) # (\Z80|i_out~combout ))))

	.clk(gnd),
	.dataa(\Z80|mr2~combout ),
	.datab(\Z80|seq|always0~13_combout ),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|i_out~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~33 .lut_mask = "bbba";
defparam \Z80|seq|state~33 .operation_mode = "normal";
defparam \Z80|seq|state~33 .output_mode = "comb_only";
defparam \Z80|seq|state~33 .register_cascade_mode = "off";
defparam \Z80|seq|state~33 .sum_lutc_input = "datac";
defparam \Z80|seq|state~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N2
cyclone_lcell \Z80|seq|state~34 (
// Equation(s):
// \Z80|seq|state~34_combout  = (\Z80|imm2~3_combout ) # ((\Z80|mw1~0_combout  & ((\Z80|seq|state [0]) # (!\Z80|seq|always0~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|always0~4_combout ),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|imm2~3_combout ),
	.datad(\Z80|mw1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~34 .lut_mask = "fdf0";
defparam \Z80|seq|state~34 .operation_mode = "normal";
defparam \Z80|seq|state~34 .output_mode = "comb_only";
defparam \Z80|seq|state~34 .register_cascade_mode = "off";
defparam \Z80|seq|state~34 .sum_lutc_input = "datac";
defparam \Z80|seq|state~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N4
cyclone_lcell \Z80|seq|state~13 (
// Equation(s):
// \Z80|seq|state~13_combout  = (\Z80|mw1~0_combout  & (!\Z80|mw2~3_combout  & (!\Z80|mr2~combout  & \Z80|mr1~1_combout )))

	.clk(gnd),
	.dataa(\Z80|mw1~0_combout ),
	.datab(\Z80|mw2~3_combout ),
	.datac(\Z80|mr2~combout ),
	.datad(\Z80|mr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~13 .lut_mask = "0200";
defparam \Z80|seq|state~13 .operation_mode = "normal";
defparam \Z80|seq|state~13 .output_mode = "comb_only";
defparam \Z80|seq|state~13 .register_cascade_mode = "off";
defparam \Z80|seq|state~13 .sum_lutc_input = "datac";
defparam \Z80|seq|state~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N3
cyclone_lcell \Z80|disp (
// Equation(s):
// \Z80|disp~combout  = (\Z80|seq|ifd~regout  & (((!\Z80|comb~41_combout )) # (!\Z80|mr1~1_combout ))) # (!\Z80|seq|ifd~regout  & (\Z80|seq|idd~regout  & ((!\Z80|comb~41_combout ) # (!\Z80|mr1~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|ifd~regout ),
	.datab(\Z80|mr1~1_combout ),
	.datac(\Z80|seq|idd~regout ),
	.datad(\Z80|comb~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|disp~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|disp .lut_mask = "32fa";
defparam \Z80|disp .operation_mode = "normal";
defparam \Z80|disp .output_mode = "comb_only";
defparam \Z80|disp .register_cascade_mode = "off";
defparam \Z80|disp .sum_lutc_input = "datac";
defparam \Z80|disp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N6
cyclone_lcell \Z80|seq|state~35 (
// Equation(s):
// \Z80|seq|state~35_combout  = ((\Z80|seq|Equal13~1_combout  & (!\Z80|reg_l|q~0_combout )) # (!\Z80|seq|Equal13~1_combout  & ((\Z80|seq|state [0])))) # (!\Z80|seq|always0~7_combout )

	.clk(gnd),
	.dataa(\Z80|reg_l|q~0_combout ),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|Equal13~1_combout ),
	.datad(\Z80|seq|always0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~35 .lut_mask = "5cff";
defparam \Z80|seq|state~35 .operation_mode = "normal";
defparam \Z80|seq|state~35 .output_mode = "comb_only";
defparam \Z80|seq|state~35 .register_cascade_mode = "off";
defparam \Z80|seq|state~35 .sum_lutc_input = "datac";
defparam \Z80|seq|state~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N6
cyclone_lcell \Z80|seq|state~36 (
// Equation(s):
// \Z80|seq|state~36_combout  = (\Z80|seq|state~13_combout  & (\Z80|seq|always0~6_combout  & (!\Z80|disp~combout  & \Z80|seq|state~35_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|state~13_combout ),
	.datab(\Z80|seq|always0~6_combout ),
	.datac(\Z80|disp~combout ),
	.datad(\Z80|seq|state~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~36 .lut_mask = "0800";
defparam \Z80|seq|state~36 .operation_mode = "normal";
defparam \Z80|seq|state~36 .output_mode = "comb_only";
defparam \Z80|seq|state~36 .register_cascade_mode = "off";
defparam \Z80|seq|state~36 .sum_lutc_input = "datac";
defparam \Z80|seq|state~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N7
cyclone_lcell \Z80|seq|state~37 (
// Equation(s):
// \Z80|seq|state~37_combout  = (\Z80|seq|state [1] & ((\Z80|seq|state~34_combout ) # ((\Z80|seq|state [2])))) # (!\Z80|seq|state [1] & (((!\Z80|seq|state [2] & \Z80|seq|state~36_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state~34_combout ),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|seq|state~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~37 .lut_mask = "cbc8";
defparam \Z80|seq|state~37 .operation_mode = "normal";
defparam \Z80|seq|state~37 .output_mode = "comb_only";
defparam \Z80|seq|state~37 .register_cascade_mode = "off";
defparam \Z80|seq|state~37 .sum_lutc_input = "datac";
defparam \Z80|seq|state~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N8
cyclone_lcell \Z80|seq|state~38 (
// Equation(s):
// \Z80|seq|state~38_combout  = (\Z80|seq|state [2] & ((\Z80|seq|state~37_combout  & (\Z80|seq|icb~regout )) # (!\Z80|seq|state~37_combout  & ((\Z80|seq|state~33_combout ))))) # (!\Z80|seq|state [2] & (((\Z80|seq|state~37_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|icb~regout ),
	.datab(\Z80|seq|state~33_combout ),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|seq|state~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~38 .lut_mask = "afc0";
defparam \Z80|seq|state~38 .operation_mode = "normal";
defparam \Z80|seq|state~38 .output_mode = "comb_only";
defparam \Z80|seq|state~38 .register_cascade_mode = "off";
defparam \Z80|seq|state~38 .sum_lutc_input = "datac";
defparam \Z80|seq|state~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N1
cyclone_lcell \Z80|seq|state~32 (
// Equation(s):
// \Z80|seq|state~32_combout  = (\Z80|mw2~3_combout  & (\Z80|seq|state [2] & (!\Z80|seq|state [1] & \Z80|seq|state [3])))

	.clk(gnd),
	.dataa(\Z80|mw2~3_combout ),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~32 .lut_mask = "0800";
defparam \Z80|seq|state~32 .operation_mode = "normal";
defparam \Z80|seq|state~32 .output_mode = "comb_only";
defparam \Z80|seq|state~32 .register_cascade_mode = "off";
defparam \Z80|seq|state~32 .sum_lutc_input = "datac";
defparam \Z80|seq|state~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N2
cyclone_lcell \Z80|seq|state~39 (
// Equation(s):
// \Z80|seq|state~39_combout  = (\Z80|seq|iff2~0_combout  & ((\Z80|seq|state~32_combout ) # ((\Z80|seq|state~7_combout  & \Z80|seq|state~38_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state~7_combout ),
	.datab(\Z80|seq|iff2~0_combout ),
	.datac(\Z80|seq|state~38_combout ),
	.datad(\Z80|seq|state~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~39 .lut_mask = "cc80";
defparam \Z80|seq|state~39 .operation_mode = "normal";
defparam \Z80|seq|state~39 .output_mode = "comb_only";
defparam \Z80|seq|state~39 .register_cascade_mode = "off";
defparam \Z80|seq|state~39 .sum_lutc_input = "datac";
defparam \Z80|seq|state~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N5
cyclone_lcell \Z80|seq|state~41 (
// Equation(s):
// \Z80|seq|state~41_combout  = (\Z80|seq|state [2] & (((\Z80|seq|state [1]) # (!\Z80|seq|always0~13_combout )))) # (!\Z80|seq|state [2] & (\Z80|seq|state~40_combout  & (!\Z80|seq|state [1])))

	.clk(gnd),
	.dataa(\Z80|seq|state~40_combout ),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|always0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~41 .lut_mask = "c2ce";
defparam \Z80|seq|state~41 .operation_mode = "normal";
defparam \Z80|seq|state~41 .output_mode = "comb_only";
defparam \Z80|seq|state~41 .register_cascade_mode = "off";
defparam \Z80|seq|state~41 .sum_lutc_input = "datac";
defparam \Z80|seq|state~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N3
cyclone_lcell \Z80|seq|state~42 (
// Equation(s):
// \Z80|seq|state~42_combout  = (\Z80|seq|state~41_combout  & ((\Z80|mw1~0_combout ) # ((!\Z80|seq|state [1])))) # (!\Z80|seq|state~41_combout  & (((\Z80|seq|state [1] & \Z80|seq|state~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|mw1~0_combout ),
	.datab(\Z80|seq|state~41_combout ),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~42 .lut_mask = "bc8c";
defparam \Z80|seq|state~42 .operation_mode = "normal";
defparam \Z80|seq|state~42 .output_mode = "comb_only";
defparam \Z80|seq|state~42 .register_cascade_mode = "off";
defparam \Z80|seq|state~42 .sum_lutc_input = "datac";
defparam \Z80|seq|state~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N4
cyclone_lcell \Z80|seq|state~43 (
// Equation(s):
// \Z80|seq|state~43_combout  = (\Z80|seq|state~39_combout ) # ((\Z80|seq|state [0] & ((\Z80|seq|state [3]) # (\Z80|seq|state~42_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state~39_combout ),
	.datad(\Z80|seq|state~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~43 .lut_mask = "fcf8";
defparam \Z80|seq|state~43 .operation_mode = "normal";
defparam \Z80|seq|state~43 .output_mode = "comb_only";
defparam \Z80|seq|state~43 .register_cascade_mode = "off";
defparam \Z80|seq|state~43 .sum_lutc_input = "datac";
defparam \Z80|seq|state~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N0
cyclone_lcell \Z80|seq|state~31 (
// Equation(s):
// \Z80|seq|state~31_combout  = ((\Z80|seq|state [0] & ((\waitreq~1_combout ) # (\Z80|seq|busack~regout ))))

	.clk(gnd),
	.dataa(\waitreq~1_combout ),
	.datab(vcc),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~31 .lut_mask = "fa00";
defparam \Z80|seq|state~31 .operation_mode = "normal";
defparam \Z80|seq|state~31 .output_mode = "comb_only";
defparam \Z80|seq|state~31 .register_cascade_mode = "off";
defparam \Z80|seq|state~31 .sum_lutc_input = "datac";
defparam \Z80|seq|state~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N0
cyclone_lcell \Z80|seq|state[0] (
// Equation(s):
// \Z80|seq|state [0] = DFFEAS((!\reset~combout  & ((\Z80|seq|state~31_combout ) # ((!\Z80|seq|always0~12_combout  & \Z80|seq|state~43_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|seq|always0~12_combout ),
	.datac(\Z80|seq|state~43_combout ),
	.datad(\Z80|seq|state~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state[0] .lut_mask = "5510";
defparam \Z80|seq|state[0] .operation_mode = "normal";
defparam \Z80|seq|state[0] .output_mode = "reg_only";
defparam \Z80|seq|state[0] .register_cascade_mode = "off";
defparam \Z80|seq|state[0] .sum_lutc_input = "datac";
defparam \Z80|seq|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N1
cyclone_lcell \Z80|sela_tmp3~0 (
// Equation(s):
// \Z80|sela_tmp3~0_combout  = (!\Z80|seq|state [1] & (((\Z80|seq|state [2] & !\Z80|seq|state [0]))))

	.clk(gnd),
	.dataa(\Z80|seq|state [1]),
	.datab(vcc),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_tmp3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_tmp3~0 .lut_mask = "0050";
defparam \Z80|sela_tmp3~0 .operation_mode = "normal";
defparam \Z80|sela_tmp3~0 .output_mode = "comb_only";
defparam \Z80|sela_tmp3~0 .register_cascade_mode = "off";
defparam \Z80|sela_tmp3~0 .sum_lutc_input = "datac";
defparam \Z80|sela_tmp3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N6
cyclone_lcell \Z80|comb~15 (
// Equation(s):
// \Z80|comb~15_combout  = (\Z80|Decoder2~0_combout  & ((\Z80|Decoder1~8_combout  & (\Z80|hv2~0_combout )) # (!\Z80|Decoder1~8_combout  & ((\Z80|i_halt~0_combout ))))) # (!\Z80|Decoder2~0_combout  & (((\Z80|Decoder1~8_combout  & \Z80|i_halt~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|hv2~0_combout ),
	.datab(\Z80|Decoder2~0_combout ),
	.datac(\Z80|Decoder1~8_combout ),
	.datad(\Z80|i_halt~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|comb~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|comb~15 .lut_mask = "bc80";
defparam \Z80|comb~15 .operation_mode = "normal";
defparam \Z80|comb~15 .output_mode = "comb_only";
defparam \Z80|comb~15 .register_cascade_mode = "off";
defparam \Z80|comb~15 .sum_lutc_input = "datac";
defparam \Z80|comb~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N8
cyclone_lcell \Z80|sela_hl~1 (
// Equation(s):
// \Z80|sela_hl~1_combout  = (\Z80|seq|Equal3~1_combout  & (((\Z80|i_inblock~combout  & \Z80|seq|Equal3~0_combout )) # (!\Z80|sela_hl~0_combout ))) # (!\Z80|seq|Equal3~1_combout  & (\Z80|i_inblock~combout  & ((\Z80|seq|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~1_combout ),
	.datab(\Z80|i_inblock~combout ),
	.datac(\Z80|sela_hl~0_combout ),
	.datad(\Z80|seq|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_hl~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_hl~1 .lut_mask = "ce0a";
defparam \Z80|sela_hl~1 .operation_mode = "normal";
defparam \Z80|sela_hl~1 .output_mode = "comb_only";
defparam \Z80|sela_hl~1 .register_cascade_mode = "off";
defparam \Z80|sela_hl~1 .sum_lutc_input = "datac";
defparam \Z80|sela_hl~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N8
cyclone_lcell \Z80|sela_hl~2 (
// Equation(s):
// \Z80|sela_hl~2_combout  = (\Z80|sela_hl~1_combout ) # ((\Z80|sela_tmp~combout  & ((\Z80|comb~15_combout ) # (!\Z80|comb~21_combout ))))

	.clk(gnd),
	.dataa(\Z80|sela_tmp~combout ),
	.datab(\Z80|comb~15_combout ),
	.datac(\Z80|sela_hl~1_combout ),
	.datad(\Z80|comb~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sela_hl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sela_hl~2 .lut_mask = "f8fa";
defparam \Z80|sela_hl~2 .operation_mode = "normal";
defparam \Z80|sela_hl~2 .output_mode = "comb_only";
defparam \Z80|sela_hl~2 .register_cascade_mode = "off";
defparam \Z80|sela_hl~2 .sum_lutc_input = "datac";
defparam \Z80|sela_hl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N9
cyclone_lcell \Z80|selal[1]~0 (
// Equation(s):
// \Z80|selal[1]~0_combout  = (!\Z80|comb~25_combout  & (((\Z80|sela_tmp3~0_combout  & \Z80|reg_l|q~0_combout )) # (!\Z80|sela_hl~2_combout )))

	.clk(gnd),
	.dataa(\Z80|sela_tmp3~0_combout ),
	.datab(\Z80|comb~25_combout ),
	.datac(\Z80|reg_l|q~0_combout ),
	.datad(\Z80|sela_hl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[1]~0 .lut_mask = "2033";
defparam \Z80|selal[1]~0 .operation_mode = "normal";
defparam \Z80|selal[1]~0 .output_mode = "comb_only";
defparam \Z80|selal[1]~0 .register_cascade_mode = "off";
defparam \Z80|selal[1]~0 .sum_lutc_input = "datac";
defparam \Z80|selal[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N1
cyclone_lcell \Z80|Mux19~0 (
// Equation(s):
// \Z80|Mux19~0_combout  = (\Z80|selal[0]~3_combout  & ((\Z80|reg_c|q[4]~4 ) # ((!\Z80|selal[1]~0_combout )))) # (!\Z80|selal[0]~3_combout  & (((\Z80|reg_e|q[4]~4  & \Z80|selal[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|selal[0]~3_combout ),
	.datab(\Z80|reg_c|q[4]~4 ),
	.datac(\Z80|reg_e|q[4]~4 ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux19~0 .lut_mask = "d8aa";
defparam \Z80|Mux19~0 .operation_mode = "normal";
defparam \Z80|Mux19~0 .output_mode = "comb_only";
defparam \Z80|Mux19~0 .register_cascade_mode = "off";
defparam \Z80|Mux19~0 .sum_lutc_input = "datac";
defparam \Z80|Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N7
cyclone_lcell \Z80|Mux19~1 (
// Equation(s):
// \Z80|Mux19~1_combout  = (\Z80|selal[1]~0_combout  & (((\Z80|Mux19~0_combout )))) # (!\Z80|selal[1]~0_combout  & ((\Z80|Mux19~0_combout  & (\Z80|reg_l|Mux3~1 )) # (!\Z80|Mux19~0_combout  & ((\Z80|reg_spl|q [4])))))

	.clk(gnd),
	.dataa(\Z80|selal[1]~0_combout ),
	.datab(\Z80|reg_l|Mux3~1 ),
	.datac(\Z80|reg_spl|q [4]),
	.datad(\Z80|Mux19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux19~1 .lut_mask = "ee50";
defparam \Z80|Mux19~1 .operation_mode = "normal";
defparam \Z80|Mux19~1 .output_mode = "comb_only";
defparam \Z80|Mux19~1 .register_cascade_mode = "off";
defparam \Z80|Mux19~1 .sum_lutc_input = "datac";
defparam \Z80|Mux19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N0
cyclone_lcell \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!\Z80|Mux18~3_combout  & ((\Z80|selal[2]~7_combout  & (!\Z80|Mux19~1_combout )) # (!\Z80|selal[2]~7_combout  & ((!\Z80|Mux19~2_combout )))))

	.clk(gnd),
	.dataa(\Z80|selal[2]~7_combout ),
	.datab(\Z80|Mux19~1_combout ),
	.datac(\Z80|Mux19~2_combout ),
	.datad(\Z80|Mux18~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = "0027";
defparam \Equal1~5 .operation_mode = "normal";
defparam \Equal1~5 .output_mode = "comb_only";
defparam \Equal1~5 .register_cascade_mode = "off";
defparam \Equal1~5 .sum_lutc_input = "datac";
defparam \Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N7
cyclone_lcell \Z80|Mux23~2 (
// Equation(s):
// \Z80|Mux23~2_combout  = (\Z80|selal[1]~0_combout  & ((\Z80|selal[0]~3_combout  & ((\Z80|reg_pcl|q [0]))) # (!\Z80|selal[0]~3_combout  & (\Z80|reg_adrl|q [0])))) # (!\Z80|selal[1]~0_combout  & (((\Z80|reg_pcl|q [0]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q [0]),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|reg_pcl|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux23~2 .lut_mask = "fb08";
defparam \Z80|Mux23~2 .operation_mode = "normal";
defparam \Z80|Mux23~2 .output_mode = "comb_only";
defparam \Z80|Mux23~2 .register_cascade_mode = "off";
defparam \Z80|Mux23~2 .sum_lutc_input = "datac";
defparam \Z80|Mux23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N2
cyclone_lcell \Z80|Mux23~0 (
// Equation(s):
// \Z80|Mux23~0_combout  = (\Z80|selal[0]~3_combout  & (((\Z80|reg_c|q[0]~0 ) # (!\Z80|selal[1]~0_combout )))) # (!\Z80|selal[0]~3_combout  & (\Z80|reg_e|q[0]~0  & ((\Z80|selal[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_e|q[0]~0 ),
	.datab(\Z80|reg_c|q[0]~0 ),
	.datac(\Z80|selal[0]~3_combout ),
	.datad(\Z80|selal[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux23~0 .lut_mask = "caf0";
defparam \Z80|Mux23~0 .operation_mode = "normal";
defparam \Z80|Mux23~0 .output_mode = "comb_only";
defparam \Z80|Mux23~0 .register_cascade_mode = "off";
defparam \Z80|Mux23~0 .sum_lutc_input = "datac";
defparam \Z80|Mux23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y19_N3
cyclone_lcell \Z80|Mux23~1 (
// Equation(s):
// \Z80|Mux23~1_combout  = (\Z80|selal[1]~0_combout  & (((\Z80|Mux23~0_combout )))) # (!\Z80|selal[1]~0_combout  & ((\Z80|Mux23~0_combout  & (\Z80|reg_l|Mux7~1 )) # (!\Z80|Mux23~0_combout  & ((\Z80|reg_spl|q [0])))))

	.clk(gnd),
	.dataa(\Z80|reg_l|Mux7~1 ),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|reg_spl|q [0]),
	.datad(\Z80|Mux23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux23~1 .lut_mask = "ee30";
defparam \Z80|Mux23~1 .operation_mode = "normal";
defparam \Z80|Mux23~1 .output_mode = "comb_only";
defparam \Z80|Mux23~1 .register_cascade_mode = "off";
defparam \Z80|Mux23~1 .sum_lutc_input = "datac";
defparam \Z80|Mux23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N3
cyclone_lcell \Z80|Mux23~3 (
// Equation(s):
// \Z80|Mux23~3_combout  = ((\Z80|selal[2]~7_combout  & ((\Z80|Mux23~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux23~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\Z80|Mux23~2_combout ),
	.datad(\Z80|Mux23~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux23~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux23~3 .lut_mask = "fc30";
defparam \Z80|Mux23~3 .operation_mode = "normal";
defparam \Z80|Mux23~3 .output_mode = "comb_only";
defparam \Z80|Mux23~3 .register_cascade_mode = "off";
defparam \Z80|Mux23~3 .sum_lutc_input = "datac";
defparam \Z80|Mux23~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y22_N7
cyclone_lcell \kbd_adr[0] (
// Equation(s):
// kbd_adr[0] = (\Z80|Mux23~3_combout ) # ((\Equal1~5_combout  & (!\Z80|Mux17~3_combout  & \Z80|Mux16~3_combout )))

	.clk(gnd),
	.dataa(\Equal1~5_combout ),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\Z80|Mux23~3_combout ),
	.datad(\Z80|Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(kbd_adr[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \kbd_adr[0] .lut_mask = "f2f0";
defparam \kbd_adr[0] .operation_mode = "normal";
defparam \kbd_adr[0] .output_mode = "comb_only";
defparam \kbd_adr[0] .register_cascade_mode = "off";
defparam \kbd_adr[0] .sum_lutc_input = "datac";
defparam \kbd_adr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N3
cyclone_lcell \input_data[0] (
// Equation(s):
// input_data[0] = DFFEAS(((\Z80|Mux17~3_combout  & ((\Z80|Mux16~3_combout ))) # (!\Z80|Mux17~3_combout  & (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [0]))) # (!\Equal1~5_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\ukp|keyboard|altsyncram_component|auto_generated|q_b [0]),
	.datab(\Equal1~5_combout ),
	.datac(\Z80|Mux17~3_combout ),
	.datad(\Z80|Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[0] .lut_mask = "f737";
defparam \input_data[0] .operation_mode = "normal";
defparam \input_data[0] .output_mode = "reg_only";
defparam \input_data[0] .register_cascade_mode = "off";
defparam \input_data[0] .sum_lutc_input = "datac";
defparam \input_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y14_N0
cyclone_lcell \Z80|seq|inst_reg[0] (
// Equation(s):
// \Z80|i[0]~4  = ((\Z80|seq|Equal1~0_combout  & ((\Z80|reg_adrl|q[0]~COMBOUT ))) # (!\Z80|seq|Equal1~0_combout  & (V1_inst_reg[0])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\Z80|seq|Equal1~0_combout ),
	.datac(\Z80|reg_adrl|q[0]~COMBOUT ),
	.datad(\Z80|reg_adrl|q[0]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Z80|seq|s_if~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|i[0]~4 ),
	.regout(\Z80|seq|inst_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|inst_reg[0] .lut_mask = "fc30";
defparam \Z80|seq|inst_reg[0] .operation_mode = "normal";
defparam \Z80|seq|inst_reg[0] .output_mode = "comb_only";
defparam \Z80|seq|inst_reg[0] .register_cascade_mode = "off";
defparam \Z80|seq|inst_reg[0] .sum_lutc_input = "qfbk";
defparam \Z80|seq|inst_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y14_N4
cyclone_lcell \Z80|selal[2]~6 (
// Equation(s):
// \Z80|selal[2]~6_combout  = ((\Z80|i[0]~4  & (!\Z80|seq|Equal3~3_combout )) # (!\Z80|i[0]~4  & ((!\Z80|seq|Equal3~2_combout )))) # (!\Z80|xy3~combout )

	.clk(gnd),
	.dataa(\Z80|i[0]~4 ),
	.datab(\Z80|seq|Equal3~3_combout ),
	.datac(\Z80|seq|Equal3~2_combout ),
	.datad(\Z80|xy3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[2]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[2]~6 .lut_mask = "27ff";
defparam \Z80|selal[2]~6 .operation_mode = "normal";
defparam \Z80|selal[2]~6 .output_mode = "comb_only";
defparam \Z80|selal[2]~6 .register_cascade_mode = "off";
defparam \Z80|selal[2]~6 .sum_lutc_input = "datac";
defparam \Z80|selal[2]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N6
cyclone_lcell \Z80|selal[2]~4 (
// Equation(s):
// \Z80|selal[2]~4_combout  = ((\Z80|comb~17_combout  & ((\Z80|Decoder2~6_combout ) # (\Z80|Decoder2~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|comb~17_combout ),
	.datac(\Z80|Decoder2~6_combout ),
	.datad(\Z80|Decoder2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[2]~4 .lut_mask = "ccc0";
defparam \Z80|selal[2]~4 .operation_mode = "normal";
defparam \Z80|selal[2]~4 .output_mode = "comb_only";
defparam \Z80|selal[2]~4 .register_cascade_mode = "off";
defparam \Z80|selal[2]~4 .sum_lutc_input = "datac";
defparam \Z80|selal[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N4
cyclone_lcell \Z80|selal[2]~5 (
// Equation(s):
// \Z80|selal[2]~5_combout  = (\Z80|sela_tmp~combout  & ((\Z80|selal[2]~4_combout ) # ((\Z80|i_ldade~0_combout  & \Z80|Decoder1~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_ldade~0_combout ),
	.datab(\Z80|selal[2]~4_combout ),
	.datac(\Z80|Decoder1~15_combout ),
	.datad(\Z80|sela_tmp~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[2]~5 .lut_mask = "ec00";
defparam \Z80|selal[2]~5 .operation_mode = "normal";
defparam \Z80|selal[2]~5 .output_mode = "comb_only";
defparam \Z80|selal[2]~5 .register_cascade_mode = "off";
defparam \Z80|selal[2]~5 .sum_lutc_input = "datac";
defparam \Z80|selal[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N3
cyclone_lcell \Z80|selal[2]~7 (
// Equation(s):
// \Z80|selal[2]~7_combout  = ((\Z80|selal[2]~5_combout ) # ((\Z80|sela_de~1_combout ) # (!\Z80|selal[1]~0_combout ))) # (!\Z80|selal[2]~6_combout )

	.clk(gnd),
	.dataa(\Z80|selal[2]~6_combout ),
	.datab(\Z80|selal[2]~5_combout ),
	.datac(\Z80|selal[1]~0_combout ),
	.datad(\Z80|sela_de~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selal[2]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selal[2]~7 .lut_mask = "ffdf";
defparam \Z80|selal[2]~7 .operation_mode = "normal";
defparam \Z80|selal[2]~7 .output_mode = "comb_only";
defparam \Z80|selal[2]~7 .register_cascade_mode = "off";
defparam \Z80|selal[2]~7 .sum_lutc_input = "datac";
defparam \Z80|selal[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N4
cyclone_lcell \Z80|Mux17~2 (
// Equation(s):
// \Z80|Mux17~2_combout  = (\Z80|selal[1]~0_combout  & ((\Z80|selal[0]~3_combout  & (\Z80|reg_pcl|q [6])) # (!\Z80|selal[0]~3_combout  & ((\Z80|reg_adrl|q [6]))))) # (!\Z80|selal[1]~0_combout  & (\Z80|reg_pcl|q [6]))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [6]),
	.datab(\Z80|reg_adrl|q [6]),
	.datac(\Z80|selal[1]~0_combout ),
	.datad(\Z80|selal[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux17~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux17~2 .lut_mask = "aaca";
defparam \Z80|Mux17~2 .operation_mode = "normal";
defparam \Z80|Mux17~2 .output_mode = "comb_only";
defparam \Z80|Mux17~2 .register_cascade_mode = "off";
defparam \Z80|Mux17~2 .sum_lutc_input = "datac";
defparam \Z80|Mux17~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N7
cyclone_lcell \Z80|Mux17~0 (
// Equation(s):
// \Z80|Mux17~0_combout  = (\Z80|selal[1]~0_combout  & ((\Z80|selal[0]~3_combout  & (\Z80|reg_c|q[6]~6 )) # (!\Z80|selal[0]~3_combout  & ((\Z80|reg_e|q[6]~6 ))))) # (!\Z80|selal[1]~0_combout  & (((\Z80|selal[0]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_c|q[6]~6 ),
	.datab(\Z80|reg_e|q[6]~6 ),
	.datac(\Z80|selal[1]~0_combout ),
	.datad(\Z80|selal[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux17~0 .lut_mask = "afc0";
defparam \Z80|Mux17~0 .operation_mode = "normal";
defparam \Z80|Mux17~0 .output_mode = "comb_only";
defparam \Z80|Mux17~0 .register_cascade_mode = "off";
defparam \Z80|Mux17~0 .sum_lutc_input = "datac";
defparam \Z80|Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N8
cyclone_lcell \Z80|Mux17~1 (
// Equation(s):
// \Z80|Mux17~1_combout  = (\Z80|selal[1]~0_combout  & (((\Z80|Mux17~0_combout )))) # (!\Z80|selal[1]~0_combout  & ((\Z80|Mux17~0_combout  & (\Z80|reg_l|Mux1~1 )) # (!\Z80|Mux17~0_combout  & ((\Z80|reg_spl|q [6])))))

	.clk(gnd),
	.dataa(\Z80|selal[1]~0_combout ),
	.datab(\Z80|reg_l|Mux1~1 ),
	.datac(\Z80|reg_spl|q [6]),
	.datad(\Z80|Mux17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux17~1 .lut_mask = "ee50";
defparam \Z80|Mux17~1 .operation_mode = "normal";
defparam \Z80|Mux17~1 .output_mode = "comb_only";
defparam \Z80|Mux17~1 .register_cascade_mode = "off";
defparam \Z80|Mux17~1 .sum_lutc_input = "datac";
defparam \Z80|Mux17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N9
cyclone_lcell \Z80|Mux17~3 (
// Equation(s):
// \Z80|Mux17~3_combout  = ((\Z80|selal[2]~7_combout  & ((\Z80|Mux17~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux17~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\Z80|Mux17~2_combout ),
	.datad(\Z80|Mux17~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux17~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux17~3 .lut_mask = "fc30";
defparam \Z80|Mux17~3 .operation_mode = "normal";
defparam \Z80|Mux17~3 .output_mode = "comb_only";
defparam \Z80|Mux17~3 .register_cascade_mode = "off";
defparam \Z80|Mux17~3 .sum_lutc_input = "datac";
defparam \Z80|Mux17~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N5
cyclone_lcell \rtc|Add0~105 (
// Equation(s):
// \rtc|Add0~105_combout  = (\rtc|cnt [22] $ ((\rtc|Add0~97 )))
// \rtc|Add0~107  = CARRY(((!\rtc|Add0~97 ) # (!\rtc|cnt [22])))
// \rtc|Add0~107COUT1_166  = CARRY(((!\rtc|Add0~97 ) # (!\rtc|cnt [22])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~107 ),
	.cout1(\rtc|Add0~107COUT1_166 ));
// synopsys translate_off
defparam \rtc|Add0~105 .cin_used = "true";
defparam \rtc|Add0~105 .lut_mask = "3c3f";
defparam \rtc|Add0~105 .operation_mode = "arithmetic";
defparam \rtc|Add0~105 .output_mode = "comb_only";
defparam \rtc|Add0~105 .register_cascade_mode = "off";
defparam \rtc|Add0~105 .sum_lutc_input = "cin";
defparam \rtc|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N0
cyclone_lcell \crtc|Add4~45 (
// Equation(s):
// \crtc|Add4~45_combout  = ((!\crtc|dotcnt [0]))
// \crtc|Add4~47  = CARRY(((\crtc|dotcnt [0])))
// \crtc|Add4~47COUT1_60  = CARRY(((\crtc|dotcnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~45_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~47 ),
	.cout1(\crtc|Add4~47COUT1_60 ));
// synopsys translate_off
defparam \crtc|Add4~45 .lut_mask = "33cc";
defparam \crtc|Add4~45 .operation_mode = "arithmetic";
defparam \crtc|Add4~45 .output_mode = "comb_only";
defparam \crtc|Add4~45 .register_cascade_mode = "off";
defparam \crtc|Add4~45 .sum_lutc_input = "datac";
defparam \crtc|Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N1
cyclone_lcell \crtc|Add4~40 (
// Equation(s):
// \crtc|Add4~40_combout  = (\crtc|dotcnt [1] $ ((\crtc|Add4~47 )))
// \crtc|Add4~42  = CARRY(((!\crtc|Add4~47 ) # (!\crtc|dotcnt [1])))
// \crtc|Add4~42COUT1_62  = CARRY(((!\crtc|Add4~47COUT1_60 ) # (!\crtc|dotcnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add4~47 ),
	.cin1(\crtc|Add4~47COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~42 ),
	.cout1(\crtc|Add4~42COUT1_62 ));
// synopsys translate_off
defparam \crtc|Add4~40 .cin0_used = "true";
defparam \crtc|Add4~40 .cin1_used = "true";
defparam \crtc|Add4~40 .lut_mask = "3c3f";
defparam \crtc|Add4~40 .operation_mode = "arithmetic";
defparam \crtc|Add4~40 .output_mode = "comb_only";
defparam \crtc|Add4~40 .register_cascade_mode = "off";
defparam \crtc|Add4~40 .sum_lutc_input = "cin";
defparam \crtc|Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N2
cyclone_lcell \crtc|Add4~10 (
// Equation(s):
// \crtc|Add4~10_combout  = \crtc|dotcnt [2] $ ((((!\crtc|Add4~42 ))))
// \crtc|Add4~12  = CARRY((\crtc|dotcnt [2] & ((!\crtc|Add4~42 ))))
// \crtc|Add4~12COUT1_64  = CARRY((\crtc|dotcnt [2] & ((!\crtc|Add4~42COUT1_62 ))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add4~42 ),
	.cin1(\crtc|Add4~42COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~12 ),
	.cout1(\crtc|Add4~12COUT1_64 ));
// synopsys translate_off
defparam \crtc|Add4~10 .cin0_used = "true";
defparam \crtc|Add4~10 .cin1_used = "true";
defparam \crtc|Add4~10 .lut_mask = "a50a";
defparam \crtc|Add4~10 .operation_mode = "arithmetic";
defparam \crtc|Add4~10 .output_mode = "comb_only";
defparam \crtc|Add4~10 .register_cascade_mode = "off";
defparam \crtc|Add4~10 .sum_lutc_input = "cin";
defparam \crtc|Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N3
cyclone_lcell \crtc|Add4~15 (
// Equation(s):
// \crtc|Add4~15_combout  = (\crtc|dotcnt [3] $ ((\crtc|Add4~12 )))
// \crtc|Add4~17  = CARRY(((!\crtc|Add4~12 ) # (!\crtc|dotcnt [3])))
// \crtc|Add4~17COUT1_66  = CARRY(((!\crtc|Add4~12COUT1_64 ) # (!\crtc|dotcnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add4~12 ),
	.cin1(\crtc|Add4~12COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~17 ),
	.cout1(\crtc|Add4~17COUT1_66 ));
// synopsys translate_off
defparam \crtc|Add4~15 .cin0_used = "true";
defparam \crtc|Add4~15 .cin1_used = "true";
defparam \crtc|Add4~15 .lut_mask = "3c3f";
defparam \crtc|Add4~15 .operation_mode = "arithmetic";
defparam \crtc|Add4~15 .output_mode = "comb_only";
defparam \crtc|Add4~15 .register_cascade_mode = "off";
defparam \crtc|Add4~15 .sum_lutc_input = "cin";
defparam \crtc|Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N4
cyclone_lcell \crtc|Add4~0 (
// Equation(s):
// \crtc|Add4~0_combout  = (\crtc|dotcnt [4] $ ((!\crtc|Add4~17 )))
// \crtc|Add4~2  = CARRY(((\crtc|dotcnt [4] & !\crtc|Add4~17COUT1_66 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add4~17 ),
	.cin1(\crtc|Add4~17COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~0_combout ),
	.regout(),
	.cout(\crtc|Add4~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Add4~0 .cin0_used = "true";
defparam \crtc|Add4~0 .cin1_used = "true";
defparam \crtc|Add4~0 .lut_mask = "c30c";
defparam \crtc|Add4~0 .operation_mode = "arithmetic";
defparam \crtc|Add4~0 .output_mode = "comb_only";
defparam \crtc|Add4~0 .register_cascade_mode = "off";
defparam \crtc|Add4~0 .sum_lutc_input = "cin";
defparam \crtc|Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N5
cyclone_lcell \crtc|Add4~5 (
// Equation(s):
// \crtc|Add4~5_combout  = \crtc|dotcnt [5] $ ((((\crtc|Add4~2 ))))
// \crtc|Add4~7  = CARRY(((!\crtc|Add4~2 )) # (!\crtc|dotcnt [5]))
// \crtc|Add4~7COUT1_68  = CARRY(((!\crtc|Add4~2 )) # (!\crtc|dotcnt [5]))

	.clk(gnd),
	.dataa(\crtc|dotcnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add4~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~7 ),
	.cout1(\crtc|Add4~7COUT1_68 ));
// synopsys translate_off
defparam \crtc|Add4~5 .cin_used = "true";
defparam \crtc|Add4~5 .lut_mask = "5a5f";
defparam \crtc|Add4~5 .operation_mode = "arithmetic";
defparam \crtc|Add4~5 .output_mode = "comb_only";
defparam \crtc|Add4~5 .register_cascade_mode = "off";
defparam \crtc|Add4~5 .sum_lutc_input = "cin";
defparam \crtc|Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N9
cyclone_lcell \crtc|dotcnt[5] (
// Equation(s):
// \crtc|burst~0  = (\crtc|dotcnt [4] & (((D1_dotcnt[5])))) # (!\crtc|dotcnt [4] & (!D1_dotcnt[5] & ((!\crtc|dotcnt [3]) # (!\crtc|dotcnt [2]))))
// \crtc|dotcnt [5] = DFFEAS(\crtc|burst~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \crtc|Add4~5_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|dotcnt [4]),
	.datac(\crtc|Add4~5_combout ),
	.datad(\crtc|dotcnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|burst~0 ),
	.regout(\crtc|dotcnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[5] .lut_mask = "c1c3";
defparam \crtc|dotcnt[5] .operation_mode = "normal";
defparam \crtc|dotcnt[5] .output_mode = "reg_and_comb";
defparam \crtc|dotcnt[5] .register_cascade_mode = "off";
defparam \crtc|dotcnt[5] .sum_lutc_input = "qfbk";
defparam \crtc|dotcnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y12_N5
cyclone_lcell \crtc|dotcnt[4] (
// Equation(s):
// \crtc|burst~2  = (((!D1_dotcnt[4] & !\crtc|dotcnt [5])))
// \crtc|dotcnt [4] = DFFEAS(\crtc|burst~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \crtc|Add4~0_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|Add4~0_combout ),
	.datad(\crtc|dotcnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|burst~2 ),
	.regout(\crtc|dotcnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[4] .lut_mask = "000f";
defparam \crtc|dotcnt[4] .operation_mode = "normal";
defparam \crtc|dotcnt[4] .output_mode = "reg_and_comb";
defparam \crtc|dotcnt[4] .register_cascade_mode = "off";
defparam \crtc|dotcnt[4] .sum_lutc_input = "qfbk";
defparam \crtc|dotcnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y13_N6
cyclone_lcell \crtc|Add4~25 (
// Equation(s):
// \crtc|Add4~25_combout  = \crtc|dotcnt [6] $ ((((!(!\crtc|Add4~2  & \crtc|Add4~7 ) # (\crtc|Add4~2  & \crtc|Add4~7COUT1_68 )))))
// \crtc|Add4~27  = CARRY((\crtc|dotcnt [6] & ((!\crtc|Add4~7 ))))
// \crtc|Add4~27COUT1_70  = CARRY((\crtc|dotcnt [6] & ((!\crtc|Add4~7COUT1_68 ))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add4~2 ),
	.cin0(\crtc|Add4~7 ),
	.cin1(\crtc|Add4~7COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~27 ),
	.cout1(\crtc|Add4~27COUT1_70 ));
// synopsys translate_off
defparam \crtc|Add4~25 .cin0_used = "true";
defparam \crtc|Add4~25 .cin1_used = "true";
defparam \crtc|Add4~25 .cin_used = "true";
defparam \crtc|Add4~25 .lut_mask = "a50a";
defparam \crtc|Add4~25 .operation_mode = "arithmetic";
defparam \crtc|Add4~25 .output_mode = "comb_only";
defparam \crtc|Add4~25 .register_cascade_mode = "off";
defparam \crtc|Add4~25 .sum_lutc_input = "cin";
defparam \crtc|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N7
cyclone_lcell \crtc|Add4~20 (
// Equation(s):
// \crtc|Add4~20_combout  = (\crtc|dotcnt [7] $ (((!\crtc|Add4~2  & \crtc|Add4~27 ) # (\crtc|Add4~2  & \crtc|Add4~27COUT1_70 ))))
// \crtc|Add4~22  = CARRY(((!\crtc|Add4~27 ) # (!\crtc|dotcnt [7])))
// \crtc|Add4~22COUT1_72  = CARRY(((!\crtc|Add4~27COUT1_70 ) # (!\crtc|dotcnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add4~2 ),
	.cin0(\crtc|Add4~27 ),
	.cin1(\crtc|Add4~27COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~22 ),
	.cout1(\crtc|Add4~22COUT1_72 ));
// synopsys translate_off
defparam \crtc|Add4~20 .cin0_used = "true";
defparam \crtc|Add4~20 .cin1_used = "true";
defparam \crtc|Add4~20 .cin_used = "true";
defparam \crtc|Add4~20 .lut_mask = "3c3f";
defparam \crtc|Add4~20 .operation_mode = "arithmetic";
defparam \crtc|Add4~20 .output_mode = "comb_only";
defparam \crtc|Add4~20 .register_cascade_mode = "off";
defparam \crtc|Add4~20 .sum_lutc_input = "cin";
defparam \crtc|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N3
cyclone_lcell \crtc|dotcnt[7] (
// Equation(s):
// \crtc|dotcnt [7] = DFFEAS((\crtc|Add4~20_combout  & (((!\crtc|dotcnt [7]) # (!\crtc|Equal15~0_combout )) # (!\crtc|Equal15~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal15~1 ),
	.datab(\crtc|Add4~20_combout ),
	.datac(\crtc|Equal15~0_combout ),
	.datad(\crtc|dotcnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dotcnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[7] .lut_mask = "4ccc";
defparam \crtc|dotcnt[7] .operation_mode = "normal";
defparam \crtc|dotcnt[7] .output_mode = "reg_only";
defparam \crtc|dotcnt[7] .register_cascade_mode = "off";
defparam \crtc|dotcnt[7] .sum_lutc_input = "datac";
defparam \crtc|dotcnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N4
cyclone_lcell \crtc|dotcnt[2] (
// Equation(s):
// \crtc|dotcnt [2] = DFFEAS((\crtc|Add4~10_combout  & (((!\crtc|Equal15~0_combout ) # (!\crtc|dotcnt [7])) # (!\crtc|Equal15~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal15~1 ),
	.datab(\crtc|Add4~10_combout ),
	.datac(\crtc|dotcnt [7]),
	.datad(\crtc|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dotcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[2] .lut_mask = "4ccc";
defparam \crtc|dotcnt[2] .operation_mode = "normal";
defparam \crtc|dotcnt[2] .output_mode = "reg_only";
defparam \crtc|dotcnt[2] .register_cascade_mode = "off";
defparam \crtc|dotcnt[2] .sum_lutc_input = "datac";
defparam \crtc|dotcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N6
cyclone_lcell \crtc|dotcnt[3] (
// Equation(s):
// \crtc|dotcnt [3] = DFFEAS((\crtc|Add4~15_combout  & (((!\crtc|Equal15~0_combout ) # (!\crtc|dotcnt [7])) # (!\crtc|Equal15~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal15~1 ),
	.datab(\crtc|Add4~15_combout ),
	.datac(\crtc|dotcnt [7]),
	.datad(\crtc|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dotcnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[3] .lut_mask = "4ccc";
defparam \crtc|dotcnt[3] .operation_mode = "normal";
defparam \crtc|dotcnt[3] .output_mode = "reg_only";
defparam \crtc|dotcnt[3] .register_cascade_mode = "off";
defparam \crtc|dotcnt[3] .sum_lutc_input = "datac";
defparam \crtc|dotcnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N6
cyclone_lcell \crtc|dotcnt[0] (
// Equation(s):
// \crtc|Equal15~1  = (!\crtc|dotcnt [6] & (\crtc|dotcnt [3] & (D1_dotcnt[0] & \crtc|dotcnt [2])))
// \crtc|dotcnt [0] = DFFEAS(\crtc|Equal15~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \crtc|Add4~45_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dotcnt [6]),
	.datab(\crtc|dotcnt [3]),
	.datac(\crtc|Add4~45_combout ),
	.datad(\crtc|dotcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal15~1 ),
	.regout(\crtc|dotcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[0] .lut_mask = "4000";
defparam \crtc|dotcnt[0] .operation_mode = "normal";
defparam \crtc|dotcnt[0] .output_mode = "reg_and_comb";
defparam \crtc|dotcnt[0] .register_cascade_mode = "off";
defparam \crtc|dotcnt[0] .sum_lutc_input = "qfbk";
defparam \crtc|dotcnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y15_N2
cyclone_lcell \crtc|dotcnt[1] (
// Equation(s):
// \crtc|dotcnt [1] = DFFEAS((\crtc|Add4~40_combout  & (((!\crtc|Equal15~0_combout ) # (!\crtc|dotcnt [7])) # (!\crtc|Equal15~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal15~1 ),
	.datab(\crtc|Add4~40_combout ),
	.datac(\crtc|dotcnt [7]),
	.datad(\crtc|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dotcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[1] .lut_mask = "4ccc";
defparam \crtc|dotcnt[1] .operation_mode = "normal";
defparam \crtc|dotcnt[1] .output_mode = "reg_only";
defparam \crtc|dotcnt[1] .register_cascade_mode = "off";
defparam \crtc|dotcnt[1] .sum_lutc_input = "datac";
defparam \crtc|dotcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N8
cyclone_lcell \crtc|Add4~30 (
// Equation(s):
// \crtc|Add4~30_combout  = \crtc|dotcnt [8] $ ((((!(!\crtc|Add4~2  & \crtc|Add4~22 ) # (\crtc|Add4~2  & \crtc|Add4~22COUT1_72 )))))
// \crtc|Add4~32  = CARRY((\crtc|dotcnt [8] & ((!\crtc|Add4~22 ))))
// \crtc|Add4~32COUT1_74  = CARRY((\crtc|dotcnt [8] & ((!\crtc|Add4~22COUT1_72 ))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add4~2 ),
	.cin0(\crtc|Add4~22 ),
	.cin1(\crtc|Add4~22COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add4~32 ),
	.cout1(\crtc|Add4~32COUT1_74 ));
// synopsys translate_off
defparam \crtc|Add4~30 .cin0_used = "true";
defparam \crtc|Add4~30 .cin1_used = "true";
defparam \crtc|Add4~30 .cin_used = "true";
defparam \crtc|Add4~30 .lut_mask = "a50a";
defparam \crtc|Add4~30 .operation_mode = "arithmetic";
defparam \crtc|Add4~30 .output_mode = "comb_only";
defparam \crtc|Add4~30 .register_cascade_mode = "off";
defparam \crtc|Add4~30 .sum_lutc_input = "cin";
defparam \crtc|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N9
cyclone_lcell \crtc|Add4~35 (
// Equation(s):
// \crtc|Add4~35_combout  = (\crtc|dotcnt [9] $ (((!\crtc|Add4~2  & \crtc|Add4~32 ) # (\crtc|Add4~2  & \crtc|Add4~32COUT1_74 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add4~2 ),
	.cin0(\crtc|Add4~32 ),
	.cin1(\crtc|Add4~32COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Add4~35 .cin0_used = "true";
defparam \crtc|Add4~35 .cin1_used = "true";
defparam \crtc|Add4~35 .cin_used = "true";
defparam \crtc|Add4~35 .lut_mask = "3c3c";
defparam \crtc|Add4~35 .operation_mode = "normal";
defparam \crtc|Add4~35 .output_mode = "comb_only";
defparam \crtc|Add4~35 .register_cascade_mode = "off";
defparam \crtc|Add4~35 .sum_lutc_input = "cin";
defparam \crtc|Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N4
cyclone_lcell \crtc|dotcnt[9] (
// Equation(s):
// \crtc|dotcnt [9] = DFFEAS((\crtc|Add4~35_combout  & (((!\crtc|dotcnt [7]) # (!\crtc|Equal15~0_combout )) # (!\crtc|Equal15~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal15~1 ),
	.datab(\crtc|Add4~35_combout ),
	.datac(\crtc|Equal15~0_combout ),
	.datad(\crtc|dotcnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dotcnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[9] .lut_mask = "4ccc";
defparam \crtc|dotcnt[9] .operation_mode = "normal";
defparam \crtc|dotcnt[9] .output_mode = "reg_only";
defparam \crtc|dotcnt[9] .register_cascade_mode = "off";
defparam \crtc|dotcnt[9] .sum_lutc_input = "datac";
defparam \crtc|dotcnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N7
cyclone_lcell \crtc|Equal15~0 (
// Equation(s):
// \crtc|Equal15~0_combout  = (!\crtc|dotcnt [1] & (\crtc|burst~2  & (\crtc|dotcnt [9] & \crtc|dotcnt [8])))

	.clk(gnd),
	.dataa(\crtc|dotcnt [1]),
	.datab(\crtc|burst~2 ),
	.datac(\crtc|dotcnt [9]),
	.datad(\crtc|dotcnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal15~0 .lut_mask = "4000";
defparam \crtc|Equal15~0 .operation_mode = "normal";
defparam \crtc|Equal15~0 .output_mode = "comb_only";
defparam \crtc|Equal15~0 .register_cascade_mode = "off";
defparam \crtc|Equal15~0 .sum_lutc_input = "datac";
defparam \crtc|Equal15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N1
cyclone_lcell \crtc|dotcnt[8] (
// Equation(s):
// \crtc|dotcnt [8] = DFFEAS((\crtc|Add4~30_combout  & (((!\crtc|Equal15~1 ) # (!\crtc|dotcnt [7])) # (!\crtc|Equal15~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal15~0_combout ),
	.datab(\crtc|dotcnt [7]),
	.datac(\crtc|Add4~30_combout ),
	.datad(\crtc|Equal15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dotcnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[8] .lut_mask = "70f0";
defparam \crtc|dotcnt[8] .operation_mode = "normal";
defparam \crtc|dotcnt[8] .output_mode = "reg_only";
defparam \crtc|dotcnt[8] .register_cascade_mode = "off";
defparam \crtc|dotcnt[8] .sum_lutc_input = "datac";
defparam \crtc|dotcnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N2
cyclone_lcell \crtc|dotcnt[6] (
// Equation(s):
// \crtc|hvalid~1  = (\crtc|dotcnt [8] & (\crtc|dotcnt [9] & ((D1_dotcnt[6]) # (\crtc|dotcnt [7])))) # (!\crtc|dotcnt [8] & (!\crtc|dotcnt [9] & ((!\crtc|dotcnt [7]) # (!D1_dotcnt[6]))))
// \crtc|dotcnt [6] = DFFEAS(\crtc|hvalid~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \crtc|Add4~25_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dotcnt [8]),
	.datab(\crtc|dotcnt [9]),
	.datac(\crtc|Add4~25_combout ),
	.datad(\crtc|dotcnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|hvalid~1 ),
	.regout(\crtc|dotcnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dotcnt[6] .lut_mask = "8991";
defparam \crtc|dotcnt[6] .operation_mode = "normal";
defparam \crtc|dotcnt[6] .output_mode = "reg_and_comb";
defparam \crtc|dotcnt[6] .register_cascade_mode = "off";
defparam \crtc|dotcnt[6] .sum_lutc_input = "qfbk";
defparam \crtc|dotcnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y21_N4
cyclone_lcell \rtc|Add0~0 (
// Equation(s):
// \rtc|Add0~0_combout  = \crtc|dotcnt [0] $ ((\rtc|cnt [1]))
// \rtc|Add0~2  = CARRY((\crtc|dotcnt [0] & (\rtc|cnt [1])))

	.clk(gnd),
	.dataa(\crtc|dotcnt [0]),
	.datab(\rtc|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~0_combout ),
	.regout(),
	.cout(\rtc|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Add0~0 .lut_mask = "6688";
defparam \rtc|Add0~0 .operation_mode = "arithmetic";
defparam \rtc|Add0~0 .output_mode = "comb_only";
defparam \rtc|Add0~0 .register_cascade_mode = "off";
defparam \rtc|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N1
cyclone_lcell \rtc|cnt[1] (
// Equation(s):
// \rtc|cnt [1] = DFFEAS((\rtc|Add0~0_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~0_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[1] .lut_mask = "aaa8";
defparam \rtc|cnt[1] .operation_mode = "normal";
defparam \rtc|cnt[1] .output_mode = "reg_only";
defparam \rtc|cnt[1] .register_cascade_mode = "off";
defparam \rtc|cnt[1] .sum_lutc_input = "datac";
defparam \rtc|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y20_N0
cyclone_lcell \rtc|Add0~20 (
// Equation(s):
// \rtc|Add0~20_combout  = (\rtc|cnt [7] $ ((!\rtc|Add0~32 )))
// \rtc|Add0~22  = CARRY(((\rtc|cnt [7] & !\rtc|Add0~32 )))
// \rtc|Add0~22COUT1_142  = CARRY(((\rtc|cnt [7] & !\rtc|Add0~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~22 ),
	.cout1(\rtc|Add0~22COUT1_142 ));
// synopsys translate_off
defparam \rtc|Add0~20 .cin_used = "true";
defparam \rtc|Add0~20 .lut_mask = "c30c";
defparam \rtc|Add0~20 .operation_mode = "arithmetic";
defparam \rtc|Add0~20 .output_mode = "comb_only";
defparam \rtc|Add0~20 .register_cascade_mode = "off";
defparam \rtc|Add0~20 .sum_lutc_input = "cin";
defparam \rtc|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y20_N2
cyclone_lcell \rtc|cnt[7] (
// Equation(s):
// \rtc|cnt [7] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~20_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rtc|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[7] .lut_mask = "0000";
defparam \rtc|cnt[7] .operation_mode = "normal";
defparam \rtc|cnt[7] .output_mode = "reg_only";
defparam \rtc|cnt[7] .register_cascade_mode = "off";
defparam \rtc|cnt[7] .sum_lutc_input = "datac";
defparam \rtc|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y21_N5
cyclone_lcell \rtc|Add0~10 (
// Equation(s):
// \rtc|Add0~10_combout  = (\rtc|cnt [2] $ ((\rtc|Add0~2 )))
// \rtc|Add0~12  = CARRY(((!\rtc|Add0~2 ) # (!\rtc|cnt [2])))
// \rtc|Add0~12COUT1_134  = CARRY(((!\rtc|Add0~2 ) # (!\rtc|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~12 ),
	.cout1(\rtc|Add0~12COUT1_134 ));
// synopsys translate_off
defparam \rtc|Add0~10 .cin_used = "true";
defparam \rtc|Add0~10 .lut_mask = "3c3f";
defparam \rtc|Add0~10 .operation_mode = "arithmetic";
defparam \rtc|Add0~10 .output_mode = "comb_only";
defparam \rtc|Add0~10 .register_cascade_mode = "off";
defparam \rtc|Add0~10 .sum_lutc_input = "cin";
defparam \rtc|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N6
cyclone_lcell \rtc|cnt[2] (
// Equation(s):
// \rtc|cnt [2] = DFFEAS((\rtc|Add0~10_combout  & ((\rtc|Equal5~6 ) # ((\rtc|Equal5~5 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Equal5~6 ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Add0~10_combout ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[2] .lut_mask = "f0e0";
defparam \rtc|cnt[2] .operation_mode = "normal";
defparam \rtc|cnt[2] .output_mode = "reg_only";
defparam \rtc|cnt[2] .register_cascade_mode = "off";
defparam \rtc|cnt[2] .sum_lutc_input = "datac";
defparam \rtc|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y21_N6
cyclone_lcell \rtc|Add0~5 (
// Equation(s):
// \rtc|Add0~5_combout  = (\rtc|cnt [3] $ ((!(!\rtc|Add0~2  & \rtc|Add0~12 ) # (\rtc|Add0~2  & \rtc|Add0~12COUT1_134 ))))
// \rtc|Add0~7  = CARRY(((\rtc|cnt [3] & !\rtc|Add0~12 )))
// \rtc|Add0~7COUT1_136  = CARRY(((\rtc|cnt [3] & !\rtc|Add0~12COUT1_134 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~2 ),
	.cin0(\rtc|Add0~12 ),
	.cin1(\rtc|Add0~12COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~7 ),
	.cout1(\rtc|Add0~7COUT1_136 ));
// synopsys translate_off
defparam \rtc|Add0~5 .cin0_used = "true";
defparam \rtc|Add0~5 .cin1_used = "true";
defparam \rtc|Add0~5 .cin_used = "true";
defparam \rtc|Add0~5 .lut_mask = "c30c";
defparam \rtc|Add0~5 .operation_mode = "arithmetic";
defparam \rtc|Add0~5 .output_mode = "comb_only";
defparam \rtc|Add0~5 .register_cascade_mode = "off";
defparam \rtc|Add0~5 .sum_lutc_input = "cin";
defparam \rtc|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y21_N0
cyclone_lcell \rtc|cnt[3] (
// Equation(s):
// \rtc|Equal5~0  = ((\rtc|cnt [1]) # ((E1_cnt[3]) # (!\crtc|dotcnt [0]))) # (!\rtc|cnt [2])
// \rtc|cnt [3] = DFFEAS(\rtc|Equal5~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~5_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cnt [2]),
	.datab(\rtc|cnt [1]),
	.datac(\rtc|Add0~5_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~0 ),
	.regout(\rtc|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[3] .lut_mask = "fdff";
defparam \rtc|cnt[3] .operation_mode = "normal";
defparam \rtc|cnt[3] .output_mode = "reg_and_comb";
defparam \rtc|cnt[3] .register_cascade_mode = "off";
defparam \rtc|cnt[3] .sum_lutc_input = "qfbk";
defparam \rtc|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y21_N7
cyclone_lcell \rtc|Add0~15 (
// Equation(s):
// \rtc|Add0~15_combout  = \rtc|cnt [4] $ (((((!\rtc|Add0~2  & \rtc|Add0~7 ) # (\rtc|Add0~2  & \rtc|Add0~7COUT1_136 )))))
// \rtc|Add0~17  = CARRY(((!\rtc|Add0~7 )) # (!\rtc|cnt [4]))
// \rtc|Add0~17COUT1_138  = CARRY(((!\rtc|Add0~7COUT1_136 )) # (!\rtc|cnt [4]))

	.clk(gnd),
	.dataa(\rtc|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~2 ),
	.cin0(\rtc|Add0~7 ),
	.cin1(\rtc|Add0~7COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~17 ),
	.cout1(\rtc|Add0~17COUT1_138 ));
// synopsys translate_off
defparam \rtc|Add0~15 .cin0_used = "true";
defparam \rtc|Add0~15 .cin1_used = "true";
defparam \rtc|Add0~15 .cin_used = "true";
defparam \rtc|Add0~15 .lut_mask = "5a5f";
defparam \rtc|Add0~15 .operation_mode = "arithmetic";
defparam \rtc|Add0~15 .output_mode = "comb_only";
defparam \rtc|Add0~15 .register_cascade_mode = "off";
defparam \rtc|Add0~15 .sum_lutc_input = "cin";
defparam \rtc|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y21_N2
cyclone_lcell \rtc|cnt[4] (
// Equation(s):
// \rtc|Equal5~1  = ((\rtc|cnt [7]) # ((E1_cnt[4]) # (!\rtc|cnt [6]))) # (!\rtc|cnt [5])
// \rtc|cnt [4] = DFFEAS(\rtc|Equal5~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~15_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cnt [5]),
	.datab(\rtc|cnt [7]),
	.datac(\rtc|Add0~15_combout ),
	.datad(\rtc|cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~1 ),
	.regout(\rtc|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[4] .lut_mask = "fdff";
defparam \rtc|cnt[4] .operation_mode = "normal";
defparam \rtc|cnt[4] .output_mode = "reg_and_comb";
defparam \rtc|cnt[4] .register_cascade_mode = "off";
defparam \rtc|cnt[4] .sum_lutc_input = "qfbk";
defparam \rtc|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y21_N8
cyclone_lcell \rtc|Add0~25 (
// Equation(s):
// \rtc|Add0~25_combout  = \rtc|cnt [5] $ ((((!(!\rtc|Add0~2  & \rtc|Add0~17 ) # (\rtc|Add0~2  & \rtc|Add0~17COUT1_138 )))))
// \rtc|Add0~27  = CARRY((\rtc|cnt [5] & ((!\rtc|Add0~17 ))))
// \rtc|Add0~27COUT1_140  = CARRY((\rtc|cnt [5] & ((!\rtc|Add0~17COUT1_138 ))))

	.clk(gnd),
	.dataa(\rtc|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~2 ),
	.cin0(\rtc|Add0~17 ),
	.cin1(\rtc|Add0~17COUT1_138 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~27 ),
	.cout1(\rtc|Add0~27COUT1_140 ));
// synopsys translate_off
defparam \rtc|Add0~25 .cin0_used = "true";
defparam \rtc|Add0~25 .cin1_used = "true";
defparam \rtc|Add0~25 .cin_used = "true";
defparam \rtc|Add0~25 .lut_mask = "a50a";
defparam \rtc|Add0~25 .operation_mode = "arithmetic";
defparam \rtc|Add0~25 .output_mode = "comb_only";
defparam \rtc|Add0~25 .register_cascade_mode = "off";
defparam \rtc|Add0~25 .sum_lutc_input = "cin";
defparam \rtc|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N8
cyclone_lcell \rtc|cnt[5] (
// Equation(s):
// \rtc|cnt [5] = DFFEAS((\rtc|Add0~25_combout  & ((\rtc|Equal5~4_combout ) # ((\rtc|Equal5~5 ) # (\rtc|Equal5~6 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Equal5~4_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[5] .lut_mask = "fe00";
defparam \rtc|cnt[5] .operation_mode = "normal";
defparam \rtc|cnt[5] .output_mode = "reg_only";
defparam \rtc|cnt[5] .register_cascade_mode = "off";
defparam \rtc|cnt[5] .sum_lutc_input = "datac";
defparam \rtc|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y21_N9
cyclone_lcell \rtc|Add0~30 (
// Equation(s):
// \rtc|Add0~30_combout  = \rtc|cnt [6] $ (((((!\rtc|Add0~2  & \rtc|Add0~27 ) # (\rtc|Add0~2  & \rtc|Add0~27COUT1_140 )))))
// \rtc|Add0~32  = CARRY(((!\rtc|Add0~27COUT1_140 )) # (!\rtc|cnt [6]))

	.clk(gnd),
	.dataa(\rtc|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~2 ),
	.cin0(\rtc|Add0~27 ),
	.cin1(\rtc|Add0~27COUT1_140 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~30_combout ),
	.regout(),
	.cout(\rtc|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Add0~30 .cin0_used = "true";
defparam \rtc|Add0~30 .cin1_used = "true";
defparam \rtc|Add0~30 .cin_used = "true";
defparam \rtc|Add0~30 .lut_mask = "5a5f";
defparam \rtc|Add0~30 .operation_mode = "arithmetic";
defparam \rtc|Add0~30 .output_mode = "comb_only";
defparam \rtc|Add0~30 .register_cascade_mode = "off";
defparam \rtc|Add0~30 .sum_lutc_input = "cin";
defparam \rtc|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N3
cyclone_lcell \rtc|cnt[6] (
// Equation(s):
// \rtc|cnt [6] = DFFEAS((\rtc|Add0~30_combout  & ((\rtc|Equal5~4_combout ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~5 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Equal5~4_combout ),
	.datab(\rtc|Equal5~6 ),
	.datac(\rtc|Add0~30_combout ),
	.datad(\rtc|Equal5~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[6] .lut_mask = "f0e0";
defparam \rtc|cnt[6] .operation_mode = "normal";
defparam \rtc|cnt[6] .output_mode = "reg_only";
defparam \rtc|cnt[6] .register_cascade_mode = "off";
defparam \rtc|cnt[6] .sum_lutc_input = "datac";
defparam \rtc|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y20_N1
cyclone_lcell \rtc|Add0~35 (
// Equation(s):
// \rtc|Add0~35_combout  = \rtc|cnt [8] $ (((((!\rtc|Add0~32  & \rtc|Add0~22 ) # (\rtc|Add0~32  & \rtc|Add0~22COUT1_142 )))))
// \rtc|Add0~37  = CARRY(((!\rtc|Add0~22 )) # (!\rtc|cnt [8]))
// \rtc|Add0~37COUT1_144  = CARRY(((!\rtc|Add0~22COUT1_142 )) # (!\rtc|cnt [8]))

	.clk(gnd),
	.dataa(\rtc|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~32 ),
	.cin0(\rtc|Add0~22 ),
	.cin1(\rtc|Add0~22COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~37 ),
	.cout1(\rtc|Add0~37COUT1_144 ));
// synopsys translate_off
defparam \rtc|Add0~35 .cin0_used = "true";
defparam \rtc|Add0~35 .cin1_used = "true";
defparam \rtc|Add0~35 .cin_used = "true";
defparam \rtc|Add0~35 .lut_mask = "5a5f";
defparam \rtc|Add0~35 .operation_mode = "arithmetic";
defparam \rtc|Add0~35 .output_mode = "comb_only";
defparam \rtc|Add0~35 .register_cascade_mode = "off";
defparam \rtc|Add0~35 .sum_lutc_input = "cin";
defparam \rtc|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y21_N3
cyclone_lcell \rtc|cnt[8] (
// Equation(s):
// \rtc|Equal5~2  = (\rtc|cnt [10]) # (((E1_cnt[8]) # (!\rtc|cnt [9])) # (!\rtc|cnt [11]))
// \rtc|cnt [8] = DFFEAS(\rtc|Equal5~2 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~35_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cnt [10]),
	.datab(\rtc|cnt [11]),
	.datac(\rtc|Add0~35_combout ),
	.datad(\rtc|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~2 ),
	.regout(\rtc|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[8] .lut_mask = "fbff";
defparam \rtc|cnt[8] .operation_mode = "normal";
defparam \rtc|cnt[8] .output_mode = "reg_and_comb";
defparam \rtc|cnt[8] .register_cascade_mode = "off";
defparam \rtc|cnt[8] .sum_lutc_input = "qfbk";
defparam \rtc|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y20_N2
cyclone_lcell \rtc|Add0~45 (
// Equation(s):
// \rtc|Add0~45_combout  = (\rtc|cnt [9] $ ((!(!\rtc|Add0~32  & \rtc|Add0~37 ) # (\rtc|Add0~32  & \rtc|Add0~37COUT1_144 ))))
// \rtc|Add0~47  = CARRY(((\rtc|cnt [9] & !\rtc|Add0~37 )))
// \rtc|Add0~47COUT1_146  = CARRY(((\rtc|cnt [9] & !\rtc|Add0~37COUT1_144 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~32 ),
	.cin0(\rtc|Add0~37 ),
	.cin1(\rtc|Add0~37COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~47 ),
	.cout1(\rtc|Add0~47COUT1_146 ));
// synopsys translate_off
defparam \rtc|Add0~45 .cin0_used = "true";
defparam \rtc|Add0~45 .cin1_used = "true";
defparam \rtc|Add0~45 .cin_used = "true";
defparam \rtc|Add0~45 .lut_mask = "c30c";
defparam \rtc|Add0~45 .operation_mode = "arithmetic";
defparam \rtc|Add0~45 .output_mode = "comb_only";
defparam \rtc|Add0~45 .register_cascade_mode = "off";
defparam \rtc|Add0~45 .sum_lutc_input = "cin";
defparam \rtc|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N7
cyclone_lcell \rtc|cnt[9] (
// Equation(s):
// \rtc|cnt [9] = DFFEAS((\rtc|Add0~45_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~45_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[9] .lut_mask = "aaa8";
defparam \rtc|cnt[9] .operation_mode = "normal";
defparam \rtc|cnt[9] .output_mode = "reg_only";
defparam \rtc|cnt[9] .register_cascade_mode = "off";
defparam \rtc|cnt[9] .sum_lutc_input = "datac";
defparam \rtc|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y20_N3
cyclone_lcell \rtc|Add0~40 (
// Equation(s):
// \rtc|Add0~40_combout  = \rtc|cnt [10] $ (((((!\rtc|Add0~32  & \rtc|Add0~47 ) # (\rtc|Add0~32  & \rtc|Add0~47COUT1_146 )))))
// \rtc|Add0~42  = CARRY(((!\rtc|Add0~47 )) # (!\rtc|cnt [10]))
// \rtc|Add0~42COUT1_148  = CARRY(((!\rtc|Add0~47COUT1_146 )) # (!\rtc|cnt [10]))

	.clk(gnd),
	.dataa(\rtc|cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~32 ),
	.cin0(\rtc|Add0~47 ),
	.cin1(\rtc|Add0~47COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~42 ),
	.cout1(\rtc|Add0~42COUT1_148 ));
// synopsys translate_off
defparam \rtc|Add0~40 .cin0_used = "true";
defparam \rtc|Add0~40 .cin1_used = "true";
defparam \rtc|Add0~40 .cin_used = "true";
defparam \rtc|Add0~40 .lut_mask = "5a5f";
defparam \rtc|Add0~40 .operation_mode = "arithmetic";
defparam \rtc|Add0~40 .output_mode = "comb_only";
defparam \rtc|Add0~40 .register_cascade_mode = "off";
defparam \rtc|Add0~40 .sum_lutc_input = "cin";
defparam \rtc|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y18_N2
cyclone_lcell \rtc|cnt[10] (
// Equation(s):
// \rtc|cnt [10] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~40_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rtc|Add0~40_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[10] .lut_mask = "0000";
defparam \rtc|cnt[10] .operation_mode = "normal";
defparam \rtc|cnt[10] .output_mode = "reg_only";
defparam \rtc|cnt[10] .register_cascade_mode = "off";
defparam \rtc|cnt[10] .sum_lutc_input = "datac";
defparam \rtc|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y20_N4
cyclone_lcell \rtc|Add0~50 (
// Equation(s):
// \rtc|Add0~50_combout  = \rtc|cnt [11] $ ((((!(!\rtc|Add0~32  & \rtc|Add0~42 ) # (\rtc|Add0~32  & \rtc|Add0~42COUT1_148 )))))
// \rtc|Add0~52  = CARRY((\rtc|cnt [11] & ((!\rtc|Add0~42COUT1_148 ))))

	.clk(gnd),
	.dataa(\rtc|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~32 ),
	.cin0(\rtc|Add0~42 ),
	.cin1(\rtc|Add0~42COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~50_combout ),
	.regout(),
	.cout(\rtc|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Add0~50 .cin0_used = "true";
defparam \rtc|Add0~50 .cin1_used = "true";
defparam \rtc|Add0~50 .cin_used = "true";
defparam \rtc|Add0~50 .lut_mask = "a50a";
defparam \rtc|Add0~50 .operation_mode = "arithmetic";
defparam \rtc|Add0~50 .output_mode = "comb_only";
defparam \rtc|Add0~50 .register_cascade_mode = "off";
defparam \rtc|Add0~50 .sum_lutc_input = "cin";
defparam \rtc|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N9
cyclone_lcell \rtc|cnt[11] (
// Equation(s):
// \rtc|cnt [11] = DFFEAS((\rtc|Add0~50_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~50_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[11] .lut_mask = "aaa8";
defparam \rtc|cnt[11] .operation_mode = "normal";
defparam \rtc|cnt[11] .output_mode = "reg_only";
defparam \rtc|cnt[11] .register_cascade_mode = "off";
defparam \rtc|cnt[11] .sum_lutc_input = "datac";
defparam \rtc|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y20_N5
cyclone_lcell \rtc|Add0~60 (
// Equation(s):
// \rtc|Add0~60_combout  = (\rtc|cnt [12] $ ((\rtc|Add0~52 )))
// \rtc|Add0~62  = CARRY(((!\rtc|Add0~52 ) # (!\rtc|cnt [12])))
// \rtc|Add0~62COUT1_150  = CARRY(((!\rtc|Add0~52 ) # (!\rtc|cnt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~62 ),
	.cout1(\rtc|Add0~62COUT1_150 ));
// synopsys translate_off
defparam \rtc|Add0~60 .cin_used = "true";
defparam \rtc|Add0~60 .lut_mask = "3c3f";
defparam \rtc|Add0~60 .operation_mode = "arithmetic";
defparam \rtc|Add0~60 .output_mode = "comb_only";
defparam \rtc|Add0~60 .register_cascade_mode = "off";
defparam \rtc|Add0~60 .sum_lutc_input = "cin";
defparam \rtc|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N5
cyclone_lcell \rtc|cnt[12] (
// Equation(s):
// \rtc|cnt [12] = DFFEAS((\rtc|Add0~60_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~60_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[12] .lut_mask = "aaa8";
defparam \rtc|cnt[12] .operation_mode = "normal";
defparam \rtc|cnt[12] .output_mode = "reg_only";
defparam \rtc|cnt[12] .register_cascade_mode = "off";
defparam \rtc|cnt[12] .sum_lutc_input = "datac";
defparam \rtc|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y20_N6
cyclone_lcell \rtc|Add0~65 (
// Equation(s):
// \rtc|Add0~65_combout  = (\rtc|cnt [13] $ ((!(!\rtc|Add0~52  & \rtc|Add0~62 ) # (\rtc|Add0~52  & \rtc|Add0~62COUT1_150 ))))
// \rtc|Add0~67  = CARRY(((\rtc|cnt [13] & !\rtc|Add0~62 )))
// \rtc|Add0~67COUT1_152  = CARRY(((\rtc|cnt [13] & !\rtc|Add0~62COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~52 ),
	.cin0(\rtc|Add0~62 ),
	.cin1(\rtc|Add0~62COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~67 ),
	.cout1(\rtc|Add0~67COUT1_152 ));
// synopsys translate_off
defparam \rtc|Add0~65 .cin0_used = "true";
defparam \rtc|Add0~65 .cin1_used = "true";
defparam \rtc|Add0~65 .cin_used = "true";
defparam \rtc|Add0~65 .lut_mask = "c30c";
defparam \rtc|Add0~65 .operation_mode = "arithmetic";
defparam \rtc|Add0~65 .output_mode = "comb_only";
defparam \rtc|Add0~65 .register_cascade_mode = "off";
defparam \rtc|Add0~65 .sum_lutc_input = "cin";
defparam \rtc|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N4
cyclone_lcell \rtc|cnt[13] (
// Equation(s):
// \rtc|cnt [13] = DFFEAS((\rtc|Add0~65_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~65_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[13] .lut_mask = "aaa8";
defparam \rtc|cnt[13] .operation_mode = "normal";
defparam \rtc|cnt[13] .output_mode = "reg_only";
defparam \rtc|cnt[13] .register_cascade_mode = "off";
defparam \rtc|cnt[13] .sum_lutc_input = "datac";
defparam \rtc|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y20_N7
cyclone_lcell \rtc|Add0~70 (
// Equation(s):
// \rtc|Add0~70_combout  = (\rtc|cnt [14] $ (((!\rtc|Add0~52  & \rtc|Add0~67 ) # (\rtc|Add0~52  & \rtc|Add0~67COUT1_152 ))))
// \rtc|Add0~72  = CARRY(((!\rtc|Add0~67 ) # (!\rtc|cnt [14])))
// \rtc|Add0~72COUT1_154  = CARRY(((!\rtc|Add0~67COUT1_152 ) # (!\rtc|cnt [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~52 ),
	.cin0(\rtc|Add0~67 ),
	.cin1(\rtc|Add0~67COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~72 ),
	.cout1(\rtc|Add0~72COUT1_154 ));
// synopsys translate_off
defparam \rtc|Add0~70 .cin0_used = "true";
defparam \rtc|Add0~70 .cin1_used = "true";
defparam \rtc|Add0~70 .cin_used = "true";
defparam \rtc|Add0~70 .lut_mask = "3c3f";
defparam \rtc|Add0~70 .operation_mode = "arithmetic";
defparam \rtc|Add0~70 .output_mode = "comb_only";
defparam \rtc|Add0~70 .register_cascade_mode = "off";
defparam \rtc|Add0~70 .sum_lutc_input = "cin";
defparam \rtc|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N3
cyclone_lcell \rtc|cnt[14] (
// Equation(s):
// \rtc|cnt [14] = DFFEAS((\rtc|Add0~70_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Equal5~5 ),
	.datab(\rtc|Add0~70_combout ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[14] .lut_mask = "ccc8";
defparam \rtc|cnt[14] .operation_mode = "normal";
defparam \rtc|cnt[14] .output_mode = "reg_only";
defparam \rtc|cnt[14] .register_cascade_mode = "off";
defparam \rtc|cnt[14] .sum_lutc_input = "datac";
defparam \rtc|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y20_N2
cyclone_lcell \rtc|cnt[15] (
// Equation(s):
// \rtc|Equal5~3  = (((E1_cnt[15]) # (!\rtc|cnt [14])) # (!\rtc|cnt [12])) # (!\rtc|cnt [13])
// \rtc|cnt [15] = DFFEAS(\rtc|Equal5~3 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~55_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cnt [13]),
	.datab(\rtc|cnt [12]),
	.datac(\rtc|Add0~55_combout ),
	.datad(\rtc|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~3 ),
	.regout(\rtc|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[15] .lut_mask = "f7ff";
defparam \rtc|cnt[15] .operation_mode = "normal";
defparam \rtc|cnt[15] .output_mode = "reg_and_comb";
defparam \rtc|cnt[15] .register_cascade_mode = "off";
defparam \rtc|cnt[15] .sum_lutc_input = "qfbk";
defparam \rtc|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y20_N8
cyclone_lcell \rtc|Add0~55 (
// Equation(s):
// \rtc|Add0~55_combout  = (\rtc|cnt [15] $ ((!(!\rtc|Add0~52  & \rtc|Add0~72 ) # (\rtc|Add0~52  & \rtc|Add0~72COUT1_154 ))))
// \rtc|Add0~57  = CARRY(((\rtc|cnt [15] & !\rtc|Add0~72 )))
// \rtc|Add0~57COUT1_156  = CARRY(((\rtc|cnt [15] & !\rtc|Add0~72COUT1_154 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~52 ),
	.cin0(\rtc|Add0~72 ),
	.cin1(\rtc|Add0~72COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~57 ),
	.cout1(\rtc|Add0~57COUT1_156 ));
// synopsys translate_off
defparam \rtc|Add0~55 .cin0_used = "true";
defparam \rtc|Add0~55 .cin1_used = "true";
defparam \rtc|Add0~55 .cin_used = "true";
defparam \rtc|Add0~55 .lut_mask = "c30c";
defparam \rtc|Add0~55 .operation_mode = "arithmetic";
defparam \rtc|Add0~55 .output_mode = "comb_only";
defparam \rtc|Add0~55 .register_cascade_mode = "off";
defparam \rtc|Add0~55 .sum_lutc_input = "cin";
defparam \rtc|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y21_N1
cyclone_lcell \rtc|Equal5~4 (
// Equation(s):
// \rtc|Equal5~4_combout  = (\rtc|Equal5~3 ) # ((\rtc|Equal5~1 ) # ((\rtc|Equal5~2 ) # (\rtc|Equal5~0 )))

	.clk(gnd),
	.dataa(\rtc|Equal5~3 ),
	.datab(\rtc|Equal5~1 ),
	.datac(\rtc|Equal5~2 ),
	.datad(\rtc|Equal5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Equal5~4 .lut_mask = "fffe";
defparam \rtc|Equal5~4 .operation_mode = "normal";
defparam \rtc|Equal5~4 .output_mode = "comb_only";
defparam \rtc|Equal5~4 .register_cascade_mode = "off";
defparam \rtc|Equal5~4 .sum_lutc_input = "datac";
defparam \rtc|Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N0
cyclone_lcell \rtc|cnt[22] (
// Equation(s):
// \rtc|cnt [22] = DFFEAS((\rtc|Add0~105_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~105_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[22] .lut_mask = "aaa8";
defparam \rtc|cnt[22] .operation_mode = "normal";
defparam \rtc|cnt[22] .output_mode = "reg_only";
defparam \rtc|cnt[22] .register_cascade_mode = "off";
defparam \rtc|cnt[22] .sum_lutc_input = "datac";
defparam \rtc|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N0
cyclone_lcell \rtc|Add0~85 (
// Equation(s):
// \rtc|Add0~85_combout  = \rtc|cnt [17] $ ((((!\rtc|Add0~77 ))))
// \rtc|Add0~87  = CARRY((\rtc|cnt [17] & ((!\rtc|Add0~77 ))))
// \rtc|Add0~87COUT1_158  = CARRY((\rtc|cnt [17] & ((!\rtc|Add0~77 ))))

	.clk(gnd),
	.dataa(\rtc|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~87 ),
	.cout1(\rtc|Add0~87COUT1_158 ));
// synopsys translate_off
defparam \rtc|Add0~85 .cin_used = "true";
defparam \rtc|Add0~85 .lut_mask = "a50a";
defparam \rtc|Add0~85 .operation_mode = "arithmetic";
defparam \rtc|Add0~85 .output_mode = "comb_only";
defparam \rtc|Add0~85 .register_cascade_mode = "off";
defparam \rtc|Add0~85 .sum_lutc_input = "cin";
defparam \rtc|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N1
cyclone_lcell \rtc|cnt[17] (
// Equation(s):
// \rtc|cnt [17] = DFFEAS((\rtc|Add0~85_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Equal5~5 ),
	.datab(\rtc|Add0~85_combout ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[17] .lut_mask = "ccc8";
defparam \rtc|cnt[17] .operation_mode = "normal";
defparam \rtc|cnt[17] .output_mode = "reg_only";
defparam \rtc|cnt[17] .register_cascade_mode = "off";
defparam \rtc|cnt[17] .sum_lutc_input = "datac";
defparam \rtc|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N1
cyclone_lcell \rtc|Add0~80 (
// Equation(s):
// \rtc|Add0~80_combout  = (\rtc|cnt [18] $ (((!\rtc|Add0~77  & \rtc|Add0~87 ) # (\rtc|Add0~77  & \rtc|Add0~87COUT1_158 ))))
// \rtc|Add0~82  = CARRY(((!\rtc|Add0~87 ) # (!\rtc|cnt [18])))
// \rtc|Add0~82COUT1_160  = CARRY(((!\rtc|Add0~87COUT1_158 ) # (!\rtc|cnt [18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~77 ),
	.cin0(\rtc|Add0~87 ),
	.cin1(\rtc|Add0~87COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~82 ),
	.cout1(\rtc|Add0~82COUT1_160 ));
// synopsys translate_off
defparam \rtc|Add0~80 .cin0_used = "true";
defparam \rtc|Add0~80 .cin1_used = "true";
defparam \rtc|Add0~80 .cin_used = "true";
defparam \rtc|Add0~80 .lut_mask = "3c3f";
defparam \rtc|Add0~80 .operation_mode = "arithmetic";
defparam \rtc|Add0~80 .output_mode = "comb_only";
defparam \rtc|Add0~80 .register_cascade_mode = "off";
defparam \rtc|Add0~80 .sum_lutc_input = "cin";
defparam \rtc|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y17_N2
cyclone_lcell \rtc|cnt[18] (
// Equation(s):
// \rtc|cnt [18] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~80_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rtc|Add0~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[18] .lut_mask = "0000";
defparam \rtc|cnt[18] .operation_mode = "normal";
defparam \rtc|cnt[18] .output_mode = "reg_only";
defparam \rtc|cnt[18] .register_cascade_mode = "off";
defparam \rtc|cnt[18] .sum_lutc_input = "datac";
defparam \rtc|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y20_N9
cyclone_lcell \rtc|Add0~75 (
// Equation(s):
// \rtc|Add0~75_combout  = \rtc|cnt [16] $ (((((!\rtc|Add0~52  & \rtc|Add0~57 ) # (\rtc|Add0~52  & \rtc|Add0~57COUT1_156 )))))
// \rtc|Add0~77  = CARRY(((!\rtc|Add0~57COUT1_156 )) # (!\rtc|cnt [16]))

	.clk(gnd),
	.dataa(\rtc|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~52 ),
	.cin0(\rtc|Add0~57 ),
	.cin1(\rtc|Add0~57COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~75_combout ),
	.regout(),
	.cout(\rtc|Add0~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Add0~75 .cin0_used = "true";
defparam \rtc|Add0~75 .cin1_used = "true";
defparam \rtc|Add0~75 .cin_used = "true";
defparam \rtc|Add0~75 .lut_mask = "5a5f";
defparam \rtc|Add0~75 .operation_mode = "arithmetic";
defparam \rtc|Add0~75 .output_mode = "comb_only";
defparam \rtc|Add0~75 .register_cascade_mode = "off";
defparam \rtc|Add0~75 .sum_lutc_input = "cin";
defparam \rtc|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N9
cyclone_lcell \rtc|cnt[16] (
// Equation(s):
// \rtc|Equal5~5  = ((\rtc|cnt [18]) # ((E1_cnt[16]) # (!\rtc|cnt [17]))) # (!\rtc|cnt [19])
// \rtc|cnt [16] = DFFEAS(\rtc|Equal5~5 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~75_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cnt [19]),
	.datab(\rtc|cnt [18]),
	.datac(\rtc|Add0~75_combout ),
	.datad(\rtc|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~5 ),
	.regout(\rtc|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[16] .lut_mask = "fdff";
defparam \rtc|cnt[16] .operation_mode = "normal";
defparam \rtc|cnt[16] .output_mode = "reg_and_comb";
defparam \rtc|cnt[16] .register_cascade_mode = "off";
defparam \rtc|cnt[16] .sum_lutc_input = "qfbk";
defparam \rtc|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y19_N2
cyclone_lcell \rtc|Add0~90 (
// Equation(s):
// \rtc|Add0~90_combout  = \rtc|cnt [19] $ ((((!(!\rtc|Add0~77  & \rtc|Add0~82 ) # (\rtc|Add0~77  & \rtc|Add0~82COUT1_160 )))))
// \rtc|Add0~92  = CARRY((\rtc|cnt [19] & ((!\rtc|Add0~82 ))))
// \rtc|Add0~92COUT1_162  = CARRY((\rtc|cnt [19] & ((!\rtc|Add0~82COUT1_160 ))))

	.clk(gnd),
	.dataa(\rtc|cnt [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~77 ),
	.cin0(\rtc|Add0~82 ),
	.cin1(\rtc|Add0~82COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~92 ),
	.cout1(\rtc|Add0~92COUT1_162 ));
// synopsys translate_off
defparam \rtc|Add0~90 .cin0_used = "true";
defparam \rtc|Add0~90 .cin1_used = "true";
defparam \rtc|Add0~90 .cin_used = "true";
defparam \rtc|Add0~90 .lut_mask = "a50a";
defparam \rtc|Add0~90 .operation_mode = "arithmetic";
defparam \rtc|Add0~90 .output_mode = "comb_only";
defparam \rtc|Add0~90 .register_cascade_mode = "off";
defparam \rtc|Add0~90 .sum_lutc_input = "cin";
defparam \rtc|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N3
cyclone_lcell \rtc|Add0~100 (
// Equation(s):
// \rtc|Add0~100_combout  = (\rtc|cnt [20] $ (((!\rtc|Add0~77  & \rtc|Add0~92 ) # (\rtc|Add0~77  & \rtc|Add0~92COUT1_162 ))))
// \rtc|Add0~102  = CARRY(((!\rtc|Add0~92 ) # (!\rtc|cnt [20])))
// \rtc|Add0~102COUT1_164  = CARRY(((!\rtc|Add0~92COUT1_162 ) # (!\rtc|cnt [20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~77 ),
	.cin0(\rtc|Add0~92 ),
	.cin1(\rtc|Add0~92COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\rtc|Add0~102 ),
	.cout1(\rtc|Add0~102COUT1_164 ));
// synopsys translate_off
defparam \rtc|Add0~100 .cin0_used = "true";
defparam \rtc|Add0~100 .cin1_used = "true";
defparam \rtc|Add0~100 .cin_used = "true";
defparam \rtc|Add0~100 .lut_mask = "3c3f";
defparam \rtc|Add0~100 .operation_mode = "arithmetic";
defparam \rtc|Add0~100 .output_mode = "comb_only";
defparam \rtc|Add0~100 .register_cascade_mode = "off";
defparam \rtc|Add0~100 .sum_lutc_input = "cin";
defparam \rtc|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y19_N2
cyclone_lcell \rtc|cnt[20] (
// Equation(s):
// \rtc|cnt [20] = DFFEAS((\rtc|Add0~100_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~100_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[20] .lut_mask = "aaa8";
defparam \rtc|cnt[20] .operation_mode = "normal";
defparam \rtc|cnt[20] .output_mode = "reg_only";
defparam \rtc|cnt[20] .register_cascade_mode = "off";
defparam \rtc|cnt[20] .sum_lutc_input = "datac";
defparam \rtc|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N4
cyclone_lcell \rtc|Add0~95 (
// Equation(s):
// \rtc|Add0~95_combout  = \rtc|cnt [21] $ ((((!(!\rtc|Add0~77  & \rtc|Add0~102 ) # (\rtc|Add0~77  & \rtc|Add0~102COUT1_164 )))))
// \rtc|Add0~97  = CARRY((\rtc|cnt [21] & ((!\rtc|Add0~102COUT1_164 ))))

	.clk(gnd),
	.dataa(\rtc|cnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~77 ),
	.cin0(\rtc|Add0~102 ),
	.cin1(\rtc|Add0~102COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~95_combout ),
	.regout(),
	.cout(\rtc|Add0~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Add0~95 .cin0_used = "true";
defparam \rtc|Add0~95 .cin1_used = "true";
defparam \rtc|Add0~95 .cin_used = "true";
defparam \rtc|Add0~95 .lut_mask = "a50a";
defparam \rtc|Add0~95 .operation_mode = "arithmetic";
defparam \rtc|Add0~95 .output_mode = "comb_only";
defparam \rtc|Add0~95 .register_cascade_mode = "off";
defparam \rtc|Add0~95 .sum_lutc_input = "cin";
defparam \rtc|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N8
cyclone_lcell \rtc|cnt[21] (
// Equation(s):
// \rtc|Equal5~6  = (((E1_cnt[21]) # (!\rtc|cnt [20])) # (!\rtc|cnt [22])) # (!\rtc|cnt [23])
// \rtc|cnt [21] = DFFEAS(\rtc|Equal5~6 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|Add0~95_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cnt [23]),
	.datab(\rtc|cnt [22]),
	.datac(\rtc|Add0~95_combout ),
	.datad(\rtc|cnt [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~6 ),
	.regout(\rtc|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[21] .lut_mask = "f7ff";
defparam \rtc|cnt[21] .operation_mode = "normal";
defparam \rtc|cnt[21] .output_mode = "reg_and_comb";
defparam \rtc|cnt[21] .register_cascade_mode = "off";
defparam \rtc|cnt[21] .sum_lutc_input = "qfbk";
defparam \rtc|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y19_N6
cyclone_lcell \rtc|Add0~110 (
// Equation(s):
// \rtc|Add0~110_combout  = \rtc|cnt [23] $ ((((!(!\rtc|Add0~97  & \rtc|Add0~107 ) # (\rtc|Add0~97  & \rtc|Add0~107COUT1_166 )))))

	.clk(gnd),
	.dataa(\rtc|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\rtc|Add0~97 ),
	.cin0(\rtc|Add0~107 ),
	.cin1(\rtc|Add0~107COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Add0~110 .cin0_used = "true";
defparam \rtc|Add0~110 .cin1_used = "true";
defparam \rtc|Add0~110 .cin_used = "true";
defparam \rtc|Add0~110 .lut_mask = "a5a5";
defparam \rtc|Add0~110 .operation_mode = "normal";
defparam \rtc|Add0~110 .output_mode = "comb_only";
defparam \rtc|Add0~110 .register_cascade_mode = "off";
defparam \rtc|Add0~110 .sum_lutc_input = "cin";
defparam \rtc|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y19_N7
cyclone_lcell \rtc|cnt[23] (
// Equation(s):
// \rtc|cnt [23] = DFFEAS((\rtc|Add0~110_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Add0~110_combout ),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[23] .lut_mask = "aaa8";
defparam \rtc|cnt[23] .operation_mode = "normal";
defparam \rtc|cnt[23] .output_mode = "reg_only";
defparam \rtc|cnt[23] .register_cascade_mode = "off";
defparam \rtc|cnt[23] .sum_lutc_input = "datac";
defparam \rtc|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N2
cyclone_lcell \rtc|cnt[19] (
// Equation(s):
// \rtc|cnt [19] = DFFEAS((\rtc|Add0~90_combout  & ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|Equal5~5 ),
	.datab(\rtc|Equal5~6 ),
	.datac(\rtc|Add0~90_combout ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cnt[19] .lut_mask = "f0e0";
defparam \rtc|cnt[19] .operation_mode = "normal";
defparam \rtc|cnt[19] .output_mode = "reg_only";
defparam \rtc|cnt[19] .register_cascade_mode = "off";
defparam \rtc|cnt[19] .sum_lutc_input = "datac";
defparam \rtc|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N7
cyclone_lcell \rtc|Equal5~7 (
// Equation(s):
// \rtc|Equal5~7_combout  = ((\rtc|Equal5~5 ) # ((\rtc|Equal5~6 ) # (\rtc|Equal5~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|Equal5~5 ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|Equal5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|Equal5~7 .lut_mask = "fffc";
defparam \rtc|Equal5~7 .operation_mode = "normal";
defparam \rtc|Equal5~7 .output_mode = "comb_only";
defparam \rtc|Equal5~7 .register_cascade_mode = "off";
defparam \rtc|Equal5~7 .sum_lutc_input = "datac";
defparam \rtc|Equal5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N5
cyclone_lcell \Z80|Mux5~0 (
// Equation(s):
// \Z80|Mux5~0_combout  = (\Z80|self[1]~0_combout  & ((\Z80|self [0]) # ((\Z80|reg_r|q[2]~COMBOUT )))) # (!\Z80|self[1]~0_combout  & (!\Z80|self [0] & (\Z80|Mux29~9_combout )))

	.clk(gnd),
	.dataa(\Z80|self[1]~0_combout ),
	.datab(\Z80|self [0]),
	.datac(\Z80|Mux29~9_combout ),
	.datad(\Z80|reg_r|q[2]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux5~0 .lut_mask = "ba98";
defparam \Z80|Mux5~0 .operation_mode = "normal";
defparam \Z80|Mux5~0 .output_mode = "comb_only";
defparam \Z80|Mux5~0 .register_cascade_mode = "off";
defparam \Z80|Mux5~0 .sum_lutc_input = "datac";
defparam \Z80|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y19_N8
cyclone_lcell \Z80|Mux4~0 (
// Equation(s):
// \Z80|Mux4~0_combout  = (\Z80|self [0] & (\Z80|reg_data|q [7])) # (!\Z80|self [0] & (((\Z80|reg_r|q[3]~COMBOUT ))))

	.clk(gnd),
	.dataa(\Z80|self [0]),
	.datab(\Z80|reg_data|q [7]),
	.datac(\Z80|reg_r|q[3]~COMBOUT ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux4~0 .lut_mask = "d8d8";
defparam \Z80|Mux4~0 .operation_mode = "normal";
defparam \Z80|Mux4~0 .output_mode = "comb_only";
defparam \Z80|Mux4~0 .register_cascade_mode = "off";
defparam \Z80|Mux4~0 .sum_lutc_input = "datac";
defparam \Z80|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y19_N4
cyclone_lcell \crtc|xcurs[3] (
// Equation(s):
// \Z80|Mux4~1  = (\Z80|self[1]~0_combout  & (\Z80|Mux4~0_combout )) # (!\Z80|self[1]~0_combout  & (((\Z80|Mux28~9_combout  & !\Z80|self [0]))))
// \crtc|xcurs [3] = DFFEAS(\Z80|Mux4~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|xcurs[6]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux4~0_combout ),
	.datab(\Z80|self[1]~0_combout ),
	.datac(\Z80|Mux28~9_combout ),
	.datad(\Z80|self [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux4~1 ),
	.regout(\crtc|xcurs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[3] .lut_mask = "88b8";
defparam \crtc|xcurs[3] .operation_mode = "normal";
defparam \crtc|xcurs[3] .output_mode = "reg_and_comb";
defparam \crtc|xcurs[3] .register_cascade_mode = "off";
defparam \crtc|xcurs[3] .sum_lutc_input = "datac";
defparam \crtc|xcurs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N8
cyclone_lcell \Z80|Mux6~0 (
// Equation(s):
// \Z80|Mux6~0_combout  = (\Z80|self [0] & ((\Z80|reg_f|q[1]~4 ) # ((\Z80|self[1]~0_combout )))) # (!\Z80|self [0] & (((\Z80|Mux30~9_combout  & !\Z80|self[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_f|q[1]~4 ),
	.datab(\Z80|Mux30~9_combout ),
	.datac(\Z80|self [0]),
	.datad(\Z80|self[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux6~0 .lut_mask = "f0ac";
defparam \Z80|Mux6~0 .operation_mode = "normal";
defparam \Z80|Mux6~0 .output_mode = "comb_only";
defparam \Z80|Mux6~0 .register_cascade_mode = "off";
defparam \Z80|Mux6~0 .sum_lutc_input = "datac";
defparam \Z80|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N9
cyclone_lcell \crtc|xcurs[1] (
// Equation(s):
// \Z80|Mux6~1  = (\Z80|self[1]~0_combout  & ((\Z80|Mux6~0_combout  & (\Z80|reg_data|q [5])) # (!\Z80|Mux6~0_combout  & ((\Z80|reg_r|q[1]~COMBOUT ))))) # (!\Z80|self[1]~0_combout  & (((\Z80|Mux6~0_combout ))))
// \crtc|xcurs [1] = DFFEAS(\Z80|Mux6~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|xcurs[6]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|self[1]~0_combout ),
	.datab(\Z80|reg_data|q [5]),
	.datac(\Z80|reg_r|q[1]~COMBOUT ),
	.datad(\Z80|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux6~1 ),
	.regout(\crtc|xcurs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[1] .lut_mask = "dda0";
defparam \crtc|xcurs[1] .operation_mode = "normal";
defparam \crtc|xcurs[1] .output_mode = "reg_and_comb";
defparam \crtc|xcurs[1] .register_cascade_mode = "off";
defparam \crtc|xcurs[1] .sum_lutc_input = "datac";
defparam \crtc|xcurs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N6
cyclone_lcell \Z80|Mux27~2 (
// Equation(s):
// \Z80|Mux27~2_combout  = (\Z80|Mux25~0_combout  & ((\Z80|sel1h[1]~0_combout  & ((\Z80|reg_spl|q [4]))) # (!\Z80|sel1h[1]~0_combout  & (\Z80|reg_data|q [4])))) # (!\Z80|Mux25~0_combout  & (((\Z80|sel1h[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_data|q [4]),
	.datab(\Z80|Mux25~0_combout ),
	.datac(\Z80|reg_spl|q [4]),
	.datad(\Z80|sel1h[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~2 .lut_mask = "f388";
defparam \Z80|Mux27~2 .operation_mode = "normal";
defparam \Z80|Mux27~2 .output_mode = "comb_only";
defparam \Z80|Mux27~2 .register_cascade_mode = "off";
defparam \Z80|Mux27~2 .sum_lutc_input = "datac";
defparam \Z80|Mux27~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N9
cyclone_lcell \Z80|Mux27~3 (
// Equation(s):
// \Z80|Mux27~3_combout  = (\Z80|Mux25~0_combout  & (((\Z80|Mux27~2_combout )))) # (!\Z80|Mux25~0_combout  & ((\Z80|Mux27~2_combout  & (\Z80|reg_pcl|q [4])) # (!\Z80|Mux27~2_combout  & ((\Z80|reg_r|q [4])))))

	.clk(gnd),
	.dataa(\Z80|reg_pcl|q [4]),
	.datab(\Z80|Mux25~0_combout ),
	.datac(\Z80|reg_r|q [4]),
	.datad(\Z80|Mux27~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~3 .lut_mask = "ee30";
defparam \Z80|Mux27~3 .operation_mode = "normal";
defparam \Z80|Mux27~3 .output_mode = "comb_only";
defparam \Z80|Mux27~3 .register_cascade_mode = "off";
defparam \Z80|Mux27~3 .sum_lutc_input = "datac";
defparam \Z80|Mux27~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N2
cyclone_lcell \Z80|Mux27~0 (
// Equation(s):
// \Z80|Mux27~0_combout  = (\Z80|Mux25~0_combout  & (((\Z80|reg_c|q[4]~4  & !\Z80|sel1h[1]~0_combout )))) # (!\Z80|Mux25~0_combout  & ((\Z80|reg_l|Mux3~1 ) # ((\Z80|sel1h[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux25~0_combout ),
	.datab(\Z80|reg_l|Mux3~1 ),
	.datac(\Z80|reg_c|q[4]~4 ),
	.datad(\Z80|sel1h[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~0 .lut_mask = "55e4";
defparam \Z80|Mux27~0 .operation_mode = "normal";
defparam \Z80|Mux27~0 .output_mode = "comb_only";
defparam \Z80|Mux27~0 .register_cascade_mode = "off";
defparam \Z80|Mux27~0 .sum_lutc_input = "datac";
defparam \Z80|Mux27~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N3
cyclone_lcell \Z80|Mux27~1 (
// Equation(s):
// \Z80|Mux27~1_combout  = (\Z80|sel1h[1]~0_combout  & ((\Z80|Mux27~0_combout  & (\Z80|reg_r|q[4]~COMBOUT )) # (!\Z80|Mux27~0_combout  & ((\Z80|reg_e|q[4]~4 ))))) # (!\Z80|sel1h[1]~0_combout  & (((\Z80|Mux27~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1h[1]~0_combout ),
	.datab(\Z80|reg_r|q[4]~COMBOUT ),
	.datac(\Z80|reg_e|q[4]~4 ),
	.datad(\Z80|Mux27~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~1 .lut_mask = "dda0";
defparam \Z80|Mux27~1 .operation_mode = "normal";
defparam \Z80|Mux27~1 .output_mode = "comb_only";
defparam \Z80|Mux27~1 .register_cascade_mode = "off";
defparam \Z80|Mux27~1 .sum_lutc_input = "datac";
defparam \Z80|Mux27~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y17_N4
cyclone_lcell \Z80|Mux27~4 (
// Equation(s):
// \Z80|Mux27~4_combout  = (\Z80|sel1l[3]~9_combout  & (((\Z80|Mux27~1_combout )))) # (!\Z80|sel1l[3]~9_combout  & ((\Z80|sel_rrd~combout  & ((\Z80|Mux27~1_combout ))) # (!\Z80|sel_rrd~combout  & (\Z80|Mux27~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel1l[3]~9_combout ),
	.datab(\Z80|sel_rrd~combout ),
	.datac(\Z80|Mux27~3_combout ),
	.datad(\Z80|Mux27~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~4 .lut_mask = "fe10";
defparam \Z80|Mux27~4 .operation_mode = "normal";
defparam \Z80|Mux27~4 .output_mode = "comb_only";
defparam \Z80|Mux27~4 .register_cascade_mode = "off";
defparam \Z80|Mux27~4 .sum_lutc_input = "datac";
defparam \Z80|Mux27~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N4
cyclone_lcell \Z80|reg_i|q[4] (
// Equation(s):
// \Z80|reg_i|q [4] = DFFEAS((\Z80|reg_r|q[4]~COMBOUT  & ((\reset1~regout ) # ((!\reset2~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|reg_i|q[7]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset1~regout ),
	.datab(\Z80|reg_r|q[4]~COMBOUT ),
	.datac(\reset2~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|reg_i|q[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|reg_i|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|reg_i|q[4] .lut_mask = "8c8c";
defparam \Z80|reg_i|q[4] .operation_mode = "normal";
defparam \Z80|reg_i|q[4] .output_mode = "reg_only";
defparam \Z80|reg_i|q[4] .register_cascade_mode = "off";
defparam \Z80|reg_i|q[4] .sum_lutc_input = "datac";
defparam \Z80|reg_i|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N7
cyclone_lcell \Z80|Mux27~5 (
// Equation(s):
// \Z80|Mux27~5_combout  = (\Z80|Mux25~4_combout  & (((\Z80|Mux25~3_combout )))) # (!\Z80|Mux25~4_combout  & ((\Z80|Mux25~3_combout  & (\Z80|reg_d|q[4]~4 )) # (!\Z80|Mux25~3_combout  & ((\Z80|reg_b|q[4]~4 )))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[4]~4 ),
	.datab(\Z80|reg_b|q[4]~4 ),
	.datac(\Z80|Mux25~4_combout ),
	.datad(\Z80|Mux25~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~5 .lut_mask = "fa0c";
defparam \Z80|Mux27~5 .operation_mode = "normal";
defparam \Z80|Mux27~5 .output_mode = "comb_only";
defparam \Z80|Mux27~5 .register_cascade_mode = "off";
defparam \Z80|Mux27~5 .sum_lutc_input = "datac";
defparam \Z80|Mux27~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N8
cyclone_lcell \Z80|Mux27~6 (
// Equation(s):
// \Z80|Mux27~6_combout  = (\Z80|Mux25~4_combout  & ((\Z80|Mux27~5_combout  & ((\Z80|reg_h|Mux3~1 ))) # (!\Z80|Mux27~5_combout  & (\Z80|reg_sph|q [4])))) # (!\Z80|Mux25~4_combout  & (((\Z80|Mux27~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [4]),
	.datab(\Z80|reg_h|Mux3~1 ),
	.datac(\Z80|Mux25~4_combout ),
	.datad(\Z80|Mux27~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~6 .lut_mask = "cfa0";
defparam \Z80|Mux27~6 .operation_mode = "normal";
defparam \Z80|Mux27~6 .output_mode = "comb_only";
defparam \Z80|Mux27~6 .register_cascade_mode = "off";
defparam \Z80|Mux27~6 .sum_lutc_input = "datac";
defparam \Z80|Mux27~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N0
cyclone_lcell \Z80|Mux27~7 (
// Equation(s):
// \Z80|Mux27~7_combout  = (\Z80|Mux25~1_combout  & ((\Z80|reg_adrl|q[4]~COMBOUT ) # ((\Z80|Mux25~2_combout )))) # (!\Z80|Mux25~1_combout  & (((!\Z80|Mux25~2_combout  & \Z80|Mux27~6_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[4]~COMBOUT ),
	.datab(\Z80|Mux25~1_combout ),
	.datac(\Z80|Mux25~2_combout ),
	.datad(\Z80|Mux27~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~7 .lut_mask = "cbc8";
defparam \Z80|Mux27~7 .operation_mode = "normal";
defparam \Z80|Mux27~7 .output_mode = "comb_only";
defparam \Z80|Mux27~7 .register_cascade_mode = "off";
defparam \Z80|Mux27~7 .sum_lutc_input = "datac";
defparam \Z80|Mux27~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y17_N9
cyclone_lcell \Z80|Mux27~8 (
// Equation(s):
// \Z80|Mux27~8_combout  = (\Z80|Mux25~2_combout  & ((\Z80|Mux27~7_combout  & (\Z80|reg_pch|q [4])) # (!\Z80|Mux27~7_combout  & ((\Z80|reg_i|q [4]))))) # (!\Z80|Mux25~2_combout  & (((\Z80|Mux27~7_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [4]),
	.datab(\Z80|reg_i|q [4]),
	.datac(\Z80|Mux25~2_combout ),
	.datad(\Z80|Mux27~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~8 .lut_mask = "afc0";
defparam \Z80|Mux27~8 .operation_mode = "normal";
defparam \Z80|Mux27~8 .output_mode = "comb_only";
defparam \Z80|Mux27~8 .register_cascade_mode = "off";
defparam \Z80|Mux27~8 .sum_lutc_input = "datac";
defparam \Z80|Mux27~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N4
cyclone_lcell \Z80|Mux27~9 (
// Equation(s):
// \Z80|Mux27~9_combout  = (\Z80|sel_rld~2_combout  & (((\Z80|Mux27~4_combout )))) # (!\Z80|sel_rld~2_combout  & ((\Z80|sel1l[0]~12_combout  & ((\Z80|Mux27~8_combout ))) # (!\Z80|sel1l[0]~12_combout  & (\Z80|Mux27~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|sel_rld~2_combout ),
	.datab(\Z80|sel1l[0]~12_combout ),
	.datac(\Z80|Mux27~4_combout ),
	.datad(\Z80|Mux27~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux27~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux27~9 .lut_mask = "f4b0";
defparam \Z80|Mux27~9 .operation_mode = "normal";
defparam \Z80|Mux27~9 .output_mode = "comb_only";
defparam \Z80|Mux27~9 .register_cascade_mode = "off";
defparam \Z80|Mux27~9 .sum_lutc_input = "datac";
defparam \Z80|Mux27~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N1
cyclone_lcell \Z80|Mux3~0 (
// Equation(s):
// \Z80|Mux3~0_combout  = (\Z80|self[1]~0_combout  & (((\Z80|self [0])))) # (!\Z80|self[1]~0_combout  & ((\Z80|self [0] & (\Z80|reg_f|q[4]~5_combout )) # (!\Z80|self [0] & ((\Z80|Mux27~9_combout )))))

	.clk(gnd),
	.dataa(\Z80|self[1]~0_combout ),
	.datab(\Z80|reg_f|q[4]~5_combout ),
	.datac(\Z80|self [0]),
	.datad(\Z80|Mux27~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux3~0 .lut_mask = "e5e0";
defparam \Z80|Mux3~0 .operation_mode = "normal";
defparam \Z80|Mux3~0 .output_mode = "comb_only";
defparam \Z80|Mux3~0 .register_cascade_mode = "off";
defparam \Z80|Mux3~0 .sum_lutc_input = "datac";
defparam \Z80|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y19_N2
cyclone_lcell \crtc|xcurs[4] (
// Equation(s):
// \Z80|Mux3~1  = (\Z80|Mux3~0_combout  & ((\Z80|reg_r|q[0]~COMBOUT ) # ((!\Z80|self[1]~0_combout )))) # (!\Z80|Mux3~0_combout  & (((\Z80|reg_data|q [0] & \Z80|self[1]~0_combout ))))
// \crtc|xcurs [4] = DFFEAS(\Z80|Mux3~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|xcurs[6]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_r|q[0]~COMBOUT ),
	.datab(\Z80|reg_data|q [0]),
	.datac(\Z80|Mux3~0_combout ),
	.datad(\Z80|self[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux3~1 ),
	.regout(\crtc|xcurs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[4] .lut_mask = "acf0";
defparam \crtc|xcurs[4] .operation_mode = "normal";
defparam \crtc|xcurs[4] .output_mode = "reg_and_comb";
defparam \crtc|xcurs[4] .register_cascade_mode = "off";
defparam \crtc|xcurs[4] .sum_lutc_input = "datac";
defparam \crtc|xcurs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y14_N0
cyclone_lcell \Z80|Mux1~0 (
// Equation(s):
// \Z80|Mux1~0_combout  = (\Z80|self[1]~0_combout  & ((\Z80|reg_data|q [2]) # ((\Z80|self [0])))) # (!\Z80|self[1]~0_combout  & (((!\Z80|self [0] & \Z80|Mux25~14_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_data|q [2]),
	.datab(\Z80|self[1]~0_combout ),
	.datac(\Z80|self [0]),
	.datad(\Z80|Mux25~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux1~0 .lut_mask = "cbc8";
defparam \Z80|Mux1~0 .operation_mode = "normal";
defparam \Z80|Mux1~0 .output_mode = "comb_only";
defparam \Z80|Mux1~0 .register_cascade_mode = "off";
defparam \Z80|Mux1~0 .sum_lutc_input = "datac";
defparam \Z80|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N7
cyclone_lcell \crtc|xcurs[6] (
// Equation(s):
// \Z80|Mux1~1  = (\Z80|self [0] & ((\Z80|Mux1~0_combout  & ((\Z80|reg_r|q[2]~COMBOUT ))) # (!\Z80|Mux1~0_combout  & (\Z80|reg_f|q[6]~3 )))) # (!\Z80|self [0] & (\Z80|Mux1~0_combout ))
// \crtc|xcurs [6] = DFFEAS(\Z80|Mux1~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|xcurs[6]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|self [0]),
	.datab(\Z80|Mux1~0_combout ),
	.datac(\Z80|reg_f|q[6]~3 ),
	.datad(\Z80|reg_r|q[2]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux1~1 ),
	.regout(\crtc|xcurs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[6] .lut_mask = "ec64";
defparam \crtc|xcurs[6] .operation_mode = "normal";
defparam \crtc|xcurs[6] .output_mode = "reg_and_comb";
defparam \crtc|xcurs[6] .register_cascade_mode = "off";
defparam \crtc|xcurs[6] .sum_lutc_input = "datac";
defparam \crtc|xcurs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N4
cyclone_lcell \crtc|Equal1~0 (
// Equation(s):
// \crtc|Equal1~0_combout  = (!\Z80|Mux6~1  & (!\Z80|Mux5~1  & (!\Z80|Mux3~1  & !\Z80|Mux1~1 )))

	.clk(gnd),
	.dataa(\Z80|Mux6~1 ),
	.datab(\Z80|Mux5~1 ),
	.datac(\Z80|Mux3~1 ),
	.datad(\Z80|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal1~0 .lut_mask = "0001";
defparam \crtc|Equal1~0 .operation_mode = "normal";
defparam \crtc|Equal1~0 .output_mode = "comb_only";
defparam \crtc|Equal1~0 .register_cascade_mode = "off";
defparam \crtc|Equal1~0 .sum_lutc_input = "datac";
defparam \crtc|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N7
cyclone_lcell \Z80|Mux2~0 (
// Equation(s):
// \Z80|Mux2~0_combout  = ((\Z80|self [0] & (\Z80|reg_r|q[1]~COMBOUT )) # (!\Z80|self [0] & ((\Z80|reg_data|q [1]))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[1]~COMBOUT ),
	.datab(\Z80|reg_data|q [1]),
	.datac(vcc),
	.datad(\Z80|self [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux2~0 .lut_mask = "aacc";
defparam \Z80|Mux2~0 .operation_mode = "normal";
defparam \Z80|Mux2~0 .output_mode = "comb_only";
defparam \Z80|Mux2~0 .register_cascade_mode = "off";
defparam \Z80|Mux2~0 .sum_lutc_input = "datac";
defparam \Z80|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N1
cyclone_lcell \always6~0 (
// Equation(s):
// \always6~0_combout  = ((\Equal1~4  & (\Z80|seq|Equal0~0_combout  & !\Z80|seq|comb~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal1~4 ),
	.datac(\Z80|seq|Equal0~0_combout ),
	.datad(\Z80|seq|comb~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always6~0 .lut_mask = "00c0";
defparam \always6~0 .operation_mode = "normal";
defparam \always6~0 .output_mode = "comb_only";
defparam \always6~0 .register_cascade_mode = "off";
defparam \always6~0 .sum_lutc_input = "datac";
defparam \always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N2
cyclone_lcell beep_gate(
// Equation(s):
// \Z80|Mux2~1  = (\Z80|self[1]~0_combout  & (((\Z80|Mux2~0_combout )))) # (!\Z80|self[1]~0_combout  & (\Z80|Mux26~9_combout  & ((!\Z80|self [0]))))
// \beep_gate~regout  = DFFEAS(\Z80|Mux2~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \always6~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux26~9_combout ),
	.datab(\Z80|self[1]~0_combout ),
	.datac(\Z80|Mux2~0_combout ),
	.datad(\Z80|self [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux2~1 ),
	.regout(\beep_gate~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam beep_gate.lut_mask = "c0e2";
defparam beep_gate.operation_mode = "normal";
defparam beep_gate.output_mode = "reg_and_comb";
defparam beep_gate.register_cascade_mode = "off";
defparam beep_gate.sum_lutc_input = "datac";
defparam beep_gate.synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N6
cyclone_lcell \crtc|Equal1~1 (
// Equation(s):
// \crtc|Equal1~1_combout  = (!\Z80|Mux4~1  & (\crtc|Equal1~0_combout  & ((!\Z80|Mux2~1 ))))

	.clk(gnd),
	.dataa(\Z80|Mux4~1 ),
	.datab(\crtc|Equal1~0_combout ),
	.datac(vcc),
	.datad(\Z80|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal1~1 .lut_mask = "0044";
defparam \crtc|Equal1~1 .operation_mode = "normal";
defparam \crtc|Equal1~1 .output_mode = "comb_only";
defparam \crtc|Equal1~1 .register_cascade_mode = "off";
defparam \crtc|Equal1~1 .sum_lutc_input = "datac";
defparam \crtc|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N0
cyclone_lcell \crtc|seq[1]~8 (
// Equation(s):
// \crtc|seq[1]~8_combout  = (\crtc|Equal1~1_combout  & (\Z80|Mux23~3_combout  & (\Z80|Mux0~1_combout  & \Z80|Mux7~1 )))

	.clk(gnd),
	.dataa(\crtc|Equal1~1_combout ),
	.datab(\Z80|Mux23~3_combout ),
	.datac(\Z80|Mux0~1_combout ),
	.datad(\Z80|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[1]~8 .lut_mask = "8000";
defparam \crtc|seq[1]~8 .operation_mode = "normal";
defparam \crtc|seq[1]~8 .output_mode = "comb_only";
defparam \crtc|seq[1]~8 .register_cascade_mode = "off";
defparam \crtc|seq[1]~8 .sum_lutc_input = "datac";
defparam \crtc|seq[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N9
cyclone_lcell \crtc|seq[1]~0 (
// Equation(s):
// \crtc|seq[1]~0_combout  = (((\crtc|seq [0]) # (!\crtc|seq [1])) # (!\crtc|seq [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|seq [2]),
	.datac(\crtc|seq [1]),
	.datad(\crtc|seq [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[1]~0 .lut_mask = "ff3f";
defparam \crtc|seq[1]~0 .operation_mode = "normal";
defparam \crtc|seq[1]~0 .output_mode = "comb_only";
defparam \crtc|seq[1]~0 .register_cascade_mode = "off";
defparam \crtc|seq[1]~0 .sum_lutc_input = "datac";
defparam \crtc|seq[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N6
cyclone_lcell \always7~0 (
// Equation(s):
// \always7~0_combout  = (\Z80|seq|Equal0~0_combout  & (!\Z80|seq|comb~2  & (!\Z80|Mux16~3_combout  & \Z80|Mux19~3_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal0~0_combout ),
	.datab(\Z80|seq|comb~2 ),
	.datac(\Z80|Mux16~3_combout ),
	.datad(\Z80|Mux19~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always7~0 .lut_mask = "0200";
defparam \always7~0 .operation_mode = "normal";
defparam \always7~0 .output_mode = "comb_only";
defparam \always7~0 .register_cascade_mode = "off";
defparam \always7~0 .sum_lutc_input = "datac";
defparam \always7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y19_N5
cyclone_lcell \comb~1 (
// Equation(s):
// \comb~1_combout  = (\Z80|seq|start~regout  & (\Z80|Mux17~3_combout  & (\always7~0_combout  & !\Z80|Mux18~3_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|start~regout ),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\always7~0_combout ),
	.datad(\Z80|Mux18~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~1 .lut_mask = "0080";
defparam \comb~1 .operation_mode = "normal";
defparam \comb~1 .output_mode = "comb_only";
defparam \comb~1 .register_cascade_mode = "off";
defparam \comb~1 .sum_lutc_input = "datac";
defparam \comb~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N1
cyclone_lcell \crtc|seq[1]~4 (
// Equation(s):
// \crtc|seq[1]~4_combout  = (!\crtc|seq [1] & (!\crtc|seq [0] & (!\Z80|Mux23~3_combout  & !\crtc|seq [2])))

	.clk(gnd),
	.dataa(\crtc|seq [1]),
	.datab(\crtc|seq [0]),
	.datac(\Z80|Mux23~3_combout ),
	.datad(\crtc|seq [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[1]~4 .lut_mask = "0001";
defparam \crtc|seq[1]~4 .operation_mode = "normal";
defparam \crtc|seq[1]~4 .output_mode = "comb_only";
defparam \crtc|seq[1]~4 .register_cascade_mode = "off";
defparam \crtc|seq[1]~4 .sum_lutc_input = "datac";
defparam \crtc|seq[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N2
cyclone_lcell \crtc|seq[0]~5 (
// Equation(s):
// \crtc|seq[0]~5_combout  = (\comb~1_combout  & (!\crtc|seq[1]~4_combout  & ((\crtc|seq[1]~2_combout ) # (!\Z80|Mux23~3_combout ))))

	.clk(gnd),
	.dataa(\comb~1_combout ),
	.datab(\Z80|Mux23~3_combout ),
	.datac(\crtc|seq[1]~4_combout ),
	.datad(\crtc|seq[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[0]~5 .lut_mask = "0a02";
defparam \crtc|seq[0]~5 .operation_mode = "normal";
defparam \crtc|seq[0]~5 .output_mode = "comb_only";
defparam \crtc|seq[0]~5 .register_cascade_mode = "off";
defparam \crtc|seq[0]~5 .sum_lutc_input = "datac";
defparam \crtc|seq[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N5
cyclone_lcell \crtc|seq[0] (
// Equation(s):
// \crtc|seq [0] = DFFEAS((\crtc|seq[0]~5_combout  & ((\Z80|Mux23~3_combout ) # ((\crtc|seq[1]~0_combout  & !\crtc|seq [0])))) # (!\crtc|seq[0]~5_combout  & (((\crtc|seq [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|seq[1]~0_combout ),
	.datab(\crtc|seq [0]),
	.datac(\Z80|Mux23~3_combout ),
	.datad(\crtc|seq[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|seq [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[0] .lut_mask = "f2cc";
defparam \crtc|seq[0] .operation_mode = "normal";
defparam \crtc|seq[0] .output_mode = "reg_only";
defparam \crtc|seq[0] .register_cascade_mode = "off";
defparam \crtc|seq[0] .sum_lutc_input = "datac";
defparam \crtc|seq[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N8
cyclone_lcell \crtc|seq[1]~7 (
// Equation(s):
// \crtc|seq[1]~7_combout  = (!\Z80|Mux23~3_combout  & (\crtc|seq [1] $ ((!\crtc|seq [0]))))

	.clk(gnd),
	.dataa(\crtc|seq [1]),
	.datab(\crtc|seq [0]),
	.datac(\Z80|Mux23~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[1]~7 .lut_mask = "0909";
defparam \crtc|seq[1]~7 .operation_mode = "normal";
defparam \crtc|seq[1]~7 .output_mode = "comb_only";
defparam \crtc|seq[1]~7 .register_cascade_mode = "off";
defparam \crtc|seq[1]~7 .sum_lutc_input = "datac";
defparam \crtc|seq[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N2
cyclone_lcell \crtc|seq[1] (
// Equation(s):
// \crtc|seq [1] = DFFEAS((\crtc|seq[0]~5_combout  & (((\crtc|seq[1]~8_combout ) # (\crtc|seq[1]~7_combout )))) # (!\crtc|seq[0]~5_combout  & (\crtc|seq [1])), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|seq [1]),
	.datab(\crtc|seq[1]~8_combout ),
	.datac(\crtc|seq[1]~7_combout ),
	.datad(\crtc|seq[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|seq [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[1] .lut_mask = "fcaa";
defparam \crtc|seq[1] .operation_mode = "normal";
defparam \crtc|seq[1] .output_mode = "reg_only";
defparam \crtc|seq[1] .register_cascade_mode = "off";
defparam \crtc|seq[1] .sum_lutc_input = "datac";
defparam \crtc|seq[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N3
cyclone_lcell \crtc|xcurs[6]~0 (
// Equation(s):
// \crtc|xcurs[6]~0_combout  = (\crtc|seq [1] & (\crtc|seq [0] & (!\Z80|Mux23~3_combout  & \comb~1_combout )))

	.clk(gnd),
	.dataa(\crtc|seq [1]),
	.datab(\crtc|seq [0]),
	.datac(\Z80|Mux23~3_combout ),
	.datad(\comb~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|xcurs[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[6]~0 .lut_mask = "0800";
defparam \crtc|xcurs[6]~0 .operation_mode = "normal";
defparam \crtc|xcurs[6]~0 .output_mode = "comb_only";
defparam \crtc|xcurs[6]~0 .register_cascade_mode = "off";
defparam \crtc|xcurs[6]~0 .sum_lutc_input = "datac";
defparam \crtc|xcurs[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N6
cyclone_lcell \crtc|xcurs[6]~1 (
// Equation(s):
// \crtc|xcurs[6]~1_combout  = ((\crtc|seq [2] & ((\crtc|xcurs[6]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|seq [2]),
	.datac(vcc),
	.datad(\crtc|xcurs[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|xcurs[6]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[6]~1 .lut_mask = "cc00";
defparam \crtc|xcurs[6]~1 .operation_mode = "normal";
defparam \crtc|xcurs[6]~1 .output_mode = "comb_only";
defparam \crtc|xcurs[6]~1 .register_cascade_mode = "off";
defparam \crtc|xcurs[6]~1 .sum_lutc_input = "datac";
defparam \crtc|xcurs[6]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y19_N6
cyclone_lcell \crtc|xcurs[2] (
// Equation(s):
// \Z80|Mux5~1  = (\Z80|self [0] & ((\Z80|Mux5~0_combout  & (\Z80|reg_data|q [6])) # (!\Z80|Mux5~0_combout  & ((\Z80|reg_f|q[2]~2 ))))) # (!\Z80|self [0] & (((\Z80|Mux5~0_combout ))))
// \crtc|xcurs [2] = DFFEAS(\Z80|Mux5~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|xcurs[6]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|reg_data|q [6]),
	.datab(\Z80|self [0]),
	.datac(\Z80|reg_f|q[2]~2 ),
	.datad(\Z80|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux5~1 ),
	.regout(\crtc|xcurs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[2] .lut_mask = "bbc0";
defparam \crtc|xcurs[2] .operation_mode = "normal";
defparam \crtc|xcurs[2] .output_mode = "reg_and_comb";
defparam \crtc|xcurs[2] .register_cascade_mode = "off";
defparam \crtc|xcurs[2] .sum_lutc_input = "datac";
defparam \crtc|xcurs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N7
cyclone_lcell \rtc|cclk1 (
// Equation(s):
// \rtc|cclk1~regout  = DFFEAS((((\cclk~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cclk1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cclk1 .lut_mask = "ff00";
defparam \rtc|cclk1 .operation_mode = "normal";
defparam \rtc|cclk1 .output_mode = "reg_only";
defparam \rtc|cclk1 .register_cascade_mode = "off";
defparam \rtc|cclk1 .sum_lutc_input = "datac";
defparam \rtc|cclk1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y21_N4
cyclone_lcell cclk(
// Equation(s):
// \rtc|always0~0  = (((cclk & !\rtc|cclk1~regout )))
// \cclk~regout  = DFFEAS(\rtc|always0~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \always6~0_combout , \Z80|Mux5~1 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|Mux5~1 ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|always0~0 ),
	.regout(\cclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam cclk.lut_mask = "00f0";
defparam cclk.operation_mode = "normal";
defparam cclk.output_mode = "reg_and_comb";
defparam cclk.register_cascade_mode = "off";
defparam cclk.sum_lutc_input = "qfbk";
defparam cclk.synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y19_N6
cyclone_lcell \cin[3]~2 (
// Equation(s):
// \cin[3]~2_combout  = ((!\Z80|Mux17~3_combout  & (\always7~0_combout  & !\Z80|Mux18~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\always7~0_combout ),
	.datad(\Z80|Mux18~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cin[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cin[3]~2 .lut_mask = "0030";
defparam \cin[3]~2 .operation_mode = "normal";
defparam \cin[3]~2 .output_mode = "comb_only";
defparam \cin[3]~2 .register_cascade_mode = "off";
defparam \cin[3]~2 .sum_lutc_input = "datac";
defparam \cin[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y21_N2
cyclone_lcell \cin[2] (
// Equation(s):
// cin[2] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \cin[3]~2_combout , \Z80|Mux5~1 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|Mux5~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cin[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cin[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cin[2] .lut_mask = "0000";
defparam \cin[2] .operation_mode = "normal";
defparam \cin[2] .output_mode = "reg_only";
defparam \cin[2] .register_cascade_mode = "off";
defparam \cin[2] .sum_lutc_input = "datac";
defparam \cin[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y21_N8
cyclone_lcell cstb(
// Equation(s):
// \cstb~regout  = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \always6~0_combout , \Z80|Mux6~1 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|Mux6~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cstb~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam cstb.lut_mask = "0000";
defparam cstb.operation_mode = "normal";
defparam cstb.output_mode = "reg_only";
defparam cstb.register_cascade_mode = "off";
defparam cstb.sum_lutc_input = "datac";
defparam cstb.synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y22_N2
cyclone_lcell \rtc|cstb1 (
// Equation(s):
// \rtc|cstb1~regout  = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , , \cstb~regout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cstb~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|cstb1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cstb1 .lut_mask = "0000";
defparam \rtc|cstb1 .operation_mode = "normal";
defparam \rtc|cstb1 .output_mode = "reg_only";
defparam \rtc|cstb1 .register_cascade_mode = "off";
defparam \rtc|cstb1 .sum_lutc_input = "datac";
defparam \rtc|cstb1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y21_N6
cyclone_lcell \cin[3] (
// Equation(s):
// \rtc|load~0  = (!cin[2] & (!\rtc|cstb1~regout  & (!cin[3] & \cstb~regout )))

	.clk(\I_CLK_21M~combout ),
	.dataa(cin[2]),
	.datab(\rtc|cstb1~regout ),
	.datac(\Z80|Mux4~1 ),
	.datad(\cstb~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cin[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|load~0 ),
	.regout(cin[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cin[3] .lut_mask = "0100";
defparam \cin[3] .operation_mode = "normal";
defparam \cin[3] .output_mode = "comb_only";
defparam \cin[3] .register_cascade_mode = "off";
defparam \cin[3] .sum_lutc_input = "qfbk";
defparam \cin[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y21_N7
cyclone_lcell \cin[1] (
// Equation(s):
// \rtc|load  = ((!cin[0] & (cin[1] & \rtc|load~0 )))
// cin[1] = DFFEAS(\rtc|load , GLOBAL(\I_CLK_21M~combout ), VCC, , \cin[3]~2_combout , \Z80|Mux6~1 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(cin[0]),
	.datac(\Z80|Mux6~1 ),
	.datad(\rtc|load~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cin[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|load ),
	.regout(cin[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cin[1] .lut_mask = "3000";
defparam \cin[1] .operation_mode = "normal";
defparam \cin[1] .output_mode = "reg_and_comb";
defparam \cin[1] .register_cascade_mode = "off";
defparam \cin[1] .sum_lutc_input = "qfbk";
defparam \cin[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y21_N2
cyclone_lcell \rtc|c_month|q[0]~11 (
// Equation(s):
// \rtc|c_month|q[0]~11_combout  = (\rtc|cy7~combout ) # ((!cin[0] & (cin[1] & \rtc|load~0 )))

	.clk(gnd),
	.dataa(cin[0]),
	.datab(cin[1]),
	.datac(\rtc|load~0 ),
	.datad(\rtc|cy7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|q[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[0]~11 .lut_mask = "ff40";
defparam \rtc|c_month|q[0]~11 .operation_mode = "normal";
defparam \rtc|c_month|q[0]~11 .output_mode = "comb_only";
defparam \rtc|c_month|q[0]~11 .register_cascade_mode = "off";
defparam \rtc|c_month|q[0]~11 .sum_lutc_input = "datac";
defparam \rtc|c_month|q[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N6
cyclone_lcell \rtc|c_month|Add0~0 (
// Equation(s):
// \rtc|c_month|Add0~0_combout  = \rtc|c_month|q [3] $ (((\rtc|c_month|q [1] & (\rtc|c_month|q [2] & \rtc|c_month|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_month|q [1]),
	.datab(\rtc|c_month|q [2]),
	.datac(\rtc|c_month|q [0]),
	.datad(\rtc|c_month|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|Add0~0 .lut_mask = "7f80";
defparam \rtc|c_month|Add0~0 .operation_mode = "normal";
defparam \rtc|c_month|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_month|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_month|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_month|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N9
cyclone_lcell \rtc|sr[9]~1 (
// Equation(s):
// \rtc|sr[9]~1_combout  = (\rtc|always0~0 ) # ((!cin[1] & (cin[0] & \rtc|load~0 )))

	.clk(gnd),
	.dataa(cin[1]),
	.datab(\rtc|always0~0 ),
	.datac(cin[0]),
	.datad(\rtc|load~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|sr[9]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[9]~1 .lut_mask = "dccc";
defparam \rtc|sr[9]~1 .operation_mode = "normal";
defparam \rtc|sr[9]~1 .output_mode = "comb_only";
defparam \rtc|sr[9]~1 .register_cascade_mode = "off";
defparam \rtc|sr[9]~1 .sum_lutc_input = "datac";
defparam \rtc|sr[9]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N9
cyclone_lcell \rtc|sr[39] (
// Equation(s):
// \rtc|sr [39] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_month|q [3]))) # (!\rtc|cclk1~regout  & (cin[0])))) # (!\cclk~regout  & (((\rtc|c_month|q [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(cin[0]),
	.datab(\rtc|c_month|q [3]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[39] .lut_mask = "ccac";
defparam \rtc|sr[39] .operation_mode = "normal";
defparam \rtc|sr[39] .output_mode = "reg_only";
defparam \rtc|sr[39] .register_cascade_mode = "off";
defparam \rtc|sr[39] .sum_lutc_input = "datac";
defparam \rtc|sr[39] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N0
cyclone_lcell \rtc|sr[38] (
// Equation(s):
// \rtc|sr [38] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_month|q [2]))) # (!\rtc|cclk1~regout  & (\rtc|sr [39])))) # (!\cclk~regout  & (((\rtc|c_month|q [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [39]),
	.datab(\rtc|c_month|q [2]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[38] .lut_mask = "ccac";
defparam \rtc|sr[38] .operation_mode = "normal";
defparam \rtc|sr[38] .output_mode = "reg_only";
defparam \rtc|sr[38] .register_cascade_mode = "off";
defparam \rtc|sr[38] .sum_lutc_input = "datac";
defparam \rtc|sr[38] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N7
cyclone_lcell \rtc|sr[37] (
// Equation(s):
// \rtc|sr [37] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_month|q [1])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [38])) # (!\cclk~regout  & ((\rtc|c_month|q [1]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|sr [38]),
	.datac(\cclk~regout ),
	.datad(\rtc|c_month|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[37] .lut_mask = "ef40";
defparam \rtc|sr[37] .operation_mode = "normal";
defparam \rtc|sr[37] .output_mode = "reg_only";
defparam \rtc|sr[37] .register_cascade_mode = "off";
defparam \rtc|sr[37] .sum_lutc_input = "datac";
defparam \rtc|sr[37] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N6
cyclone_lcell \rtc|sr[36] (
// Equation(s):
// \rtc|sr [36] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_month|q [0])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [37]))) # (!\cclk~regout  & (\rtc|c_month|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|c_month|q [0]),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [37]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[36] .lut_mask = "dc8c";
defparam \rtc|sr[36] .operation_mode = "normal";
defparam \rtc|sr[36] .output_mode = "reg_only";
defparam \rtc|sr[36] .register_cascade_mode = "off";
defparam \rtc|sr[36] .sum_lutc_input = "datac";
defparam \rtc|sr[36] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N2
cyclone_lcell \rtc|sr[35] (
// Equation(s):
// \rtc|sr [35] = DFFEAS(((\rtc|sr [36] & (!\rtc|cclk1~regout  & \cclk~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\rtc|sr [36]),
	.datac(\rtc|cclk1~regout ),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[35] .lut_mask = "0c00";
defparam \rtc|sr[35] .operation_mode = "normal";
defparam \rtc|sr[35] .output_mode = "reg_only";
defparam \rtc|sr[35] .register_cascade_mode = "off";
defparam \rtc|sr[35] .sum_lutc_input = "datac";
defparam \rtc|sr[35] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N3
cyclone_lcell \rtc|sr[34] (
// Equation(s):
// \rtc|sr [34] = DFFEAS((!\rtc|cclk1~regout  & (((\rtc|sr [35] & \cclk~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(vcc),
	.datac(\rtc|sr [35]),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[34] .lut_mask = "5000";
defparam \rtc|sr[34] .operation_mode = "normal";
defparam \rtc|sr[34] .output_mode = "reg_only";
defparam \rtc|sr[34] .register_cascade_mode = "off";
defparam \rtc|sr[34] .sum_lutc_input = "datac";
defparam \rtc|sr[34] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N5
cyclone_lcell \rtc|c_month|q[3]~6 (
// Equation(s):
// \rtc|c_month|q[3]~6_combout  = (\rtc|load  & (((\rtc|sr [34])))) # (!\rtc|load  & ((\rtc|cy7~combout  & (\rtc|c_month|q [3])) # (!\rtc|cy7~combout  & ((\rtc|sr [34])))))

	.clk(gnd),
	.dataa(\rtc|load ),
	.datab(\rtc|c_month|q [3]),
	.datac(\rtc|sr [34]),
	.datad(\rtc|cy7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|q[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[3]~6 .lut_mask = "e4f0";
defparam \rtc|c_month|q[3]~6 .operation_mode = "normal";
defparam \rtc|c_month|q[3]~6 .output_mode = "comb_only";
defparam \rtc|c_month|q[3]~6 .register_cascade_mode = "off";
defparam \rtc|c_month|q[3]~6 .sum_lutc_input = "datac";
defparam \rtc|c_month|q[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N3
cyclone_lcell \rtc|c_month|q[3] (
// Equation(s):
// \rtc|c_month|q [3] = DFFEAS((\rtc|c_month|q[0]~11_combout  & (((\rtc|c_month|q[3]~6_combout )))) # (!\rtc|c_month|q[0]~11_combout  & (\rtc|c_month|Add0~0_combout  & (!\rtc|c_month|always0~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_month|Add0~0_combout ),
	.datab(\rtc|c_month|always0~0_combout ),
	.datac(\rtc|c_month|q[0]~11_combout ),
	.datad(\rtc|c_month|q[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_month|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[3] .lut_mask = "f202";
defparam \rtc|c_month|q[3] .operation_mode = "normal";
defparam \rtc|c_month|q[3] .output_mode = "reg_only";
defparam \rtc|c_month|q[3] .register_cascade_mode = "off";
defparam \rtc|c_month|q[3] .sum_lutc_input = "datac";
defparam \rtc|c_month|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N2
cyclone_lcell \rtc|c_month|q~10 (
// Equation(s):
// \rtc|c_month|q~10_combout  = (\rtc|c_month|q [2] & (!\rtc|c_month|q [3] & (\rtc|c_month|q [1] $ (\rtc|c_month|q [0])))) # (!\rtc|c_month|q [2] & (\rtc|c_month|q [1] $ ((\rtc|c_month|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_month|q [1]),
	.datab(\rtc|c_month|q [2]),
	.datac(\rtc|c_month|q [0]),
	.datad(\rtc|c_month|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|q~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q~10 .lut_mask = "125a";
defparam \rtc|c_month|q~10 .operation_mode = "normal";
defparam \rtc|c_month|q~10 .output_mode = "comb_only";
defparam \rtc|c_month|q~10 .register_cascade_mode = "off";
defparam \rtc|c_month|q~10 .sum_lutc_input = "datac";
defparam \rtc|c_month|q~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N8
cyclone_lcell \rtc|sr[33] (
// Equation(s):
// \rtc|sr [33] = DFFEAS(((\rtc|sr [34] & (!\rtc|cclk1~regout  & \cclk~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\rtc|sr [34]),
	.datac(\rtc|cclk1~regout ),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[33] .lut_mask = "0c00";
defparam \rtc|sr[33] .operation_mode = "normal";
defparam \rtc|sr[33] .output_mode = "reg_only";
defparam \rtc|sr[33] .register_cascade_mode = "off";
defparam \rtc|sr[33] .sum_lutc_input = "datac";
defparam \rtc|sr[33] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N6
cyclone_lcell \rtc|sr[32] (
// Equation(s):
// \rtc|sr [32] = DFFEAS(((\rtc|sr [33] & (!\rtc|cclk1~regout  & \cclk~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\rtc|sr [33]),
	.datac(\rtc|cclk1~regout ),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[32] .lut_mask = "0c00";
defparam \rtc|sr[32] .operation_mode = "normal";
defparam \rtc|sr[32] .output_mode = "reg_only";
defparam \rtc|sr[32] .register_cascade_mode = "off";
defparam \rtc|sr[32] .sum_lutc_input = "datac";
defparam \rtc|sr[32] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y21_N5
cyclone_lcell \cin[0] (
// Equation(s):
// \rtc|c_month|q[2]~12  = (\rtc|cy7~combout  & (((cin[0]) # (!\rtc|load~0 )) # (!cin[1])))
// cin[0] = DFFEAS(\rtc|c_month|q[2]~12 , GLOBAL(\I_CLK_21M~combout ), VCC, , \cin[3]~2_combout , \Z80|Mux7~1 , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(cin[1]),
	.datab(\rtc|cy7~combout ),
	.datac(\Z80|Mux7~1 ),
	.datad(\rtc|load~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cin[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|q[2]~12 ),
	.regout(cin[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cin[0] .lut_mask = "c4cc";
defparam \cin[0] .operation_mode = "normal";
defparam \cin[0] .output_mode = "reg_and_comb";
defparam \cin[0] .register_cascade_mode = "off";
defparam \cin[0] .sum_lutc_input = "qfbk";
defparam \cin[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N1
cyclone_lcell \rtc|c_month|q[1] (
// Equation(s):
// \rtc|c_month|q [1] = DFFEAS(((\rtc|load  & ((\rtc|sr [32]))) # (!\rtc|load  & (\rtc|c_month|q~10_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , \rtc|c_month|q [1], , , \rtc|c_month|q[2]~12 )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_month|q~10_combout ),
	.datab(\rtc|sr [32]),
	.datac(\rtc|c_month|q [1]),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtc|c_month|q[2]~12 ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_month|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[1] .lut_mask = "ccaa";
defparam \rtc|c_month|q[1] .operation_mode = "normal";
defparam \rtc|c_month|q[1] .output_mode = "reg_only";
defparam \rtc|c_month|q[1] .register_cascade_mode = "off";
defparam \rtc|c_month|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_month|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N3
cyclone_lcell \rtc|c_month|Add0~1 (
// Equation(s):
// \rtc|c_month|Add0~1_combout  = (\rtc|c_month|q [2] $ (((\rtc|c_month|q [1] & \rtc|c_month|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_month|q [1]),
	.datab(\rtc|c_month|q [0]),
	.datac(vcc),
	.datad(\rtc|c_month|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|Add0~1 .lut_mask = "7788";
defparam \rtc|c_month|Add0~1 .operation_mode = "normal";
defparam \rtc|c_month|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_month|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_month|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_month|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N0
cyclone_lcell \rtc|c_month|q[2]~8 (
// Equation(s):
// \rtc|c_month|q[2]~8_combout  = (\rtc|cy7~combout  & ((\rtc|load  & (\rtc|sr [33])) # (!\rtc|load  & ((\rtc|c_month|q [2]))))) # (!\rtc|cy7~combout  & (\rtc|sr [33]))

	.clk(gnd),
	.dataa(\rtc|sr [33]),
	.datab(\rtc|c_month|q [2]),
	.datac(\rtc|cy7~combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|q[2]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[2]~8 .lut_mask = "aaca";
defparam \rtc|c_month|q[2]~8 .operation_mode = "normal";
defparam \rtc|c_month|q[2]~8 .output_mode = "comb_only";
defparam \rtc|c_month|q[2]~8 .register_cascade_mode = "off";
defparam \rtc|c_month|q[2]~8 .sum_lutc_input = "datac";
defparam \rtc|c_month|q[2]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N8
cyclone_lcell \rtc|c_month|q[2] (
// Equation(s):
// \rtc|c_month|q [2] = DFFEAS((\rtc|c_month|q[0]~11_combout  & (((\rtc|c_month|q[2]~8_combout )))) # (!\rtc|c_month|q[0]~11_combout  & (\rtc|c_month|Add0~1_combout  & (!\rtc|c_month|always0~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_month|q[0]~11_combout ),
	.datab(\rtc|c_month|Add0~1_combout ),
	.datac(\rtc|c_month|always0~0_combout ),
	.datad(\rtc|c_month|q[2]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_month|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[2] .lut_mask = "ae04";
defparam \rtc|c_month|q[2] .operation_mode = "normal";
defparam \rtc|c_month|q[2] .output_mode = "reg_only";
defparam \rtc|c_month|q[2] .register_cascade_mode = "off";
defparam \rtc|c_month|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_month|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N8
cyclone_lcell \rtc|c_month|always0~0 (
// Equation(s):
// \rtc|c_month|always0~0_combout  = ((\rtc|c_month|q [2] & ((\rtc|c_month|q [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_month|q [2]),
	.datac(vcc),
	.datad(\rtc|c_month|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|always0~0 .lut_mask = "cc00";
defparam \rtc|c_month|always0~0 .operation_mode = "normal";
defparam \rtc|c_month|always0~0 .output_mode = "comb_only";
defparam \rtc|c_month|always0~0 .register_cascade_mode = "off";
defparam \rtc|c_month|always0~0 .sum_lutc_input = "datac";
defparam \rtc|c_month|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N1
cyclone_lcell \rtc|c_month|q[0]~4 (
// Equation(s):
// \rtc|c_month|q[0]~4_combout  = (\rtc|cy7~combout  & ((\rtc|load  & (\rtc|sr [39])) # (!\rtc|load  & ((\rtc|c_month|q [0]))))) # (!\rtc|cy7~combout  & (\rtc|sr [39]))

	.clk(gnd),
	.dataa(\rtc|sr [39]),
	.datab(\rtc|c_month|q [0]),
	.datac(\rtc|cy7~combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_month|q[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[0]~4 .lut_mask = "aaca";
defparam \rtc|c_month|q[0]~4 .operation_mode = "normal";
defparam \rtc|c_month|q[0]~4 .output_mode = "comb_only";
defparam \rtc|c_month|q[0]~4 .register_cascade_mode = "off";
defparam \rtc|c_month|q[0]~4 .sum_lutc_input = "datac";
defparam \rtc|c_month|q[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y21_N4
cyclone_lcell \rtc|c_month|q[0] (
// Equation(s):
// \rtc|c_month|q [0] = DFFEAS((\rtc|c_month|q[0]~11_combout  & (((\rtc|c_month|q[0]~4_combout )))) # (!\rtc|c_month|q[0]~11_combout  & (((\rtc|c_month|always0~0_combout )) # (!\rtc|c_month|q [0]))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_month|q[0]~11_combout ),
	.datab(\rtc|c_month|q [0]),
	.datac(\rtc|c_month|always0~0_combout ),
	.datad(\rtc|c_month|q[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_month|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_month|q[0] .lut_mask = "fb51";
defparam \rtc|c_month|q[0] .operation_mode = "normal";
defparam \rtc|c_month|q[0] .output_mode = "reg_only";
defparam \rtc|c_month|q[0] .register_cascade_mode = "off";
defparam \rtc|c_month|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_month|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N1
cyclone_lcell \rtc|sr[31] (
// Equation(s):
// \rtc|sr [31] = DFFEAS((\rtc|sr [32] & (((!\rtc|cclk1~regout  & \cclk~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [32]),
	.datab(vcc),
	.datac(\rtc|cclk1~regout ),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[31] .lut_mask = "0a00";
defparam \rtc|sr[31] .operation_mode = "normal";
defparam \rtc|sr[31] .output_mode = "reg_only";
defparam \rtc|sr[31] .register_cascade_mode = "off";
defparam \rtc|sr[31] .sum_lutc_input = "datac";
defparam \rtc|sr[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N3
cyclone_lcell \rtc|sr[30] (
// Equation(s):
// \rtc|sr [30] = DFFEAS((!\rtc|cclk1~regout  & (((\cclk~regout  & \rtc|sr [31])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(vcc),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[30] .lut_mask = "5000";
defparam \rtc|sr[30] .operation_mode = "normal";
defparam \rtc|sr[30] .output_mode = "reg_only";
defparam \rtc|sr[30] .register_cascade_mode = "off";
defparam \rtc|sr[30] .sum_lutc_input = "datac";
defparam \rtc|sr[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N2
cyclone_lcell \rtc|sr[27] (
// Equation(s):
// \rtc|sr [27] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_day0|q [3]))) # (!\rtc|cclk1~regout  & (\rtc|sr [28])))) # (!\cclk~regout  & (((\rtc|c_day0|q [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [28]),
	.datab(\rtc|c_day0|q [3]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[27] .lut_mask = "ccac";
defparam \rtc|sr[27] .operation_mode = "normal";
defparam \rtc|sr[27] .output_mode = "reg_only";
defparam \rtc|sr[27] .register_cascade_mode = "off";
defparam \rtc|sr[27] .sum_lutc_input = "datac";
defparam \rtc|sr[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N2
cyclone_lcell \rtc|c_hour0|Add0~2 (
// Equation(s):
// \rtc|c_hour0|Add0~2_combout  = (\rtc|c_hour0|q [2] $ (((\rtc|c_hour0|q [1] & \rtc|c_hour0|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_hour0|q [1]),
	.datab(vcc),
	.datac(\rtc|c_hour0|q [2]),
	.datad(\rtc|c_hour0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour0|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|Add0~2 .lut_mask = "5af0";
defparam \rtc|c_hour0|Add0~2 .operation_mode = "normal";
defparam \rtc|c_hour0|Add0~2 .output_mode = "comb_only";
defparam \rtc|c_hour0|Add0~2 .register_cascade_mode = "off";
defparam \rtc|c_hour0|Add0~2 .sum_lutc_input = "datac";
defparam \rtc|c_hour0|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N2
cyclone_lcell \rtc|sr[23] (
// Equation(s):
// \rtc|sr [23] = DFFEAS(((\rtc|sr [24] & (\cclk~regout  & !\rtc|cclk1~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\rtc|sr [24]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[23] .lut_mask = "00c0";
defparam \rtc|sr[23] .operation_mode = "normal";
defparam \rtc|sr[23] .output_mode = "reg_only";
defparam \rtc|sr[23] .register_cascade_mode = "off";
defparam \rtc|sr[23] .sum_lutc_input = "datac";
defparam \rtc|sr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N6
cyclone_lcell \rtc|sr[22] (
// Equation(s):
// \rtc|sr [22] = DFFEAS((\rtc|sr [23] & (!\rtc|cclk1~regout  & (\cclk~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [23]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[22] .lut_mask = "2020";
defparam \rtc|sr[22] .operation_mode = "normal";
defparam \rtc|sr[22] .output_mode = "reg_only";
defparam \rtc|sr[22] .register_cascade_mode = "off";
defparam \rtc|sr[22] .sum_lutc_input = "datac";
defparam \rtc|sr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N8
cyclone_lcell \rtc|sr[21] (
// Equation(s):
// \rtc|sr [21] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_hour1|q [1]))) # (!\rtc|cclk1~regout  & (\rtc|sr [22])))) # (!\cclk~regout  & (((\rtc|c_hour1|q [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [22]),
	.datab(\rtc|c_hour1|q [1]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[21] .lut_mask = "ccac";
defparam \rtc|sr[21] .operation_mode = "normal";
defparam \rtc|sr[21] .output_mode = "reg_only";
defparam \rtc|sr[21] .register_cascade_mode = "off";
defparam \rtc|sr[21] .sum_lutc_input = "datac";
defparam \rtc|sr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N1
cyclone_lcell \rtc|c_hour0|q[2] (
// Equation(s):
// \rtc|c_hour0|q [2] = DFFEAS((\rtc|c_hour0|Add0~2_combout  & ((\rtc|c_hour0|q~2_combout ) # ((\rtc|sr [21] & \rtc|load )))) # (!\rtc|c_hour0|Add0~2_combout  & (\rtc|sr [21] & (\rtc|load ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_hour0|q[0]~0_combout , 
// , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|Add0~2_combout ),
	.datab(\rtc|sr [21]),
	.datac(\rtc|load ),
	.datad(\rtc|c_hour0|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_hour0|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_hour0|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|q[2] .lut_mask = "eac0";
defparam \rtc|c_hour0|q[2] .operation_mode = "normal";
defparam \rtc|c_hour0|q[2] .output_mode = "reg_only";
defparam \rtc|c_hour0|q[2] .register_cascade_mode = "off";
defparam \rtc|c_hour0|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_hour0|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N7
cyclone_lcell \rtc|sr[18] (
// Equation(s):
// \rtc|sr [18] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_hour0|q [2])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [19])) # (!\cclk~regout  & ((\rtc|c_hour0|q [2]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [19]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|c_hour0|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[18] .lut_mask = "ef20";
defparam \rtc|sr[18] .operation_mode = "normal";
defparam \rtc|sr[18] .output_mode = "reg_only";
defparam \rtc|sr[18] .register_cascade_mode = "off";
defparam \rtc|sr[18] .sum_lutc_input = "datac";
defparam \rtc|sr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N5
cyclone_lcell \rtc|sr[17] (
// Equation(s):
// \rtc|sr [17] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & (\rtc|c_hour0|q [1])) # (!\rtc|cclk1~regout  & ((\rtc|sr [18]))))) # (!\cclk~regout  & (\rtc|c_hour0|q [1])), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\cclk~regout ),
	.datab(\rtc|c_hour0|q [1]),
	.datac(\rtc|cclk1~regout ),
	.datad(\rtc|sr [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[17] .lut_mask = "cec4";
defparam \rtc|sr[17] .operation_mode = "normal";
defparam \rtc|sr[17] .output_mode = "reg_only";
defparam \rtc|sr[17] .register_cascade_mode = "off";
defparam \rtc|sr[17] .sum_lutc_input = "datac";
defparam \rtc|sr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N3
cyclone_lcell \rtc|sr[16] (
// Equation(s):
// \rtc|sr [16] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_hour0|q [0])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [17]))) # (!\cclk~regout  & (\rtc|c_hour0|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|q [0]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[16] .lut_mask = "ba8a";
defparam \rtc|sr[16] .operation_mode = "normal";
defparam \rtc|sr[16] .output_mode = "reg_only";
defparam \rtc|sr[16] .register_cascade_mode = "off";
defparam \rtc|sr[16] .sum_lutc_input = "datac";
defparam \rtc|sr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N4
cyclone_lcell \rtc|sr[15] (
// Equation(s):
// \rtc|sr [15] = DFFEAS((\cclk~regout  & (\rtc|sr [16] & (!\rtc|cclk1~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\cclk~regout ),
	.datab(\rtc|sr [16]),
	.datac(\rtc|cclk1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[15] .lut_mask = "0808";
defparam \rtc|sr[15] .operation_mode = "normal";
defparam \rtc|sr[15] .output_mode = "reg_only";
defparam \rtc|sr[15] .register_cascade_mode = "off";
defparam \rtc|sr[15] .sum_lutc_input = "datac";
defparam \rtc|sr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N5
cyclone_lcell \rtc|c_minute1|Add0~1 (
// Equation(s):
// \rtc|c_minute1|Add0~1_combout  = (\rtc|c_minute1|q [0] $ ((\rtc|c_minute1|q [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_minute1|q [0]),
	.datac(\rtc|c_minute1|q [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute1|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute1|Add0~1 .lut_mask = "3c3c";
defparam \rtc|c_minute1|Add0~1 .operation_mode = "normal";
defparam \rtc|c_minute1|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_minute1|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_minute1|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_minute1|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N2
cyclone_lcell \rtc|c_minute1|q[1] (
// Equation(s):
// \rtc|c_minute1|q [1] = DFFEAS((\rtc|c_hour0|q[0]~0_combout  & (((\rtc|load  & \rtc|sr [8])))) # (!\rtc|c_hour0|q[0]~0_combout  & ((\rtc|c_minute1|Add0~1_combout ) # ((\rtc|load  & \rtc|sr [8])))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \rtc|c_minute0|q~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|q[0]~0_combout ),
	.datab(\rtc|c_minute1|Add0~1_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|sr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute1|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute1|q[1] .lut_mask = "f444";
defparam \rtc|c_minute1|q[1] .operation_mode = "normal";
defparam \rtc|c_minute1|q[1] .output_mode = "reg_only";
defparam \rtc|c_minute1|q[1] .register_cascade_mode = "off";
defparam \rtc|c_minute1|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_minute1|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N3
cyclone_lcell \rtc|sr[14] (
// Equation(s):
// \rtc|sr [14] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_minute1|q [2])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [15]))) # (!\cclk~regout  & (\rtc|c_minute1|q [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|c_minute1|q [2]),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[14] .lut_mask = "dc8c";
defparam \rtc|sr[14] .operation_mode = "normal";
defparam \rtc|sr[14] .output_mode = "reg_only";
defparam \rtc|sr[14] .register_cascade_mode = "off";
defparam \rtc|sr[14] .sum_lutc_input = "datac";
defparam \rtc|sr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N7
cyclone_lcell \rtc|sr[13] (
// Equation(s):
// \rtc|sr [13] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_minute1|q [1])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [14]))) # (!\cclk~regout  & (\rtc|c_minute1|q [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute1|q [1]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[13] .lut_mask = "ba8a";
defparam \rtc|sr[13] .operation_mode = "normal";
defparam \rtc|sr[13] .output_mode = "reg_only";
defparam \rtc|sr[13] .register_cascade_mode = "off";
defparam \rtc|sr[13] .sum_lutc_input = "datac";
defparam \rtc|sr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N4
cyclone_lcell \rtc|sr[12] (
// Equation(s):
// \rtc|sr [12] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_minute1|q [0])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [13])) # (!\cclk~regout  & ((\rtc|c_minute1|q [0]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|sr [13]),
	.datac(\rtc|c_minute1|q [0]),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[12] .lut_mask = "e4f0";
defparam \rtc|sr[12] .operation_mode = "normal";
defparam \rtc|sr[12] .output_mode = "reg_only";
defparam \rtc|sr[12] .register_cascade_mode = "off";
defparam \rtc|sr[12] .sum_lutc_input = "datac";
defparam \rtc|sr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N2
cyclone_lcell \rtc|c_minute0|Add0~1 (
// Equation(s):
// \rtc|c_minute0|Add0~1_combout  = \rtc|c_minute0|q [0] $ ((((\rtc|c_minute0|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_minute0|q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rtc|c_minute0|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute0|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|Add0~1 .lut_mask = "55aa";
defparam \rtc|c_minute0|Add0~1 .operation_mode = "normal";
defparam \rtc|c_minute0|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_minute0|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_minute0|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_minute0|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N5
cyclone_lcell \rtc|sr[4] (
// Equation(s):
// \rtc|sr [4] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & (\rtc|c_second1|q [0])) # (!\rtc|cclk1~regout  & ((\rtc|sr [5]))))) # (!\cclk~regout  & (\rtc|c_second1|q [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second1|q [0]),
	.datab(\rtc|sr [5]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[4] .lut_mask = "aaca";
defparam \rtc|sr[4] .operation_mode = "normal";
defparam \rtc|sr[4] .output_mode = "reg_only";
defparam \rtc|sr[4] .register_cascade_mode = "off";
defparam \rtc|sr[4] .sum_lutc_input = "datac";
defparam \rtc|sr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N3
cyclone_lcell \rtc|sr[3] (
// Equation(s):
// \rtc|sr [3] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_second0|q [3])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [4]))) # (!\cclk~regout  & (\rtc|c_second0|q [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second0|q [3]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[3] .lut_mask = "ba8a";
defparam \rtc|sr[3] .operation_mode = "normal";
defparam \rtc|sr[3] .output_mode = "reg_only";
defparam \rtc|sr[3] .register_cascade_mode = "off";
defparam \rtc|sr[3] .sum_lutc_input = "datac";
defparam \rtc|sr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N9
cyclone_lcell \rtc|sr[2] (
// Equation(s):
// \rtc|sr [2] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_second0|q [2])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [3]))) # (!\cclk~regout  & (\rtc|c_second0|q [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|c_second0|q [2]),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[2] .lut_mask = "dc8c";
defparam \rtc|sr[2] .operation_mode = "normal";
defparam \rtc|sr[2] .output_mode = "reg_only";
defparam \rtc|sr[2] .register_cascade_mode = "off";
defparam \rtc|sr[2] .sum_lutc_input = "datac";
defparam \rtc|sr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N0
cyclone_lcell \rtc|c_second0|Add0~1 (
// Equation(s):
// \rtc|c_second0|Add0~1_combout  = (\rtc|c_second0|q [1] $ ((\rtc|c_second0|q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_second0|q [1]),
	.datac(\rtc|c_second0|q [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second0|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|Add0~1 .lut_mask = "3c3c";
defparam \rtc|c_second0|Add0~1 .operation_mode = "normal";
defparam \rtc|c_second0|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_second0|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_second0|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_second0|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N5
cyclone_lcell \rtc|c_second0|q[3]~1 (
// Equation(s):
// \rtc|c_second0|q[3]~1_combout  = (\rtc|load ) # ((!\rtc|Equal5~5  & (!\rtc|Equal5~4_combout  & !\rtc|Equal5~6 )))

	.clk(gnd),
	.dataa(\rtc|Equal5~5 ),
	.datab(\rtc|Equal5~4_combout ),
	.datac(\rtc|Equal5~6 ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second0|q[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|q[3]~1 .lut_mask = "ff01";
defparam \rtc|c_second0|q[3]~1 .operation_mode = "normal";
defparam \rtc|c_second0|q[3]~1 .output_mode = "comb_only";
defparam \rtc|c_second0|q[3]~1 .register_cascade_mode = "off";
defparam \rtc|c_second0|q[3]~1 .sum_lutc_input = "datac";
defparam \rtc|c_second0|q[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N5
cyclone_lcell \rtc|c_second0|q[1] (
// Equation(s):
// \rtc|c_second0|q [1] = DFFEAS((\rtc|load  & (((\rtc|sr [4])))) # (!\rtc|load  & (!\rtc|c_second0|co~0_combout  & (\rtc|c_second0|Add0~1_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second0|co~0_combout ),
	.datab(\rtc|c_second0|Add0~1_combout ),
	.datac(\rtc|sr [4]),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second0|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|q[1] .lut_mask = "f044";
defparam \rtc|c_second0|q[1] .operation_mode = "normal";
defparam \rtc|c_second0|q[1] .output_mode = "reg_only";
defparam \rtc|c_second0|q[1] .register_cascade_mode = "off";
defparam \rtc|c_second0|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_second0|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N4
cyclone_lcell \rtc|sr[1] (
// Equation(s):
// \rtc|sr [1] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_second0|q [1])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [2])) # (!\cclk~regout  & ((\rtc|c_second0|q [1]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [2]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|c_second0|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[1] .lut_mask = "ef20";
defparam \rtc|sr[1] .operation_mode = "normal";
defparam \rtc|sr[1] .output_mode = "reg_only";
defparam \rtc|sr[1] .register_cascade_mode = "off";
defparam \rtc|sr[1] .sum_lutc_input = "datac";
defparam \rtc|sr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N5
cyclone_lcell \rtc|c_second1|Add0~0 (
// Equation(s):
// \rtc|c_second1|Add0~0_combout  = \rtc|c_second1|q [2] $ (((\rtc|c_second1|q [0] & (\rtc|c_second1|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_second1|q [0]),
	.datab(\rtc|c_second1|q [2]),
	.datac(\rtc|c_second1|q [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second1|Add0~0 .lut_mask = "6c6c";
defparam \rtc|c_second1|Add0~0 .operation_mode = "normal";
defparam \rtc|c_second1|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_second1|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_second1|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_second1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N9
cyclone_lcell \rtc|c_second0|q~5 (
// Equation(s):
// \rtc|c_second0|q~5_combout  = (\rtc|load ) # ((\rtc|c_second0|q [0] & (!\rtc|Equal5~7_combout  & \rtc|c_second0|q [3])))

	.clk(gnd),
	.dataa(\rtc|load ),
	.datab(\rtc|c_second0|q [0]),
	.datac(\rtc|Equal5~7_combout ),
	.datad(\rtc|c_second0|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second0|q~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|q~5 .lut_mask = "aeaa";
defparam \rtc|c_second0|q~5 .operation_mode = "normal";
defparam \rtc|c_second0|q~5 .output_mode = "comb_only";
defparam \rtc|c_second0|q~5 .register_cascade_mode = "off";
defparam \rtc|c_second0|q~5 .sum_lutc_input = "datac";
defparam \rtc|c_second0|q~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N0
cyclone_lcell \rtc|c_second1|q[2] (
// Equation(s):
// \rtc|c_second1|q [2] = DFFEAS((\rtc|load  & (\rtc|sr [1])) # (!\rtc|load  & (((\rtc|c_second1|Add0~0_combout  & \rtc|c_second1|co~combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [1]),
	.datab(\rtc|c_second1|Add0~0_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|c_second1|co~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second1|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second1|q[2] .lut_mask = "aca0";
defparam \rtc|c_second1|q[2] .operation_mode = "normal";
defparam \rtc|c_second1|q[2] .output_mode = "reg_only";
defparam \rtc|c_second1|q[2] .register_cascade_mode = "off";
defparam \rtc|c_second1|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_second1|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N4
cyclone_lcell \rtc|c_minute0|q[3]~1 (
// Equation(s):
// \rtc|c_minute0|q[3]~1_combout  = (\rtc|load ) # ((\rtc|c_second1|q [0] & (\rtc|c_second0|co~0_combout  & \rtc|c_second1|q [2])))

	.clk(gnd),
	.dataa(\rtc|c_second1|q [0]),
	.datab(\rtc|c_second0|co~0_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|c_second1|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute0|q[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|q[3]~1 .lut_mask = "f8f0";
defparam \rtc|c_minute0|q[3]~1 .operation_mode = "normal";
defparam \rtc|c_minute0|q[3]~1 .output_mode = "comb_only";
defparam \rtc|c_minute0|q[3]~1 .register_cascade_mode = "off";
defparam \rtc|c_minute0|q[3]~1 .sum_lutc_input = "datac";
defparam \rtc|c_minute0|q[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N3
cyclone_lcell \rtc|c_minute0|q[1] (
// Equation(s):
// \rtc|c_minute0|q [1] = DFFEAS((\rtc|load  & (((\rtc|sr [12])))) # (!\rtc|load  & (!\rtc|c_minute0|co~0_combout  & ((\rtc|c_minute0|Add0~1_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_minute0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute0|co~0_combout ),
	.datab(\rtc|sr [12]),
	.datac(\rtc|c_minute0|Add0~1_combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute0|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|q[1] .lut_mask = "cc50";
defparam \rtc|c_minute0|q[1] .operation_mode = "normal";
defparam \rtc|c_minute0|q[1] .output_mode = "reg_only";
defparam \rtc|c_minute0|q[1] .register_cascade_mode = "off";
defparam \rtc|c_minute0|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_minute0|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N7
cyclone_lcell \rtc|c_minute0|Add0~2 (
// Equation(s):
// \rtc|c_minute0|Add0~2_combout  = (\rtc|c_minute0|q [2] $ (((\rtc|c_minute0|q [0] & \rtc|c_minute0|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_minute0|q [0]),
	.datab(vcc),
	.datac(\rtc|c_minute0|q [2]),
	.datad(\rtc|c_minute0|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute0|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|Add0~2 .lut_mask = "5af0";
defparam \rtc|c_minute0|Add0~2 .operation_mode = "normal";
defparam \rtc|c_minute0|Add0~2 .output_mode = "comb_only";
defparam \rtc|c_minute0|Add0~2 .register_cascade_mode = "off";
defparam \rtc|c_minute0|Add0~2 .sum_lutc_input = "datac";
defparam \rtc|c_minute0|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N4
cyclone_lcell \rtc|c_minute0|q[2] (
// Equation(s):
// \rtc|c_minute0|q [2] = DFFEAS((\rtc|load  & (((\rtc|sr [13])))) # (!\rtc|load  & (!\rtc|c_minute0|co~0_combout  & ((\rtc|c_minute0|Add0~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_minute0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute0|co~0_combout ),
	.datab(\rtc|sr [13]),
	.datac(\rtc|c_minute0|Add0~2_combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute0|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|q[2] .lut_mask = "cc50";
defparam \rtc|c_minute0|q[2] .operation_mode = "normal";
defparam \rtc|c_minute0|q[2] .output_mode = "reg_only";
defparam \rtc|c_minute0|q[2] .register_cascade_mode = "off";
defparam \rtc|c_minute0|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_minute0|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N5
cyclone_lcell \rtc|sr[10] (
// Equation(s):
// \rtc|sr [10] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_minute0|q [2])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [11]))) # (!\cclk~regout  & (\rtc|c_minute0|q [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute0|q [2]),
	.datab(\rtc|sr [11]),
	.datac(\rtc|cclk1~regout ),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[10] .lut_mask = "acaa";
defparam \rtc|sr[10] .operation_mode = "normal";
defparam \rtc|sr[10] .output_mode = "reg_only";
defparam \rtc|sr[10] .register_cascade_mode = "off";
defparam \rtc|sr[10] .sum_lutc_input = "datac";
defparam \rtc|sr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N9
cyclone_lcell \rtc|sr[9] (
// Equation(s):
// \rtc|sr [9] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_minute0|q [1])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [10])) # (!\cclk~regout  & ((\rtc|c_minute0|q [1]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|sr [10]),
	.datac(\rtc|c_minute0|q [1]),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[9] .lut_mask = "e4f0";
defparam \rtc|sr[9] .operation_mode = "normal";
defparam \rtc|sr[9] .output_mode = "reg_only";
defparam \rtc|sr[9] .register_cascade_mode = "off";
defparam \rtc|sr[9] .sum_lutc_input = "datac";
defparam \rtc|sr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N1
cyclone_lcell \rtc|sr[8] (
// Equation(s):
// \rtc|sr [8] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_minute0|q [0])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [9]))) # (!\cclk~regout  & (\rtc|c_minute0|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute0|q [0]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[8] .lut_mask = "ba8a";
defparam \rtc|sr[8] .operation_mode = "normal";
defparam \rtc|sr[8] .output_mode = "reg_only";
defparam \rtc|sr[8] .register_cascade_mode = "off";
defparam \rtc|sr[8] .sum_lutc_input = "datac";
defparam \rtc|sr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N1
cyclone_lcell \rtc|sr[7] (
// Equation(s):
// \rtc|sr [7] = DFFEAS((\rtc|sr [8] & (!\rtc|cclk1~regout  & (\cclk~regout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [8]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[7] .lut_mask = "2020";
defparam \rtc|sr[7] .operation_mode = "normal";
defparam \rtc|sr[7] .output_mode = "reg_only";
defparam \rtc|sr[7] .register_cascade_mode = "off";
defparam \rtc|sr[7] .sum_lutc_input = "datac";
defparam \rtc|sr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N2
cyclone_lcell \rtc|c_second1|q[0] (
// Equation(s):
// \rtc|c_second1|q [0] = DFFEAS((\rtc|load  & (\rtc|sr [7])) # (!\rtc|load  & (((!\rtc|c_second1|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [7]),
	.datab(\rtc|load ),
	.datac(\rtc|c_second1|q [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second1|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second1|q[0] .lut_mask = "8b8b";
defparam \rtc|c_second1|q[0] .operation_mode = "normal";
defparam \rtc|c_second1|q[0] .output_mode = "reg_only";
defparam \rtc|c_second1|q[0] .register_cascade_mode = "off";
defparam \rtc|c_second1|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_second1|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N1
cyclone_lcell \rtc|c_second1|co (
// Equation(s):
// \rtc|c_second1|co~combout  = (((!\rtc|c_second0|co~0_combout )) # (!\rtc|c_second1|q [2])) # (!\rtc|c_second1|q [0])

	.clk(gnd),
	.dataa(\rtc|c_second1|q [0]),
	.datab(\rtc|c_second1|q [2]),
	.datac(\rtc|c_second0|co~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second1|co~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second1|co .lut_mask = "7f7f";
defparam \rtc|c_second1|co .operation_mode = "normal";
defparam \rtc|c_second1|co .output_mode = "comb_only";
defparam \rtc|c_second1|co .register_cascade_mode = "off";
defparam \rtc|c_second1|co .sum_lutc_input = "datac";
defparam \rtc|c_second1|co .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N1
cyclone_lcell \rtc|c_minute0|co~0 (
// Equation(s):
// \rtc|c_minute0|co~0_combout  = ((\rtc|c_minute0|q [3] & (!\rtc|c_second1|co~combout  & \rtc|c_minute0|q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_minute0|q [3]),
	.datac(\rtc|c_second1|co~combout ),
	.datad(\rtc|c_minute0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute0|co~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|co~0 .lut_mask = "0c00";
defparam \rtc|c_minute0|co~0 .operation_mode = "normal";
defparam \rtc|c_minute0|co~0 .output_mode = "comb_only";
defparam \rtc|c_minute0|co~0 .register_cascade_mode = "off";
defparam \rtc|c_minute0|co~0 .sum_lutc_input = "datac";
defparam \rtc|c_minute0|co~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N8
cyclone_lcell \rtc|c_minute0|Add0~0 (
// Equation(s):
// \rtc|c_minute0|Add0~0_combout  = \rtc|c_minute0|q [3] $ (((\rtc|c_minute0|q [0] & (\rtc|c_minute0|q [2] & \rtc|c_minute0|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_minute0|q [0]),
	.datab(\rtc|c_minute0|q [3]),
	.datac(\rtc|c_minute0|q [2]),
	.datad(\rtc|c_minute0|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|Add0~0 .lut_mask = "6ccc";
defparam \rtc|c_minute0|Add0~0 .operation_mode = "normal";
defparam \rtc|c_minute0|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_minute0|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_minute0|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_minute0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N0
cyclone_lcell \rtc|c_minute0|q[3] (
// Equation(s):
// \rtc|c_minute0|q [3] = DFFEAS((\rtc|load  & (((\rtc|sr [14])))) # (!\rtc|load  & (!\rtc|c_minute0|co~0_combout  & (\rtc|c_minute0|Add0~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_minute0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute0|co~0_combout ),
	.datab(\rtc|c_minute0|Add0~0_combout ),
	.datac(\rtc|sr [14]),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute0|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|q[3] .lut_mask = "f044";
defparam \rtc|c_minute0|q[3] .operation_mode = "normal";
defparam \rtc|c_minute0|q[3] .output_mode = "reg_only";
defparam \rtc|c_minute0|q[3] .register_cascade_mode = "off";
defparam \rtc|c_minute0|q[3] .sum_lutc_input = "datac";
defparam \rtc|c_minute0|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N5
cyclone_lcell \rtc|sr[11] (
// Equation(s):
// \rtc|sr [11] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & (\rtc|c_minute0|q [3])) # (!\rtc|cclk1~regout  & ((\rtc|sr [12]))))) # (!\cclk~regout  & (\rtc|c_minute0|q [3])), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\cclk~regout ),
	.datab(\rtc|c_minute0|q [3]),
	.datac(\rtc|cclk1~regout ),
	.datad(\rtc|sr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[11] .lut_mask = "cec4";
defparam \rtc|sr[11] .operation_mode = "normal";
defparam \rtc|sr[11] .output_mode = "reg_only";
defparam \rtc|sr[11] .register_cascade_mode = "off";
defparam \rtc|sr[11] .sum_lutc_input = "datac";
defparam \rtc|sr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N6
cyclone_lcell \rtc|c_minute0|q[0] (
// Equation(s):
// \rtc|c_minute0|q [0] = DFFEAS((\rtc|load  & (((\rtc|sr [11])))) # (!\rtc|load  & (!\rtc|c_minute0|q [0] & ((!\rtc|c_minute0|co~0_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_minute0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_minute0|q [0]),
	.datab(\rtc|sr [11]),
	.datac(\rtc|c_minute0|co~0_combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute0|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|q[0] .lut_mask = "cc05";
defparam \rtc|c_minute0|q[0] .operation_mode = "normal";
defparam \rtc|c_minute0|q[0] .output_mode = "reg_only";
defparam \rtc|c_minute0|q[0] .register_cascade_mode = "off";
defparam \rtc|c_minute0|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_minute0|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N9
cyclone_lcell \rtc|c_minute0|q~5 (
// Equation(s):
// \rtc|c_minute0|q~5_combout  = (\rtc|load ) # ((\rtc|c_minute0|q [0] & (\rtc|c_minute0|q [3] & !\rtc|c_second1|co~combout )))

	.clk(gnd),
	.dataa(\rtc|c_minute0|q [0]),
	.datab(\rtc|c_minute0|q [3]),
	.datac(\rtc|c_second1|co~combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute0|q~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute0|q~5 .lut_mask = "ff08";
defparam \rtc|c_minute0|q~5 .operation_mode = "normal";
defparam \rtc|c_minute0|q~5 .output_mode = "comb_only";
defparam \rtc|c_minute0|q~5 .register_cascade_mode = "off";
defparam \rtc|c_minute0|q~5 .sum_lutc_input = "datac";
defparam \rtc|c_minute0|q~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N4
cyclone_lcell \rtc|c_minute1|q[0] (
// Equation(s):
// \rtc|c_minute1|q [0] = DFFEAS((\rtc|load  & (\rtc|sr [15])) # (!\rtc|load  & (((!\rtc|c_minute1|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_minute0|q~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|load ),
	.datab(\rtc|sr [15]),
	.datac(\rtc|c_minute1|q [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute1|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute1|q[0] .lut_mask = "8d8d";
defparam \rtc|c_minute1|q[0] .operation_mode = "normal";
defparam \rtc|c_minute1|q[0] .output_mode = "reg_only";
defparam \rtc|c_minute1|q[0] .register_cascade_mode = "off";
defparam \rtc|c_minute1|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_minute1|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N6
cyclone_lcell \rtc|c_hour0|q[0]~0 (
// Equation(s):
// \rtc|c_hour0|q[0]~0_combout  = (\rtc|load ) # ((\rtc|c_minute1|q [2] & (\rtc|c_minute1|q [0] & \rtc|c_minute0|co~0_combout )))

	.clk(gnd),
	.dataa(\rtc|load ),
	.datab(\rtc|c_minute1|q [2]),
	.datac(\rtc|c_minute1|q [0]),
	.datad(\rtc|c_minute0|co~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour0|q[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|q[0]~0 .lut_mask = "eaaa";
defparam \rtc|c_hour0|q[0]~0 .operation_mode = "normal";
defparam \rtc|c_hour0|q[0]~0 .output_mode = "comb_only";
defparam \rtc|c_hour0|q[0]~0 .register_cascade_mode = "off";
defparam \rtc|c_hour0|q[0]~0 .sum_lutc_input = "datac";
defparam \rtc|c_hour0|q[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N0
cyclone_lcell \rtc|c_minute1|Add0~0 (
// Equation(s):
// \rtc|c_minute1|Add0~0_combout  = \rtc|c_minute1|q [2] $ (((\rtc|c_minute1|q [1] & (\rtc|c_minute1|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_minute1|q [1]),
	.datab(\rtc|c_minute1|q [2]),
	.datac(\rtc|c_minute1|q [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_minute1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute1|Add0~0 .lut_mask = "6c6c";
defparam \rtc|c_minute1|Add0~0 .operation_mode = "normal";
defparam \rtc|c_minute1|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_minute1|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_minute1|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_minute1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N8
cyclone_lcell \rtc|c_minute1|q[2] (
// Equation(s):
// \rtc|c_minute1|q [2] = DFFEAS((\rtc|c_hour0|q[0]~0_combout  & (((\rtc|load  & \rtc|sr [9])))) # (!\rtc|c_hour0|q[0]~0_combout  & ((\rtc|c_minute1|Add0~0_combout ) # ((\rtc|load  & \rtc|sr [9])))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \rtc|c_minute0|q~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|q[0]~0_combout ),
	.datab(\rtc|c_minute1|Add0~0_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|sr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_minute0|q~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_minute1|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_minute1|q[2] .lut_mask = "f444";
defparam \rtc|c_minute1|q[2] .operation_mode = "normal";
defparam \rtc|c_minute1|q[2] .output_mode = "reg_only";
defparam \rtc|c_minute1|q[2] .register_cascade_mode = "off";
defparam \rtc|c_minute1|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_minute1|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N9
cyclone_lcell \rtc|cy5~0 (
// Equation(s):
// \rtc|cy5~0_combout  = (\rtc|c_hour0|q [0] & (\rtc|c_minute1|q [2] & (\rtc|c_minute1|q [0] & \rtc|c_minute0|co~0_combout )))

	.clk(gnd),
	.dataa(\rtc|c_hour0|q [0]),
	.datab(\rtc|c_minute1|q [2]),
	.datac(\rtc|c_minute1|q [0]),
	.datad(\rtc|c_minute0|co~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy5~0 .lut_mask = "8000";
defparam \rtc|cy5~0 .operation_mode = "normal";
defparam \rtc|cy5~0 .output_mode = "comb_only";
defparam \rtc|cy5~0 .register_cascade_mode = "off";
defparam \rtc|cy5~0 .sum_lutc_input = "datac";
defparam \rtc|cy5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N3
cyclone_lcell \rtc|c_hour1|Add0~0 (
// Equation(s):
// \rtc|c_hour1|Add0~0_combout  = \rtc|c_hour1|q [1] $ (((\rtc|c_hour1|q [0] & (\rtc|c_hour0|q [3] & \rtc|cy5~0_combout ))))

	.clk(gnd),
	.dataa(\rtc|c_hour1|q [0]),
	.datab(\rtc|c_hour1|q [1]),
	.datac(\rtc|c_hour0|q [3]),
	.datad(\rtc|cy5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour1|Add0~0 .lut_mask = "6ccc";
defparam \rtc|c_hour1|Add0~0 .operation_mode = "normal";
defparam \rtc|c_hour1|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_hour1|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_hour1|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_hour1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N7
cyclone_lcell \rtc|c_hour1|q[1] (
// Equation(s):
// \rtc|c_hour1|q [1] = DFFEAS((\rtc|load  & (((\rtc|sr [16])))) # (!\rtc|load  & (\rtc|c_hour1|Add0~0_combout  & ((\rtc|cy5~combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour1|Add0~0_combout ),
	.datab(\rtc|load ),
	.datac(\rtc|sr [16]),
	.datad(\rtc|cy5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_hour1|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour1|q[1] .lut_mask = "e2c0";
defparam \rtc|c_hour1|q[1] .operation_mode = "normal";
defparam \rtc|c_hour1|q[1] .output_mode = "reg_only";
defparam \rtc|c_hour1|q[1] .register_cascade_mode = "off";
defparam \rtc|c_hour1|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_hour1|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N9
cyclone_lcell \rtc|cy5 (
// Equation(s):
// \rtc|cy5~combout  = (((!\rtc|cy5~0_combout )) # (!\rtc|c_hour1|q [1])) # (!\rtc|c_hour0|q [1])

	.clk(gnd),
	.dataa(\rtc|c_hour0|q [1]),
	.datab(\rtc|c_hour1|q [1]),
	.datac(vcc),
	.datad(\rtc|cy5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy5~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy5 .lut_mask = "77ff";
defparam \rtc|cy5 .operation_mode = "normal";
defparam \rtc|cy5 .output_mode = "comb_only";
defparam \rtc|cy5 .register_cascade_mode = "off";
defparam \rtc|cy5 .sum_lutc_input = "datac";
defparam \rtc|cy5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N7
cyclone_lcell \rtc|c_hour0|q~2 (
// Equation(s):
// \rtc|c_hour0|q~2_combout  = (\rtc|cy5~combout  & (!\rtc|load  & ((!\rtc|cy5~0_combout ) # (!\rtc|c_hour0|q [3]))))

	.clk(gnd),
	.dataa(\rtc|cy5~combout ),
	.datab(\rtc|c_hour0|q [3]),
	.datac(\rtc|load ),
	.datad(\rtc|cy5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour0|q~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|q~2 .lut_mask = "020a";
defparam \rtc|c_hour0|q~2 .operation_mode = "normal";
defparam \rtc|c_hour0|q~2 .output_mode = "comb_only";
defparam \rtc|c_hour0|q~2 .register_cascade_mode = "off";
defparam \rtc|c_hour0|q~2 .sum_lutc_input = "datac";
defparam \rtc|c_hour0|q~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N1
cyclone_lcell \rtc|c_hour0|Add0~1 (
// Equation(s):
// \rtc|c_hour0|Add0~1_combout  = \rtc|c_hour0|q [3] $ (((\rtc|c_hour0|q [1] & (\rtc|c_hour0|q [2] & \rtc|c_hour0|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_hour0|q [1]),
	.datab(\rtc|c_hour0|q [2]),
	.datac(\rtc|c_hour0|q [3]),
	.datad(\rtc|c_hour0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour0|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|Add0~1 .lut_mask = "78f0";
defparam \rtc|c_hour0|Add0~1 .operation_mode = "normal";
defparam \rtc|c_hour0|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_hour0|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_hour0|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_hour0|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N4
cyclone_lcell \rtc|c_hour0|q[3] (
// Equation(s):
// \rtc|c_hour0|q [3] = DFFEAS((\rtc|c_hour0|q~2_combout  & ((\rtc|c_hour0|Add0~1_combout ) # ((\rtc|load  & \rtc|sr [22])))) # (!\rtc|c_hour0|q~2_combout  & (((\rtc|load  & \rtc|sr [22])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_hour0|q[0]~0_combout , 
// , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|q~2_combout ),
	.datab(\rtc|c_hour0|Add0~1_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|sr [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_hour0|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_hour0|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|q[3] .lut_mask = "f888";
defparam \rtc|c_hour0|q[3] .operation_mode = "normal";
defparam \rtc|c_hour0|q[3] .output_mode = "reg_only";
defparam \rtc|c_hour0|q[3] .register_cascade_mode = "off";
defparam \rtc|c_hour0|q[3] .sum_lutc_input = "datac";
defparam \rtc|c_hour0|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N0
cyclone_lcell \rtc|c_hour1|Add0~1 (
// Equation(s):
// \rtc|c_hour1|Add0~1_combout  = (\rtc|c_hour1|q [0] $ (((!\rtc|cy5~0_combout ) # (!\rtc|c_hour0|q [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_hour0|q [3]),
	.datac(\rtc|c_hour1|q [0]),
	.datad(\rtc|cy5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour1|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour1|Add0~1 .lut_mask = "c30f";
defparam \rtc|c_hour1|Add0~1 .operation_mode = "normal";
defparam \rtc|c_hour1|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_hour1|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_hour1|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_hour1|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N0
cyclone_lcell \rtc|c_hour1|q[0] (
// Equation(s):
// \rtc|c_hour1|q [0] = DFFEAS((\rtc|load  & (((\rtc|sr [23])))) # (!\rtc|load  & (!\rtc|c_hour1|Add0~1_combout  & (\rtc|cy5~combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour1|Add0~1_combout ),
	.datab(\rtc|cy5~combout ),
	.datac(\rtc|sr [23]),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_hour1|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour1|q[0] .lut_mask = "f044";
defparam \rtc|c_hour1|q[0] .operation_mode = "normal";
defparam \rtc|c_hour1|q[0] .output_mode = "reg_only";
defparam \rtc|c_hour1|q[0] .register_cascade_mode = "off";
defparam \rtc|c_hour1|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_hour1|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N8
cyclone_lcell \rtc|sr[20] (
// Equation(s):
// \rtc|sr [20] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_hour1|q [0])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [21]))) # (!\cclk~regout  & (\rtc|c_hour1|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour1|q [0]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[20] .lut_mask = "ba8a";
defparam \rtc|sr[20] .operation_mode = "normal";
defparam \rtc|sr[20] .output_mode = "reg_only";
defparam \rtc|sr[20] .register_cascade_mode = "off";
defparam \rtc|sr[20] .sum_lutc_input = "datac";
defparam \rtc|sr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N2
cyclone_lcell \rtc|sr[19] (
// Equation(s):
// \rtc|sr [19] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_hour0|q [3]))) # (!\rtc|cclk1~regout  & (\rtc|sr [20])))) # (!\cclk~regout  & (((\rtc|c_hour0|q [3])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\cclk~regout ),
	.datab(\rtc|cclk1~regout ),
	.datac(\rtc|sr [20]),
	.datad(\rtc|c_hour0|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[19] .lut_mask = "fd20";
defparam \rtc|sr[19] .operation_mode = "normal";
defparam \rtc|sr[19] .output_mode = "reg_only";
defparam \rtc|sr[19] .register_cascade_mode = "off";
defparam \rtc|sr[19] .sum_lutc_input = "datac";
defparam \rtc|sr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N6
cyclone_lcell \rtc|c_hour0|q[0] (
// Equation(s):
// \rtc|c_hour0|q [0] = DFFEAS((\rtc|load  & (((\rtc|sr [19])))) # (!\rtc|load  & (!\rtc|c_hour0|q [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_hour0|q[0]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|q [0]),
	.datab(\rtc|load ),
	.datac(\rtc|sr [19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_hour0|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_hour0|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|q[0] .lut_mask = "d1d1";
defparam \rtc|c_hour0|q[0] .operation_mode = "normal";
defparam \rtc|c_hour0|q[0] .output_mode = "reg_only";
defparam \rtc|c_hour0|q[0] .register_cascade_mode = "off";
defparam \rtc|c_hour0|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_hour0|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N5
cyclone_lcell \rtc|c_hour0|Add0~0 (
// Equation(s):
// \rtc|c_hour0|Add0~0_combout  = \rtc|c_hour0|q [1] $ ((((\rtc|c_hour0|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_hour0|q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rtc|c_hour0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_hour0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|Add0~0 .lut_mask = "55aa";
defparam \rtc|c_hour0|Add0~0 .operation_mode = "normal";
defparam \rtc|c_hour0|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_hour0|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_hour0|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_hour0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N0
cyclone_lcell \rtc|c_hour0|q[1] (
// Equation(s):
// \rtc|c_hour0|q [1] = DFFEAS((\rtc|c_hour0|Add0~0_combout  & ((\rtc|c_hour0|q~2_combout ) # ((\rtc|sr [20] & \rtc|load )))) # (!\rtc|c_hour0|Add0~0_combout  & (\rtc|sr [20] & (\rtc|load ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_hour0|q[0]~0_combout , 
// , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_hour0|Add0~0_combout ),
	.datab(\rtc|sr [20]),
	.datac(\rtc|load ),
	.datad(\rtc|c_hour0|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_hour0|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_hour0|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_hour0|q[1] .lut_mask = "eac0";
defparam \rtc|c_hour0|q[1] .operation_mode = "normal";
defparam \rtc|c_hour0|q[1] .output_mode = "reg_only";
defparam \rtc|c_hour0|q[1] .register_cascade_mode = "off";
defparam \rtc|c_hour0|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_hour0|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N6
cyclone_lcell \rtc|c_day0|q[1]~1 (
// Equation(s):
// \rtc|c_day0|q[1]~1_combout  = (\rtc|load ) # ((\rtc|c_hour0|q [1] & (\rtc|c_hour1|q [1] & \rtc|cy5~0_combout )))

	.clk(gnd),
	.dataa(\rtc|c_hour0|q [1]),
	.datab(\rtc|c_hour1|q [1]),
	.datac(\rtc|load ),
	.datad(\rtc|cy5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day0|q[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|q[1]~1 .lut_mask = "f8f0";
defparam \rtc|c_day0|q[1]~1 .operation_mode = "normal";
defparam \rtc|c_day0|q[1]~1 .output_mode = "comb_only";
defparam \rtc|c_day0|q[1]~1 .register_cascade_mode = "off";
defparam \rtc|c_day0|q[1]~1 .sum_lutc_input = "datac";
defparam \rtc|c_day0|q[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N1
cyclone_lcell \rtc|c_day0|q[0] (
// Equation(s):
// \rtc|c_day0|q [0] = DFFEAS((\rtc|load  & (\rtc|sr [27])) # (!\rtc|load  & (((!\rtc|c_day0|q [0]) # (!\rtc|cy7~combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_day0|q[1]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [27]),
	.datab(\rtc|load ),
	.datac(\rtc|cy7~combout ),
	.datad(\rtc|c_day0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_day0|q[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_day0|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|q[0] .lut_mask = "8bbb";
defparam \rtc|c_day0|q[0] .operation_mode = "normal";
defparam \rtc|c_day0|q[0] .output_mode = "reg_only";
defparam \rtc|c_day0|q[0] .register_cascade_mode = "off";
defparam \rtc|c_day0|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_day0|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N0
cyclone_lcell \rtc|c_day0|Add0~2 (
// Equation(s):
// \rtc|c_day0|Add0~2_combout  = (\rtc|c_day0|q [2] $ (((\rtc|c_day0|q [0] & \rtc|c_day0|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_day0|q [0]),
	.datab(vcc),
	.datac(\rtc|c_day0|q [2]),
	.datad(\rtc|c_day0|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day0|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|Add0~2 .lut_mask = "5af0";
defparam \rtc|c_day0|Add0~2 .operation_mode = "normal";
defparam \rtc|c_day0|Add0~2 .output_mode = "comb_only";
defparam \rtc|c_day0|Add0~2 .register_cascade_mode = "off";
defparam \rtc|c_day0|Add0~2 .sum_lutc_input = "datac";
defparam \rtc|c_day0|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N7
cyclone_lcell \rtc|c_day0|co (
// Equation(s):
// \rtc|c_day0|co~combout  = (((\rtc|cy5~combout ) # (!\rtc|c_day0|q [3])) # (!\rtc|c_day0|q [0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_day0|q [0]),
	.datac(\rtc|c_day0|q [3]),
	.datad(\rtc|cy5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day0|co~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|co .lut_mask = "ff3f";
defparam \rtc|c_day0|co .operation_mode = "normal";
defparam \rtc|c_day0|co .output_mode = "comb_only";
defparam \rtc|c_day0|co .register_cascade_mode = "off";
defparam \rtc|c_day0|co .sum_lutc_input = "datac";
defparam \rtc|c_day0|co .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N2
cyclone_lcell \rtc|c_day0|q~2 (
// Equation(s):
// \rtc|c_day0|q~2_combout  = ((\rtc|cy7~combout  & (\rtc|c_day0|co~combout  & !\rtc|load )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|cy7~combout ),
	.datac(\rtc|c_day0|co~combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day0|q~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|q~2 .lut_mask = "00c0";
defparam \rtc|c_day0|q~2 .operation_mode = "normal";
defparam \rtc|c_day0|q~2 .output_mode = "comb_only";
defparam \rtc|c_day0|q~2 .register_cascade_mode = "off";
defparam \rtc|c_day0|q~2 .sum_lutc_input = "datac";
defparam \rtc|c_day0|q~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N7
cyclone_lcell \rtc|c_day0|q[2] (
// Equation(s):
// \rtc|c_day0|q [2] = DFFEAS((\rtc|sr [29] & ((\rtc|load ) # ((\rtc|c_day0|Add0~2_combout  & \rtc|c_day0|q~2_combout )))) # (!\rtc|sr [29] & (\rtc|c_day0|Add0~2_combout  & ((\rtc|c_day0|q~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \rtc|c_day0|q[1]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [29]),
	.datab(\rtc|c_day0|Add0~2_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|c_day0|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_day0|q[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_day0|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|q[2] .lut_mask = "eca0";
defparam \rtc|c_day0|q[2] .operation_mode = "normal";
defparam \rtc|c_day0|q[2] .output_mode = "reg_only";
defparam \rtc|c_day0|q[2] .register_cascade_mode = "off";
defparam \rtc|c_day0|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_day0|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N6
cyclone_lcell \rtc|sr[26] (
// Equation(s):
// \rtc|sr [26] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_day0|q [2]))) # (!\rtc|cclk1~regout  & (\rtc|sr [27])))) # (!\cclk~regout  & (((\rtc|c_day0|q [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [27]),
	.datab(\cclk~regout ),
	.datac(\rtc|c_day0|q [2]),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[26] .lut_mask = "f0b8";
defparam \rtc|sr[26] .operation_mode = "normal";
defparam \rtc|sr[26] .output_mode = "reg_only";
defparam \rtc|sr[26] .register_cascade_mode = "off";
defparam \rtc|sr[26] .sum_lutc_input = "datac";
defparam \rtc|sr[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N8
cyclone_lcell \rtc|sr[25] (
// Equation(s):
// \rtc|sr [25] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_day0|q [1])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [26]))) # (!\cclk~regout  & (\rtc|c_day0|q [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|c_day0|q [1]),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[25] .lut_mask = "dc8c";
defparam \rtc|sr[25] .operation_mode = "normal";
defparam \rtc|sr[25] .output_mode = "reg_only";
defparam \rtc|sr[25] .register_cascade_mode = "off";
defparam \rtc|sr[25] .sum_lutc_input = "datac";
defparam \rtc|sr[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N8
cyclone_lcell \rtc|sr[24] (
// Equation(s):
// \rtc|sr [24] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_day0|q [0])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [25])) # (!\cclk~regout  & ((\rtc|c_day0|q [0]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [25]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|c_day0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[24] .lut_mask = "ef20";
defparam \rtc|sr[24] .operation_mode = "normal";
defparam \rtc|sr[24] .output_mode = "reg_only";
defparam \rtc|sr[24] .register_cascade_mode = "off";
defparam \rtc|sr[24] .sum_lutc_input = "datac";
defparam \rtc|sr[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N9
cyclone_lcell \rtc|c_day1|Add0~0 (
// Equation(s):
// \rtc|c_day1|Add0~0_combout  = \rtc|c_day1|q [0] $ ((((\rtc|cy5~combout ) # (!\rtc|c_day0|q [3])) # (!\rtc|c_day0|q [0])))

	.clk(gnd),
	.dataa(\rtc|c_day1|q [0]),
	.datab(\rtc|c_day0|q [0]),
	.datac(\rtc|c_day0|q [3]),
	.datad(\rtc|cy5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day1|Add0~0 .lut_mask = "5595";
defparam \rtc|c_day1|Add0~0 .operation_mode = "normal";
defparam \rtc|c_day1|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_day1|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_day1|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_day1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N1
cyclone_lcell \rtc|c_day1|q[0] (
// Equation(s):
// \rtc|c_day1|q [0] = DFFEAS((\rtc|load  & (((\rtc|sr [31])))) # (!\rtc|load  & (!\rtc|c_day1|Add0~0_combout  & ((\rtc|cy7~combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_day1|Add0~0_combout ),
	.datab(\rtc|sr [31]),
	.datac(\rtc|cy7~combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_day1|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day1|q[0] .lut_mask = "cc50";
defparam \rtc|c_day1|q[0] .operation_mode = "normal";
defparam \rtc|c_day1|q[0] .output_mode = "reg_only";
defparam \rtc|c_day1|q[0] .register_cascade_mode = "off";
defparam \rtc|c_day1|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_day1|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N8
cyclone_lcell \rtc|c_day1|Add0~1 (
// Equation(s):
// \rtc|c_day1|Add0~1_combout  = (\rtc|c_day1|q [1] $ (((!\rtc|c_day0|co~combout  & \rtc|c_day1|q [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_day1|q [1]),
	.datac(\rtc|c_day0|co~combout ),
	.datad(\rtc|c_day1|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day1|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day1|Add0~1 .lut_mask = "c3cc";
defparam \rtc|c_day1|Add0~1 .operation_mode = "normal";
defparam \rtc|c_day1|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_day1|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_day1|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_day1|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N0
cyclone_lcell \rtc|c_day1|q[1] (
// Equation(s):
// \rtc|c_day1|q [1] = DFFEAS((\rtc|load  & (\rtc|sr [24])) # (!\rtc|load  & (((\rtc|cy7~combout  & \rtc|c_day1|Add0~1_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [24]),
	.datab(\rtc|cy7~combout ),
	.datac(\rtc|c_day1|Add0~1_combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_day1|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day1|q[1] .lut_mask = "aac0";
defparam \rtc|c_day1|q[1] .operation_mode = "normal";
defparam \rtc|c_day1|q[1] .output_mode = "reg_only";
defparam \rtc|c_day1|q[1] .register_cascade_mode = "off";
defparam \rtc|c_day1|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_day1|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N6
cyclone_lcell \rtc|sr[29] (
// Equation(s):
// \rtc|sr [29] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_day1|q [1])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [30]))) # (!\cclk~regout  & (\rtc|c_day1|q [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|cclk1~regout ),
	.datab(\rtc|c_day1|q [1]),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[29] .lut_mask = "dc8c";
defparam \rtc|sr[29] .operation_mode = "normal";
defparam \rtc|sr[29] .output_mode = "reg_only";
defparam \rtc|sr[29] .register_cascade_mode = "off";
defparam \rtc|sr[29] .sum_lutc_input = "datac";
defparam \rtc|sr[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N9
cyclone_lcell \rtc|sr[28] (
// Equation(s):
// \rtc|sr [28] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & ((\rtc|c_day1|q [0]))) # (!\rtc|cclk1~regout  & (\rtc|sr [29])))) # (!\cclk~regout  & (((\rtc|c_day1|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [29]),
	.datab(\rtc|c_day1|q [0]),
	.datac(\cclk~regout ),
	.datad(\rtc|cclk1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[28] .lut_mask = "ccac";
defparam \rtc|sr[28] .operation_mode = "normal";
defparam \rtc|sr[28] .output_mode = "reg_only";
defparam \rtc|sr[28] .register_cascade_mode = "off";
defparam \rtc|sr[28] .sum_lutc_input = "datac";
defparam \rtc|sr[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N5
cyclone_lcell \rtc|c_day0|Add0~1 (
// Equation(s):
// \rtc|c_day0|Add0~1_combout  = \rtc|c_day0|q [0] $ ((((\rtc|c_day0|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_day0|q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rtc|c_day0|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day0|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|Add0~1 .lut_mask = "55aa";
defparam \rtc|c_day0|Add0~1 .operation_mode = "normal";
defparam \rtc|c_day0|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_day0|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_day0|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_day0|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N3
cyclone_lcell \rtc|c_day0|q[1] (
// Equation(s):
// \rtc|c_day0|q [1] = DFFEAS((\rtc|sr [28] & ((\rtc|load ) # ((\rtc|c_day0|Add0~1_combout  & \rtc|c_day0|q~2_combout )))) # (!\rtc|sr [28] & (\rtc|c_day0|Add0~1_combout  & ((\rtc|c_day0|q~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \rtc|c_day0|q[1]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [28]),
	.datab(\rtc|c_day0|Add0~1_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|c_day0|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_day0|q[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_day0|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|q[1] .lut_mask = "eca0";
defparam \rtc|c_day0|q[1] .operation_mode = "normal";
defparam \rtc|c_day0|q[1] .output_mode = "reg_only";
defparam \rtc|c_day0|q[1] .register_cascade_mode = "off";
defparam \rtc|c_day0|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_day0|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N5
cyclone_lcell \rtc|c_day0|Add0~0 (
// Equation(s):
// \rtc|c_day0|Add0~0_combout  = \rtc|c_day0|q [3] $ (((\rtc|c_day0|q [1] & (\rtc|c_day0|q [0] & \rtc|c_day0|q [2]))))

	.clk(gnd),
	.dataa(\rtc|c_day0|q [1]),
	.datab(\rtc|c_day0|q [0]),
	.datac(\rtc|c_day0|q [3]),
	.datad(\rtc|c_day0|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_day0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|Add0~0 .lut_mask = "78f0";
defparam \rtc|c_day0|Add0~0 .operation_mode = "normal";
defparam \rtc|c_day0|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_day0|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_day0|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_day0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N4
cyclone_lcell \rtc|c_day0|q[3] (
// Equation(s):
// \rtc|c_day0|q [3] = DFFEAS((\rtc|sr [30] & ((\rtc|load ) # ((\rtc|c_day0|Add0~0_combout  & \rtc|c_day0|q~2_combout )))) # (!\rtc|sr [30] & (\rtc|c_day0|Add0~0_combout  & ((\rtc|c_day0|q~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \rtc|c_day0|q[1]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [30]),
	.datab(\rtc|c_day0|Add0~0_combout ),
	.datac(\rtc|load ),
	.datad(\rtc|c_day0|q~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_day0|q[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_day0|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_day0|q[3] .lut_mask = "eca0";
defparam \rtc|c_day0|q[3] .operation_mode = "normal";
defparam \rtc|c_day0|q[3] .output_mode = "reg_only";
defparam \rtc|c_day0|q[3] .register_cascade_mode = "off";
defparam \rtc|c_day0|q[3] .sum_lutc_input = "datac";
defparam \rtc|c_day0|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N7
cyclone_lcell \rtc|cy7~2 (
// Equation(s):
// \rtc|cy7~2_combout  = (\rtc|c_month|q [2] & (((\rtc|c_day1|q [0])))) # (!\rtc|c_month|q [2] & (\rtc|c_month|q [1] & (\rtc|c_day0|q [3])))

	.clk(gnd),
	.dataa(\rtc|c_month|q [1]),
	.datab(\rtc|c_day0|q [3]),
	.datac(\rtc|c_day1|q [0]),
	.datad(\rtc|c_month|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy7~2 .lut_mask = "f088";
defparam \rtc|cy7~2 .operation_mode = "normal";
defparam \rtc|cy7~2 .output_mode = "comb_only";
defparam \rtc|cy7~2 .register_cascade_mode = "off";
defparam \rtc|cy7~2 .sum_lutc_input = "datac";
defparam \rtc|cy7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N9
cyclone_lcell \rtc|cy7~3 (
// Equation(s):
// \rtc|cy7~3_combout  = ((!\rtc|c_month|q [0] & (\rtc|cy7~2_combout  & !\rtc|c_month|q [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_month|q [0]),
	.datac(\rtc|cy7~2_combout ),
	.datad(\rtc|c_month|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy7~3 .lut_mask = "0030";
defparam \rtc|cy7~3 .operation_mode = "normal";
defparam \rtc|cy7~3 .output_mode = "comb_only";
defparam \rtc|cy7~3 .register_cascade_mode = "off";
defparam \rtc|cy7~3 .sum_lutc_input = "datac";
defparam \rtc|cy7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N5
cyclone_lcell \rtc|cy7~0 (
// Equation(s):
// \rtc|cy7~0_combout  = ((!\rtc|c_month|q [2] & ((\rtc|c_month|q [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_month|q [2]),
	.datac(vcc),
	.datad(\rtc|c_month|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy7~0 .lut_mask = "3300";
defparam \rtc|cy7~0 .operation_mode = "normal";
defparam \rtc|cy7~0 .output_mode = "comb_only";
defparam \rtc|cy7~0 .register_cascade_mode = "off";
defparam \rtc|cy7~0 .sum_lutc_input = "datac";
defparam \rtc|cy7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N4
cyclone_lcell \rtc|cy7~1 (
// Equation(s):
// \rtc|cy7~1_combout  = (\rtc|c_day1|q [0] & ((\rtc|c_day0|q [0]) # ((\rtc|cy7~0_combout  & \rtc|c_month|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_day0|q [0]),
	.datab(\rtc|cy7~0_combout ),
	.datac(\rtc|c_day1|q [0]),
	.datad(\rtc|c_month|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy7~1 .lut_mask = "e0a0";
defparam \rtc|cy7~1 .operation_mode = "normal";
defparam \rtc|cy7~1 .output_mode = "comb_only";
defparam \rtc|cy7~1 .register_cascade_mode = "off";
defparam \rtc|cy7~1 .sum_lutc_input = "datac";
defparam \rtc|cy7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N4
cyclone_lcell \rtc|cy7 (
// Equation(s):
// \rtc|cy7~combout  = ((\rtc|cy5~combout ) # ((!\rtc|cy7~3_combout  & !\rtc|cy7~1_combout ))) # (!\rtc|c_day1|q [1])

	.clk(gnd),
	.dataa(\rtc|cy7~3_combout ),
	.datab(\rtc|c_day1|q [1]),
	.datac(\rtc|cy7~1_combout ),
	.datad(\rtc|cy5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|cy7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|cy7 .lut_mask = "ff37";
defparam \rtc|cy7 .operation_mode = "normal";
defparam \rtc|cy7 .output_mode = "comb_only";
defparam \rtc|cy7 .register_cascade_mode = "off";
defparam \rtc|cy7 .sum_lutc_input = "datac";
defparam \rtc|cy7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N7
cyclone_lcell \rtc|c_second1|Add0~1 (
// Equation(s):
// \rtc|c_second1|Add0~1_combout  = \rtc|c_second1|q [0] $ ((((\rtc|c_second1|q [1]))))

	.clk(gnd),
	.dataa(\rtc|c_second1|q [0]),
	.datab(vcc),
	.datac(\rtc|c_second1|q [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second1|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second1|Add0~1 .lut_mask = "5a5a";
defparam \rtc|c_second1|Add0~1 .operation_mode = "normal";
defparam \rtc|c_second1|Add0~1 .output_mode = "comb_only";
defparam \rtc|c_second1|Add0~1 .register_cascade_mode = "off";
defparam \rtc|c_second1|Add0~1 .sum_lutc_input = "datac";
defparam \rtc|c_second1|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N8
cyclone_lcell \rtc|c_second1|q[1] (
// Equation(s):
// \rtc|c_second1|q [1] = DFFEAS((\rtc|load  & (\rtc|sr [0])) # (!\rtc|load  & (((\rtc|c_second1|Add0~1_combout  & \rtc|c_second1|co~combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [0]),
	.datab(\rtc|load ),
	.datac(\rtc|c_second1|Add0~1_combout ),
	.datad(\rtc|c_second1|co~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second1|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second1|q[1] .lut_mask = "b888";
defparam \rtc|c_second1|q[1] .operation_mode = "normal";
defparam \rtc|c_second1|q[1] .output_mode = "reg_only";
defparam \rtc|c_second1|q[1] .register_cascade_mode = "off";
defparam \rtc|c_second1|q[1] .sum_lutc_input = "datac";
defparam \rtc|c_second1|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N3
cyclone_lcell \rtc|sr[6] (
// Equation(s):
// \rtc|sr [6] = DFFEAS((\rtc|cclk1~regout  & (((\rtc|c_second1|q [2])))) # (!\rtc|cclk1~regout  & ((\cclk~regout  & (\rtc|sr [7])) # (!\cclk~regout  & ((\rtc|c_second1|q [2]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|sr [7]),
	.datab(\rtc|c_second1|q [2]),
	.datac(\rtc|cclk1~regout ),
	.datad(\cclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[6] .lut_mask = "cacc";
defparam \rtc|sr[6] .operation_mode = "normal";
defparam \rtc|sr[6] .output_mode = "reg_only";
defparam \rtc|sr[6] .register_cascade_mode = "off";
defparam \rtc|sr[6] .sum_lutc_input = "datac";
defparam \rtc|sr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y21_N6
cyclone_lcell \rtc|sr[5] (
// Equation(s):
// \rtc|sr [5] = DFFEAS((\cclk~regout  & ((\rtc|cclk1~regout  & (\rtc|c_second1|q [1])) # (!\rtc|cclk1~regout  & ((\rtc|sr [6]))))) # (!\cclk~regout  & (\rtc|c_second1|q [1])), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\cclk~regout ),
	.datab(\rtc|c_second1|q [1]),
	.datac(\rtc|cclk1~regout ),
	.datad(\rtc|sr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[5] .lut_mask = "cec4";
defparam \rtc|sr[5] .operation_mode = "normal";
defparam \rtc|sr[5] .output_mode = "reg_only";
defparam \rtc|sr[5] .register_cascade_mode = "off";
defparam \rtc|sr[5] .sum_lutc_input = "datac";
defparam \rtc|sr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N6
cyclone_lcell \rtc|c_second0|Add0~2 (
// Equation(s):
// \rtc|c_second0|Add0~2_combout  = (\rtc|c_second0|q [2] $ (((\rtc|c_second0|q [1] & \rtc|c_second0|q [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_second0|q [1]),
	.datac(\rtc|c_second0|q [0]),
	.datad(\rtc|c_second0|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second0|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|Add0~2 .lut_mask = "3fc0";
defparam \rtc|c_second0|Add0~2 .operation_mode = "normal";
defparam \rtc|c_second0|Add0~2 .output_mode = "comb_only";
defparam \rtc|c_second0|Add0~2 .register_cascade_mode = "off";
defparam \rtc|c_second0|Add0~2 .sum_lutc_input = "datac";
defparam \rtc|c_second0|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N2
cyclone_lcell \rtc|c_second0|q[2] (
// Equation(s):
// \rtc|c_second0|q [2] = DFFEAS((\rtc|load  & (((\rtc|sr [5])))) # (!\rtc|load  & (!\rtc|c_second0|co~0_combout  & ((\rtc|c_second0|Add0~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second0|co~0_combout ),
	.datab(\rtc|sr [5]),
	.datac(\rtc|c_second0|Add0~2_combout ),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second0|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|q[2] .lut_mask = "cc50";
defparam \rtc|c_second0|q[2] .operation_mode = "normal";
defparam \rtc|c_second0|q[2] .output_mode = "reg_only";
defparam \rtc|c_second0|q[2] .register_cascade_mode = "off";
defparam \rtc|c_second0|q[2] .sum_lutc_input = "datac";
defparam \rtc|c_second0|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N4
cyclone_lcell \rtc|c_second0|Add0~0 (
// Equation(s):
// \rtc|c_second0|Add0~0_combout  = \rtc|c_second0|q [3] $ (((\rtc|c_second0|q [2] & (\rtc|c_second0|q [1] & \rtc|c_second0|q [0]))))

	.clk(gnd),
	.dataa(\rtc|c_second0|q [2]),
	.datab(\rtc|c_second0|q [1]),
	.datac(\rtc|c_second0|q [0]),
	.datad(\rtc|c_second0|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|Add0~0 .lut_mask = "7f80";
defparam \rtc|c_second0|Add0~0 .operation_mode = "normal";
defparam \rtc|c_second0|Add0~0 .output_mode = "comb_only";
defparam \rtc|c_second0|Add0~0 .register_cascade_mode = "off";
defparam \rtc|c_second0|Add0~0 .sum_lutc_input = "datac";
defparam \rtc|c_second0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N6
cyclone_lcell \rtc|c_second0|q[3] (
// Equation(s):
// \rtc|c_second0|q [3] = DFFEAS((\rtc|load  & (((\rtc|sr [6])))) # (!\rtc|load  & (!\rtc|c_second0|co~0_combout  & (\rtc|c_second0|Add0~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second0|co~0_combout ),
	.datab(\rtc|c_second0|Add0~0_combout ),
	.datac(\rtc|sr [6]),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second0|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|q[3] .lut_mask = "f044";
defparam \rtc|c_second0|q[3] .operation_mode = "normal";
defparam \rtc|c_second0|q[3] .output_mode = "reg_only";
defparam \rtc|c_second0|q[3] .register_cascade_mode = "off";
defparam \rtc|c_second0|q[3] .sum_lutc_input = "datac";
defparam \rtc|c_second0|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N8
cyclone_lcell \rtc|c_second0|co~0 (
// Equation(s):
// \rtc|c_second0|co~0_combout  = ((\rtc|c_second0|q [0] & (!\rtc|Equal5~7_combout  & \rtc|c_second0|q [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtc|c_second0|q [0]),
	.datac(\rtc|Equal5~7_combout ),
	.datad(\rtc|c_second0|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtc|c_second0|co~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|co~0 .lut_mask = "0c00";
defparam \rtc|c_second0|co~0 .operation_mode = "normal";
defparam \rtc|c_second0|co~0 .output_mode = "comb_only";
defparam \rtc|c_second0|co~0 .register_cascade_mode = "off";
defparam \rtc|c_second0|co~0 .sum_lutc_input = "datac";
defparam \rtc|c_second0|co~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N4
cyclone_lcell \rtc|c_second0|q[0] (
// Equation(s):
// \rtc|c_second0|q [0] = DFFEAS((\rtc|load  & (((\rtc|sr [3])))) # (!\rtc|load  & (!\rtc|c_second0|co~0_combout  & ((!\rtc|c_second0|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|c_second0|q[3]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second0|co~0_combout ),
	.datab(\rtc|sr [3]),
	.datac(\rtc|c_second0|q [0]),
	.datad(\rtc|load ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|c_second0|q[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|c_second0|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|c_second0|q[0] .lut_mask = "cc05";
defparam \rtc|c_second0|q[0] .operation_mode = "normal";
defparam \rtc|c_second0|q[0] .output_mode = "reg_only";
defparam \rtc|c_second0|q[0] .register_cascade_mode = "off";
defparam \rtc|c_second0|q[0] .sum_lutc_input = "datac";
defparam \rtc|c_second0|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N9
cyclone_lcell \rtc|sr[0] (
// Equation(s):
// \rtc|sr [0] = DFFEAS((\rtc|cclk1~regout  & (\rtc|c_second0|q [0])) # (!\rtc|cclk1~regout  & ((\cclk~regout  & ((\rtc|sr [1]))) # (!\cclk~regout  & (\rtc|c_second0|q [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \rtc|sr[9]~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\rtc|c_second0|q [0]),
	.datab(\rtc|cclk1~regout ),
	.datac(\cclk~regout ),
	.datad(\rtc|sr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc|sr[9]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rtc|sr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtc|sr[0] .lut_mask = "ba8a";
defparam \rtc|sr[0] .operation_mode = "normal";
defparam \rtc|sr[0] .output_mode = "reg_only";
defparam \rtc|sr[0] .register_cascade_mode = "off";
defparam \rtc|sr[0] .sum_lutc_input = "datac";
defparam \rtc|sr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N3
cyclone_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\rtc|sr [0]) # ((\Z80|selal[2]~7_combout  & ((\Z80|Mux16~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux16~2_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux16~2_combout ),
	.datab(\Z80|Mux16~1_combout ),
	.datac(\rtc|sr [0]),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "fcfa";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y12_N8
cyclone_lcell \input_data[4] (
// Equation(s):
// input_data[4] = DFFEAS(((\Z80|Mux17~3_combout  & ((\Mux3~0_combout ))) # (!\Z80|Mux17~3_combout  & (!\ukp|keyboard|altsyncram_component|auto_generated|q_b [4]))) # (!\Equal1~5_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux17~3_combout ),
	.datab(\ukp|keyboard|altsyncram_component|auto_generated|q_b [4]),
	.datac(\Mux3~0_combout ),
	.datad(\Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(input_data[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \input_data[4] .lut_mask = "b1ff";
defparam \input_data[4] .operation_mode = "normal";
defparam \input_data[4] .output_mode = "reg_only";
defparam \input_data[4] .register_cascade_mode = "off";
defparam \input_data[4] .sum_lutc_input = "datac";
defparam \input_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y15_N1
cyclone_lcell \Z80|Decoder1~12 (
// Equation(s):
// \Z80|Decoder1~12_combout  = ((\Z80|i[5]~1  & (!\Z80|i[4]~6  & !\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[4]~6 ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~12 .lut_mask = "000c";
defparam \Z80|Decoder1~12 .operation_mode = "normal";
defparam \Z80|Decoder1~12 .output_mode = "comb_only";
defparam \Z80|Decoder1~12 .register_cascade_mode = "off";
defparam \Z80|Decoder1~12 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N5
cyclone_lcell \Z80|alu|b1~10 (
// Equation(s):
// \Z80|alu|b1~10_combout  = (\Z80|sub~combout  $ (((!\Z80|i_daa~combout  & \Z80|Mux27~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|sub~combout ),
	.datac(\Z80|i_daa~combout ),
	.datad(\Z80|Mux27~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1~10 .lut_mask = "c3cc";
defparam \Z80|alu|b1~10 .operation_mode = "normal";
defparam \Z80|alu|b1~10 .output_mode = "comb_only";
defparam \Z80|alu|b1~10 .register_cascade_mode = "off";
defparam \Z80|alu|b1~10 .sum_lutc_input = "datac";
defparam \Z80|alu|b1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y17_N6
cyclone_lcell \Z80|alu|b1[4]~11 (
// Equation(s):
// \Z80|alu|b1[4]~11_combout  = (\Z80|Decoder1~12_combout  & ((\Z80|alu|b1[0]~0_combout ) # ((!\Z80|res~0_combout  & \Z80|alu|b1~10_combout )))) # (!\Z80|Decoder1~12_combout  & (((\Z80|alu|b1~10_combout ))))

	.clk(gnd),
	.dataa(\Z80|Decoder1~12_combout ),
	.datab(\Z80|alu|b1[0]~0_combout ),
	.datac(\Z80|res~0_combout ),
	.datad(\Z80|alu|b1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|alu|b1[4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|alu|b1[4]~11 .lut_mask = "df88";
defparam \Z80|alu|b1[4]~11 .operation_mode = "normal";
defparam \Z80|alu|b1[4]~11 .output_mode = "comb_only";
defparam \Z80|alu|b1[4]~11 .register_cascade_mode = "off";
defparam \Z80|alu|b1[4]~11 .sum_lutc_input = "datac";
defparam \Z80|alu|b1[4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N5
cyclone_lcell \Z80|Mux0~0 (
// Equation(s):
// \Z80|Mux0~0_combout  = (\Z80|self [0] & (((\Z80|reg_f|q[7]~1 ) # (\Z80|self[1]~0_combout )))) # (!\Z80|self [0] & (\Z80|Mux24~9_combout  & ((!\Z80|self[1]~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|self [0]),
	.datab(\Z80|Mux24~9_combout ),
	.datac(\Z80|reg_f|q[7]~1 ),
	.datad(\Z80|self[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux0~0 .lut_mask = "aae4";
defparam \Z80|Mux0~0 .operation_mode = "normal";
defparam \Z80|Mux0~0 .output_mode = "comb_only";
defparam \Z80|Mux0~0 .register_cascade_mode = "off";
defparam \Z80|Mux0~0 .sum_lutc_input = "datac";
defparam \Z80|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N6
cyclone_lcell \Z80|Mux0~1 (
// Equation(s):
// \Z80|Mux0~1_combout  = (\Z80|self[1]~0_combout  & ((\Z80|Mux0~0_combout  & ((\Z80|reg_r|q[3]~COMBOUT ))) # (!\Z80|Mux0~0_combout  & (\Z80|reg_data|q [3])))) # (!\Z80|self[1]~0_combout  & (((\Z80|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_data|q [3]),
	.datab(\Z80|reg_r|q[3]~COMBOUT ),
	.datac(\Z80|self[1]~0_combout ),
	.datad(\Z80|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux0~1 .lut_mask = "cfa0";
defparam \Z80|Mux0~1 .operation_mode = "normal";
defparam \Z80|Mux0~1 .output_mode = "comb_only";
defparam \Z80|Mux0~1 .register_cascade_mode = "off";
defparam \Z80|Mux0~1 .sum_lutc_input = "datac";
defparam \Z80|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N1
cyclone_lcell \crtc|seq[1]~2 (
// Equation(s):
// \crtc|seq[1]~2_combout  = ((\crtc|Equal1~1_combout  & (\Z80|Mux7~1  $ (!\Z80|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux7~1 ),
	.datab(\Z80|Mux0~1_combout ),
	.datac(vcc),
	.datad(\crtc|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[1]~2 .lut_mask = "9900";
defparam \crtc|seq[1]~2 .operation_mode = "normal";
defparam \crtc|seq[1]~2 .output_mode = "comb_only";
defparam \crtc|seq[1]~2 .register_cascade_mode = "off";
defparam \crtc|seq[1]~2 .sum_lutc_input = "datac";
defparam \crtc|seq[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N0
cyclone_lcell \crtc|seq[2]~1 (
// Equation(s):
// \crtc|seq[2]~1_combout  = (\crtc|seq [2] & ((\crtc|seq [0]) # ((\Z80|Mux23~3_combout ) # (!\comb~1_combout ))))

	.clk(gnd),
	.dataa(\crtc|seq [0]),
	.datab(\crtc|seq [2]),
	.datac(\Z80|Mux23~3_combout ),
	.datad(\comb~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|seq[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[2]~1 .lut_mask = "c8cc";
defparam \crtc|seq[2]~1 .operation_mode = "normal";
defparam \crtc|seq[2]~1 .output_mode = "comb_only";
defparam \crtc|seq[2]~1 .register_cascade_mode = "off";
defparam \crtc|seq[2]~1 .sum_lutc_input = "datac";
defparam \crtc|seq[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N4
cyclone_lcell \crtc|seq[2] (
// Equation(s):
// \crtc|seq [2] = DFFEAS((\crtc|seq[2]~1_combout ) # ((\crtc|seq[1]~2_combout  & (\Z80|Mux23~3_combout  & \comb~1_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|seq[1]~2_combout ),
	.datab(\Z80|Mux23~3_combout ),
	.datac(\comb~1_combout ),
	.datad(\crtc|seq[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|seq [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|seq[2] .lut_mask = "ff80";
defparam \crtc|seq[2] .operation_mode = "normal";
defparam \crtc|seq[2] .output_mode = "reg_only";
defparam \crtc|seq[2] .register_cascade_mode = "off";
defparam \crtc|seq[2] .sum_lutc_input = "datac";
defparam \crtc|seq[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N4
cyclone_lcell \crtc|lpc[3]~0 (
// Equation(s):
// \crtc|lpc[3]~0_combout  = ((!\crtc|seq [2] & ((\crtc|xcurs[6]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|seq [2]),
	.datac(vcc),
	.datad(\crtc|xcurs[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|lpc[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|lpc[3]~0 .lut_mask = "3300";
defparam \crtc|lpc[3]~0 .operation_mode = "normal";
defparam \crtc|lpc[3]~0 .output_mode = "comb_only";
defparam \crtc|lpc[3]~0 .register_cascade_mode = "off";
defparam \crtc|lpc[3]~0 .sum_lutc_input = "datac";
defparam \crtc|lpc[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N3
cyclone_lcell \crtc|lpc[0] (
// Equation(s):
// \crtc|lpc [0] = DFFEAS((((!\Z80|Mux7~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|lpc[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|Mux7~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|lpc[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|lpc [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|lpc[0] .lut_mask = "0f0f";
defparam \crtc|lpc[0] .operation_mode = "normal";
defparam \crtc|lpc[0] .output_mode = "reg_only";
defparam \crtc|lpc[0] .register_cascade_mode = "off";
defparam \crtc|lpc[0] .sum_lutc_input = "datac";
defparam \crtc|lpc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N0
cyclone_lcell \crtc|Add3~0 (
// Equation(s):
// \crtc|Add3~0_combout  = ((!\crtc|hcnt [0]))
// \crtc|Add3~2  = CARRY(((\crtc|hcnt [0])))
// \crtc|Add3~2COUT1_54  = CARRY(((\crtc|hcnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|hcnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~2 ),
	.cout1(\crtc|Add3~2COUT1_54 ));
// synopsys translate_off
defparam \crtc|Add3~0 .lut_mask = "33cc";
defparam \crtc|Add3~0 .operation_mode = "arithmetic";
defparam \crtc|Add3~0 .output_mode = "comb_only";
defparam \crtc|Add3~0 .register_cascade_mode = "off";
defparam \crtc|Add3~0 .sum_lutc_input = "datac";
defparam \crtc|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N1
cyclone_lcell \crtc|Add3~5 (
// Equation(s):
// \crtc|Add3~5_combout  = \crtc|hcnt [1] $ ((((\crtc|Add3~2 ))))
// \crtc|Add3~7  = CARRY(((!\crtc|Add3~2 )) # (!\crtc|hcnt [1]))
// \crtc|Add3~7COUT1_56  = CARRY(((!\crtc|Add3~2COUT1_54 )) # (!\crtc|hcnt [1]))

	.clk(gnd),
	.dataa(\crtc|hcnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add3~2 ),
	.cin1(\crtc|Add3~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~7 ),
	.cout1(\crtc|Add3~7COUT1_56 ));
// synopsys translate_off
defparam \crtc|Add3~5 .cin0_used = "true";
defparam \crtc|Add3~5 .cin1_used = "true";
defparam \crtc|Add3~5 .lut_mask = "5a5f";
defparam \crtc|Add3~5 .operation_mode = "arithmetic";
defparam \crtc|Add3~5 .output_mode = "comb_only";
defparam \crtc|Add3~5 .register_cascade_mode = "off";
defparam \crtc|Add3~5 .sum_lutc_input = "cin";
defparam \crtc|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N2
cyclone_lcell \crtc|Add3~30 (
// Equation(s):
// \crtc|Add3~30_combout  = (\crtc|hcnt [2] $ ((!\crtc|Add3~7 )))
// \crtc|Add3~32  = CARRY(((\crtc|hcnt [2] & !\crtc|Add3~7 )))
// \crtc|Add3~32COUT1_58  = CARRY(((\crtc|hcnt [2] & !\crtc|Add3~7COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|hcnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add3~7 ),
	.cin1(\crtc|Add3~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~32 ),
	.cout1(\crtc|Add3~32COUT1_58 ));
// synopsys translate_off
defparam \crtc|Add3~30 .cin0_used = "true";
defparam \crtc|Add3~30 .cin1_used = "true";
defparam \crtc|Add3~30 .lut_mask = "c30c";
defparam \crtc|Add3~30 .operation_mode = "arithmetic";
defparam \crtc|Add3~30 .output_mode = "comb_only";
defparam \crtc|Add3~30 .register_cascade_mode = "off";
defparam \crtc|Add3~30 .sum_lutc_input = "cin";
defparam \crtc|Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N3
cyclone_lcell \crtc|Add3~10 (
// Equation(s):
// \crtc|Add3~10_combout  = \crtc|hcnt [3] $ ((((\crtc|Add3~32 ))))
// \crtc|Add3~12  = CARRY(((!\crtc|Add3~32 )) # (!\crtc|hcnt [3]))
// \crtc|Add3~12COUT1_60  = CARRY(((!\crtc|Add3~32COUT1_58 )) # (!\crtc|hcnt [3]))

	.clk(gnd),
	.dataa(\crtc|hcnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add3~32 ),
	.cin1(\crtc|Add3~32COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~12 ),
	.cout1(\crtc|Add3~12COUT1_60 ));
// synopsys translate_off
defparam \crtc|Add3~10 .cin0_used = "true";
defparam \crtc|Add3~10 .cin1_used = "true";
defparam \crtc|Add3~10 .lut_mask = "5a5f";
defparam \crtc|Add3~10 .operation_mode = "arithmetic";
defparam \crtc|Add3~10 .output_mode = "comb_only";
defparam \crtc|Add3~10 .register_cascade_mode = "off";
defparam \crtc|Add3~10 .sum_lutc_input = "cin";
defparam \crtc|Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y16_N5
cyclone_lcell \crtc|Equal15~2 (
// Equation(s):
// \crtc|Equal15~2_combout  = ((\crtc|Equal15~0_combout  & (\crtc|Equal15~1  & \crtc|dotcnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|Equal15~0_combout ),
	.datac(\crtc|Equal15~1 ),
	.datad(\crtc|dotcnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal15~2 .lut_mask = "c000";
defparam \crtc|Equal15~2 .operation_mode = "normal";
defparam \crtc|Equal15~2 .output_mode = "comb_only";
defparam \crtc|Equal15~2 .register_cascade_mode = "off";
defparam \crtc|Equal15~2 .sum_lutc_input = "datac";
defparam \crtc|Equal15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N9
cyclone_lcell \crtc|hcnt[3] (
// Equation(s):
// \crtc|Equal7~0  = (!\crtc|hcnt [4] & (!\crtc|hcnt [6] & (!D1_hcnt[3] & !\crtc|hcnt [7])))
// \crtc|hcnt [3] = DFFEAS(\crtc|Equal7~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , \crtc|Add3~10_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|hcnt [4]),
	.datab(\crtc|hcnt [6]),
	.datac(\crtc|Add3~10_combout ),
	.datad(\crtc|hcnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal7~0 ),
	.regout(\crtc|hcnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[3] .lut_mask = "0001";
defparam \crtc|hcnt[3] .operation_mode = "normal";
defparam \crtc|hcnt[3] .output_mode = "reg_and_comb";
defparam \crtc|hcnt[3] .register_cascade_mode = "off";
defparam \crtc|hcnt[3] .sum_lutc_input = "qfbk";
defparam \crtc|hcnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y11_N9
cyclone_lcell \crtc|hcnt[0] (
// Equation(s):
// \crtc|Equal7~1  = ((\crtc|hcnt [2] & (D1_hcnt[0] & \crtc|Equal7~0 )))
// \crtc|hcnt [0] = DFFEAS(\crtc|Equal7~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , \crtc|Add3~0_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|hcnt [2]),
	.datac(\crtc|Add3~0_combout ),
	.datad(\crtc|Equal7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal7~1 ),
	.regout(\crtc|hcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[0] .lut_mask = "c000";
defparam \crtc|hcnt[0] .operation_mode = "normal";
defparam \crtc|hcnt[0] .output_mode = "reg_and_comb";
defparam \crtc|hcnt[0] .register_cascade_mode = "off";
defparam \crtc|hcnt[0] .sum_lutc_input = "qfbk";
defparam \crtc|hcnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y11_N5
cyclone_lcell \crtc|Add3~35 (
// Equation(s):
// \crtc|Add3~35_combout  = (\crtc|hcnt [5] $ ((\crtc|Add3~17 )))
// \crtc|Add3~37  = CARRY(((!\crtc|Add3~17 ) # (!\crtc|hcnt [5])))
// \crtc|Add3~37COUT1_62  = CARRY(((!\crtc|Add3~17 ) # (!\crtc|hcnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|hcnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add3~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~37 ),
	.cout1(\crtc|Add3~37COUT1_62 ));
// synopsys translate_off
defparam \crtc|Add3~35 .cin_used = "true";
defparam \crtc|Add3~35 .lut_mask = "3c3f";
defparam \crtc|Add3~35 .operation_mode = "arithmetic";
defparam \crtc|Add3~35 .output_mode = "comb_only";
defparam \crtc|Add3~35 .register_cascade_mode = "off";
defparam \crtc|Add3~35 .sum_lutc_input = "cin";
defparam \crtc|Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N6
cyclone_lcell \crtc|Add3~20 (
// Equation(s):
// \crtc|Add3~20_combout  = (\crtc|hcnt [6] $ ((!(!\crtc|Add3~17  & \crtc|Add3~37 ) # (\crtc|Add3~17  & \crtc|Add3~37COUT1_62 ))))
// \crtc|Add3~22  = CARRY(((\crtc|hcnt [6] & !\crtc|Add3~37 )))
// \crtc|Add3~22COUT1_64  = CARRY(((\crtc|hcnt [6] & !\crtc|Add3~37COUT1_62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|hcnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add3~17 ),
	.cin0(\crtc|Add3~37 ),
	.cin1(\crtc|Add3~37COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~20_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~22 ),
	.cout1(\crtc|Add3~22COUT1_64 ));
// synopsys translate_off
defparam \crtc|Add3~20 .cin0_used = "true";
defparam \crtc|Add3~20 .cin1_used = "true";
defparam \crtc|Add3~20 .cin_used = "true";
defparam \crtc|Add3~20 .lut_mask = "c30c";
defparam \crtc|Add3~20 .operation_mode = "arithmetic";
defparam \crtc|Add3~20 .output_mode = "comb_only";
defparam \crtc|Add3~20 .register_cascade_mode = "off";
defparam \crtc|Add3~20 .sum_lutc_input = "cin";
defparam \crtc|Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N7
cyclone_lcell \crtc|Add3~25 (
// Equation(s):
// \crtc|Add3~25_combout  = (\crtc|hcnt [7] $ (((!\crtc|Add3~17  & \crtc|Add3~22 ) # (\crtc|Add3~17  & \crtc|Add3~22COUT1_64 ))))
// \crtc|Add3~27  = CARRY(((!\crtc|Add3~22 ) # (!\crtc|hcnt [7])))
// \crtc|Add3~27COUT1_66  = CARRY(((!\crtc|Add3~22COUT1_64 ) # (!\crtc|hcnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|hcnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add3~17 ),
	.cin0(\crtc|Add3~22 ),
	.cin1(\crtc|Add3~22COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\crtc|Add3~27 ),
	.cout1(\crtc|Add3~27COUT1_66 ));
// synopsys translate_off
defparam \crtc|Add3~25 .cin0_used = "true";
defparam \crtc|Add3~25 .cin1_used = "true";
defparam \crtc|Add3~25 .cin_used = "true";
defparam \crtc|Add3~25 .lut_mask = "3c3f";
defparam \crtc|Add3~25 .operation_mode = "arithmetic";
defparam \crtc|Add3~25 .output_mode = "comb_only";
defparam \crtc|Add3~25 .register_cascade_mode = "off";
defparam \crtc|Add3~25 .sum_lutc_input = "cin";
defparam \crtc|Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N8
cyclone_lcell \crtc|Add3~40 (
// Equation(s):
// \crtc|Add3~40_combout  = (\crtc|hcnt [8] $ ((!(!\crtc|Add3~17  & \crtc|Add3~27 ) # (\crtc|Add3~17  & \crtc|Add3~27COUT1_66 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|hcnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|Add3~17 ),
	.cin0(\crtc|Add3~27 ),
	.cin1(\crtc|Add3~27COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Add3~40 .cin0_used = "true";
defparam \crtc|Add3~40 .cin1_used = "true";
defparam \crtc|Add3~40 .cin_used = "true";
defparam \crtc|Add3~40 .lut_mask = "c3c3";
defparam \crtc|Add3~40 .operation_mode = "normal";
defparam \crtc|Add3~40 .output_mode = "comb_only";
defparam \crtc|Add3~40 .register_cascade_mode = "off";
defparam \crtc|Add3~40 .sum_lutc_input = "cin";
defparam \crtc|Add3~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y11_N0
cyclone_lcell \crtc|hcnt[8] (
// Equation(s):
// \crtc|hcnt [8] = DFFEAS(((!\crtc|Equal7~2_combout  & ((\crtc|Add3~40_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|Equal7~2_combout ),
	.datac(vcc),
	.datad(\crtc|Add3~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|hcnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[8] .lut_mask = "3300";
defparam \crtc|hcnt[8] .operation_mode = "normal";
defparam \crtc|hcnt[8] .output_mode = "reg_only";
defparam \crtc|hcnt[8] .register_cascade_mode = "off";
defparam \crtc|hcnt[8] .sum_lutc_input = "datac";
defparam \crtc|hcnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y11_N5
cyclone_lcell \crtc|Equal7~2 (
// Equation(s):
// \crtc|Equal7~2_combout  = (!\crtc|hcnt [5] & (!\crtc|hcnt [1] & (\crtc|Equal7~1  & \crtc|hcnt [8])))

	.clk(gnd),
	.dataa(\crtc|hcnt [5]),
	.datab(\crtc|hcnt [1]),
	.datac(\crtc|Equal7~1 ),
	.datad(\crtc|hcnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal7~2 .lut_mask = "1000";
defparam \crtc|Equal7~2 .operation_mode = "normal";
defparam \crtc|Equal7~2 .output_mode = "comb_only";
defparam \crtc|Equal7~2 .register_cascade_mode = "off";
defparam \crtc|Equal7~2 .sum_lutc_input = "datac";
defparam \crtc|Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y11_N8
cyclone_lcell \crtc|hcnt[1] (
// Equation(s):
// \crtc|hcnt [1] = DFFEAS(((!\crtc|Equal7~2_combout  & ((\crtc|Add3~5_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|Equal7~2_combout ),
	.datac(vcc),
	.datad(\crtc|Add3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|hcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[1] .lut_mask = "3300";
defparam \crtc|hcnt[1] .operation_mode = "normal";
defparam \crtc|hcnt[1] .output_mode = "reg_only";
defparam \crtc|hcnt[1] .register_cascade_mode = "off";
defparam \crtc|hcnt[1] .sum_lutc_input = "datac";
defparam \crtc|hcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y12_N2
cyclone_lcell \crtc|hcnt[2] (
// Equation(s):
// \crtc|hcnt [2] = DFFEAS((((\crtc|Add3~30_combout  & !\crtc|Equal7~2_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|Add3~30_combout ),
	.datad(\crtc|Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|hcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[2] .lut_mask = "00f0";
defparam \crtc|hcnt[2] .operation_mode = "normal";
defparam \crtc|hcnt[2] .output_mode = "reg_only";
defparam \crtc|hcnt[2] .register_cascade_mode = "off";
defparam \crtc|hcnt[2] .sum_lutc_input = "datac";
defparam \crtc|hcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y11_N4
cyclone_lcell \crtc|Add3~15 (
// Equation(s):
// \crtc|Add3~15_combout  = \crtc|hcnt [4] $ ((((!\crtc|Add3~12 ))))
// \crtc|Add3~17  = CARRY((\crtc|hcnt [4] & ((!\crtc|Add3~12COUT1_60 ))))

	.clk(gnd),
	.dataa(\crtc|hcnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|Add3~12 ),
	.cin1(\crtc|Add3~12COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add3~15_combout ),
	.regout(),
	.cout(\crtc|Add3~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Add3~15 .cin0_used = "true";
defparam \crtc|Add3~15 .cin1_used = "true";
defparam \crtc|Add3~15 .lut_mask = "a50a";
defparam \crtc|Add3~15 .operation_mode = "arithmetic";
defparam \crtc|Add3~15 .output_mode = "comb_only";
defparam \crtc|Add3~15 .register_cascade_mode = "off";
defparam \crtc|Add3~15 .sum_lutc_input = "cin";
defparam \crtc|Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y16_N8
cyclone_lcell \crtc|hcnt[6] (
// Equation(s):
// \crtc|hcnt [6] = DFFEAS((((\crtc|Add3~20_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|Add3~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|hcnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[6] .lut_mask = "f0f0";
defparam \crtc|hcnt[6] .operation_mode = "normal";
defparam \crtc|hcnt[6] .output_mode = "reg_only";
defparam \crtc|hcnt[6] .register_cascade_mode = "off";
defparam \crtc|hcnt[6] .sum_lutc_input = "datac";
defparam \crtc|hcnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y11_N2
cyclone_lcell \crtc|hcnt[5] (
// Equation(s):
// \crtc|vvalid~1  = (!\crtc|hcnt [6] & (((!\crtc|hcnt [4] & !\crtc|hcnt [3])) # (!D1_hcnt[5])))
// \crtc|hcnt [5] = DFFEAS(\crtc|vvalid~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , \crtc|Add3~35_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|hcnt [4]),
	.datab(\crtc|hcnt [3]),
	.datac(\crtc|Add3~35_combout ),
	.datad(\crtc|hcnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|vvalid~1 ),
	.regout(\crtc|hcnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[5] .lut_mask = "001f";
defparam \crtc|hcnt[5] .operation_mode = "normal";
defparam \crtc|hcnt[5] .output_mode = "reg_and_comb";
defparam \crtc|hcnt[5] .register_cascade_mode = "off";
defparam \crtc|hcnt[5] .sum_lutc_input = "qfbk";
defparam \crtc|hcnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y11_N3
cyclone_lcell \crtc|hcnt[4] (
// Equation(s):
// \crtc|vvalid~0  = (\crtc|hcnt [5] & (((D1_hcnt[4] & \crtc|hcnt [6]))))
// \crtc|hcnt [4] = DFFEAS(\crtc|vvalid~0 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , \crtc|Add3~15_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|hcnt [5]),
	.datab(vcc),
	.datac(\crtc|Add3~15_combout ),
	.datad(\crtc|hcnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|vvalid~0 ),
	.regout(\crtc|hcnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[4] .lut_mask = "a000";
defparam \crtc|hcnt[4] .operation_mode = "normal";
defparam \crtc|hcnt[4] .output_mode = "reg_and_comb";
defparam \crtc|hcnt[4] .register_cascade_mode = "off";
defparam \crtc|hcnt[4] .sum_lutc_input = "qfbk";
defparam \crtc|hcnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y11_N7
cyclone_lcell \crtc|hcnt[7] (
// Equation(s):
// \crtc|chcnt~4  = ((D1_hcnt[7] & ((!\crtc|vvalid~0 ))) # (!D1_hcnt[7] & (!\crtc|vvalid~1 )))
// \crtc|hcnt [7] = DFFEAS(\crtc|chcnt~4 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , \crtc|Add3~25_combout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|vvalid~1 ),
	.datab(vcc),
	.datac(\crtc|Add3~25_combout ),
	.datad(\crtc|vvalid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chcnt~4 ),
	.regout(\crtc|hcnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hcnt[7] .lut_mask = "05f5";
defparam \crtc|hcnt[7] .operation_mode = "normal";
defparam \crtc|hcnt[7] .output_mode = "reg_and_comb";
defparam \crtc|hcnt[7] .register_cascade_mode = "off";
defparam \crtc|hcnt[7] .sum_lutc_input = "qfbk";
defparam \crtc|hcnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y11_N6
cyclone_lcell \crtc|vvalid~2 (
// Equation(s):
// \crtc|vvalid~2_combout  = (\crtc|hcnt [8]) # ((\crtc|hcnt [7] & (\crtc|vvalid~0 )) # (!\crtc|hcnt [7] & ((\crtc|vvalid~1 ))))

	.clk(gnd),
	.dataa(\crtc|hcnt [7]),
	.datab(\crtc|vvalid~0 ),
	.datac(\crtc|vvalid~1 ),
	.datad(\crtc|hcnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|vvalid~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|vvalid~2 .lut_mask = "ffd8";
defparam \crtc|vvalid~2 .operation_mode = "normal";
defparam \crtc|vvalid~2 .output_mode = "comb_only";
defparam \crtc|vvalid~2 .register_cascade_mode = "off";
defparam \crtc|vvalid~2 .sum_lutc_input = "datac";
defparam \crtc|vvalid~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N1
cyclone_lcell \crtc|chcnt[2]~10 (
// Equation(s):
// \crtc|chcnt[2]~10_combout  = (\crtc|Equal15~1  & (!\crtc|Equal7~2_combout  & (\crtc|dotcnt [7] & \crtc|Equal15~0_combout )))

	.clk(gnd),
	.dataa(\crtc|Equal15~1 ),
	.datab(\crtc|Equal7~2_combout ),
	.datac(\crtc|dotcnt [7]),
	.datad(\crtc|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chcnt[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chcnt[2]~10 .lut_mask = "2000";
defparam \crtc|chcnt[2]~10 .operation_mode = "normal";
defparam \crtc|chcnt[2]~10 .output_mode = "comb_only";
defparam \crtc|chcnt[2]~10 .register_cascade_mode = "off";
defparam \crtc|chcnt[2]~10 .sum_lutc_input = "datac";
defparam \crtc|chcnt[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N6
cyclone_lcell \crtc|chcnt[0] (
// Equation(s):
// \crtc|chcnt [0] = DFFEAS((!\crtc|chcnt [0] & (!\crtc|vvalid~2_combout  & (!\crtc|Equal0~2 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|chcnt[2]~10_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chcnt [0]),
	.datab(\crtc|vvalid~2_combout ),
	.datac(\crtc|Equal0~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chcnt[2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chcnt[0] .lut_mask = "0101";
defparam \crtc|chcnt[0] .operation_mode = "normal";
defparam \crtc|chcnt[0] .output_mode = "reg_only";
defparam \crtc|chcnt[0] .register_cascade_mode = "off";
defparam \crtc|chcnt[0] .sum_lutc_input = "datac";
defparam \crtc|chcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N7
cyclone_lcell \crtc|Equal0~1 (
// Equation(s):
// \crtc|Equal0~1_combout  = ((\crtc|lpc [0] $ (!\crtc|chcnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|lpc [0]),
	.datad(\crtc|chcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal0~1 .lut_mask = "f00f";
defparam \crtc|Equal0~1 .operation_mode = "normal";
defparam \crtc|Equal0~1 .output_mode = "comb_only";
defparam \crtc|Equal0~1 .register_cascade_mode = "off";
defparam \crtc|Equal0~1 .sum_lutc_input = "datac";
defparam \crtc|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N4
cyclone_lcell \crtc|chcnt~5 (
// Equation(s):
// \crtc|chcnt~5_combout  = (!\crtc|Equal0~2  & (!\crtc|hcnt [8] & (\crtc|chcnt~4 )))

	.clk(gnd),
	.dataa(\crtc|Equal0~2 ),
	.datab(\crtc|hcnt [8]),
	.datac(\crtc|chcnt~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chcnt~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chcnt~5 .lut_mask = "1010";
defparam \crtc|chcnt~5 .operation_mode = "normal";
defparam \crtc|chcnt~5 .output_mode = "comb_only";
defparam \crtc|chcnt~5 .register_cascade_mode = "off";
defparam \crtc|chcnt~5 .sum_lutc_input = "datac";
defparam \crtc|chcnt~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N0
cyclone_lcell \crtc|chcnt[1] (
// Equation(s):
// \crtc|chcnt [1] = DFFEAS(((\crtc|chcnt~5_combout  & (\crtc|chcnt [1] $ (\crtc|chcnt [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|chcnt[2]~10_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|chcnt [1]),
	.datac(\crtc|chcnt~5_combout ),
	.datad(\crtc|chcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chcnt[2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chcnt[1] .lut_mask = "30c0";
defparam \crtc|chcnt[1] .operation_mode = "normal";
defparam \crtc|chcnt[1] .output_mode = "reg_only";
defparam \crtc|chcnt[1] .register_cascade_mode = "off";
defparam \crtc|chcnt[1] .sum_lutc_input = "datac";
defparam \crtc|chcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N8
cyclone_lcell \crtc|chcnt[2] (
// Equation(s):
// \crtc|chcnt [2] = DFFEAS((\crtc|chcnt~5_combout  & (\crtc|chcnt [2] $ (((\crtc|chcnt [0] & \crtc|chcnt [1]))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|chcnt[2]~10_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chcnt [0]),
	.datab(\crtc|chcnt [1]),
	.datac(\crtc|chcnt [2]),
	.datad(\crtc|chcnt~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chcnt[2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chcnt[2] .lut_mask = "7800";
defparam \crtc|chcnt[2] .operation_mode = "normal";
defparam \crtc|chcnt[2] .output_mode = "reg_only";
defparam \crtc|chcnt[2] .register_cascade_mode = "off";
defparam \crtc|chcnt[2] .sum_lutc_input = "datac";
defparam \crtc|chcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N1
cyclone_lcell \crtc|Add2~0 (
// Equation(s):
// \crtc|Add2~0_combout  = ((\crtc|chcnt [1] & ((\crtc|chcnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|chcnt [1]),
	.datac(vcc),
	.datad(\crtc|chcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Add2~0 .lut_mask = "cc00";
defparam \crtc|Add2~0 .operation_mode = "normal";
defparam \crtc|Add2~0 .output_mode = "comb_only";
defparam \crtc|Add2~0 .register_cascade_mode = "off";
defparam \crtc|Add2~0 .sum_lutc_input = "datac";
defparam \crtc|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N2
cyclone_lcell \crtc|chcnt[3] (
// Equation(s):
// \crtc|chcnt [3] = DFFEAS((\crtc|chcnt~5_combout  & (\crtc|chcnt [3] $ (((\crtc|chcnt [2] & \crtc|Add2~0_combout ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|chcnt[2]~10_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chcnt [3]),
	.datab(\crtc|chcnt~5_combout ),
	.datac(\crtc|chcnt [2]),
	.datad(\crtc|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chcnt[2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chcnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chcnt[3] .lut_mask = "4888";
defparam \crtc|chcnt[3] .operation_mode = "normal";
defparam \crtc|chcnt[3] .output_mode = "reg_only";
defparam \crtc|chcnt[3] .register_cascade_mode = "off";
defparam \crtc|chcnt[3] .sum_lutc_input = "datac";
defparam \crtc|chcnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y21_N7
cyclone_lcell \crtc|lpc[3] (
// Equation(s):
// \crtc|lpc [3] = DFFEAS((((!\Z80|Mux4~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|lpc[3]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|lpc[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|lpc [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|lpc[3] .lut_mask = "00ff";
defparam \crtc|lpc[3] .operation_mode = "normal";
defparam \crtc|lpc[3] .output_mode = "reg_only";
defparam \crtc|lpc[3] .register_cascade_mode = "off";
defparam \crtc|lpc[3] .sum_lutc_input = "datac";
defparam \crtc|lpc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y14_N5
cyclone_lcell \crtc|lpc[2] (
// Equation(s):
// \crtc|Equal0~0  = (\crtc|chcnt [3] & (!\crtc|lpc [3] & (\crtc|chcnt [2] $ (!D1_lpc[2])))) # (!\crtc|chcnt [3] & (\crtc|lpc [3] & (\crtc|chcnt [2] $ (!D1_lpc[2]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chcnt [3]),
	.datab(\crtc|chcnt [2]),
	.datac(\Z80|Mux5~1 ),
	.datad(\crtc|lpc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|lpc[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal0~0 ),
	.regout(\crtc|lpc [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|lpc[2] .lut_mask = "4182";
defparam \crtc|lpc[2] .operation_mode = "normal";
defparam \crtc|lpc[2] .output_mode = "comb_only";
defparam \crtc|lpc[2] .register_cascade_mode = "off";
defparam \crtc|lpc[2] .sum_lutc_input = "qfbk";
defparam \crtc|lpc[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y14_N9
cyclone_lcell \crtc|lpc[1] (
// Equation(s):
// \crtc|Equal0~2  = (!\crtc|Equal0~1_combout  & (\crtc|Equal0~0  & (D1_lpc[1] $ (!\crtc|chcnt [1]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal0~1_combout ),
	.datab(\crtc|Equal0~0 ),
	.datac(\Z80|Mux6~1 ),
	.datad(\crtc|chcnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|lpc[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal0~2 ),
	.regout(\crtc|lpc [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|lpc[1] .lut_mask = "4004";
defparam \crtc|lpc[1] .operation_mode = "normal";
defparam \crtc|lpc[1] .output_mode = "comb_only";
defparam \crtc|lpc[1] .register_cascade_mode = "off";
defparam \crtc|lpc[1] .sum_lutc_input = "qfbk";
defparam \crtc|lpc[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y13_N0
cyclone_lcell \crtc|always2~1 (
// Equation(s):
// \crtc|always2~1_combout  = (!\crtc|dotcnt [2] & (!\crtc|dotcnt [3] & (\crtc|dotcnt [6] & !\crtc|dotcnt [0])))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|dotcnt [3]),
	.datac(\crtc|dotcnt [6]),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always2~1 .lut_mask = "0010";
defparam \crtc|always2~1 .operation_mode = "normal";
defparam \crtc|always2~1 .output_mode = "comb_only";
defparam \crtc|always2~1 .register_cascade_mode = "off";
defparam \crtc|always2~1 .sum_lutc_input = "datac";
defparam \crtc|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N7
cyclone_lcell \crtc|always2~2 (
// Equation(s):
// \crtc|always2~2_combout  = (\crtc|Equal15~0_combout  & (!\crtc|state.00~regout  & (!\crtc|dotcnt [7] & \crtc|always2~1_combout )))

	.clk(gnd),
	.dataa(\crtc|Equal15~0_combout ),
	.datab(\crtc|state.00~regout ),
	.datac(\crtc|dotcnt [7]),
	.datad(\crtc|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always2~2 .lut_mask = "0200";
defparam \crtc|always2~2 .operation_mode = "normal";
defparam \crtc|always2~2 .output_mode = "comb_only";
defparam \crtc|always2~2 .register_cascade_mode = "off";
defparam \crtc|always2~2 .sum_lutc_input = "datac";
defparam \crtc|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y11_N1
cyclone_lcell \crtc|Equal16~0 (
// Equation(s):
// \crtc|Equal16~0_combout  = (\crtc|hcnt [5] & (\crtc|hcnt [1] & (\crtc|Equal7~1  & !\crtc|hcnt [8])))

	.clk(gnd),
	.dataa(\crtc|hcnt [5]),
	.datab(\crtc|hcnt [1]),
	.datac(\crtc|Equal7~1 ),
	.datad(\crtc|hcnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal16~0 .lut_mask = "0080";
defparam \crtc|Equal16~0 .operation_mode = "normal";
defparam \crtc|Equal16~0 .output_mode = "comb_only";
defparam \crtc|Equal16~0 .register_cascade_mode = "off";
defparam \crtc|Equal16~0 .sum_lutc_input = "datac";
defparam \crtc|Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y15_N8
cyclone_lcell \crtc|dma_dst_adr[0]~14 (
// Equation(s):
// \crtc|dma_dst_adr[0]~14_combout  = (\crtc|state.11~regout ) # ((\crtc|always2~2_combout  & ((\crtc|Equal0~2 ) # (\crtc|Equal16~0_combout ))))

	.clk(gnd),
	.dataa(\crtc|Equal0~2 ),
	.datab(\crtc|always2~2_combout ),
	.datac(\crtc|Equal16~0_combout ),
	.datad(\crtc|state.11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|dma_dst_adr[0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_dst_adr[0]~14 .lut_mask = "ffc8";
defparam \crtc|dma_dst_adr[0]~14 .operation_mode = "normal";
defparam \crtc|dma_dst_adr[0]~14 .output_mode = "comb_only";
defparam \crtc|dma_dst_adr[0]~14 .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[0]~14 .sum_lutc_input = "datac";
defparam \crtc|dma_dst_adr[0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y15_N1
cyclone_lcell \crtc|dma_dst_adr[0] (
// Equation(s):
// \crtc|dma_dst_adr [0] = DFFEAS((!\crtc|dma_dst_adr [0]), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , !\crtc|state.11~regout , )
// \crtc|dma_dst_adr[0]~3  = CARRY((\crtc|dma_dst_adr [0]))
// \crtc|dma_dst_adr[0]~3COUT1_22  = CARRY((\crtc|dma_dst_adr [0]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_dst_adr [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [0]),
	.cout(),
	.cout0(\crtc|dma_dst_adr[0]~3 ),
	.cout1(\crtc|dma_dst_adr[0]~3COUT1_22 ));
// synopsys translate_off
defparam \crtc|dma_dst_adr[0] .lut_mask = "55aa";
defparam \crtc|dma_dst_adr[0] .operation_mode = "arithmetic";
defparam \crtc|dma_dst_adr[0] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[0] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[0] .sum_lutc_input = "datac";
defparam \crtc|dma_dst_adr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N2
cyclone_lcell \crtc|dma_dst_adr[1] (
// Equation(s):
// \crtc|dma_dst_adr [1] = DFFEAS(\crtc|dma_dst_adr [1] $ ((((\crtc|dma_dst_adr[0]~3 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , !\crtc|state.11~regout , )
// \crtc|dma_dst_adr[1]~5  = CARRY(((!\crtc|dma_dst_adr[0]~3 )) # (!\crtc|dma_dst_adr [1]))
// \crtc|dma_dst_adr[1]~5COUT1_24  = CARRY(((!\crtc|dma_dst_adr[0]~3COUT1_22 )) # (!\crtc|dma_dst_adr [1]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_dst_adr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(gnd),
	.cin0(\crtc|dma_dst_adr[0]~3 ),
	.cin1(\crtc|dma_dst_adr[0]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [1]),
	.cout(),
	.cout0(\crtc|dma_dst_adr[1]~5 ),
	.cout1(\crtc|dma_dst_adr[1]~5COUT1_24 ));
// synopsys translate_off
defparam \crtc|dma_dst_adr[1] .cin0_used = "true";
defparam \crtc|dma_dst_adr[1] .cin1_used = "true";
defparam \crtc|dma_dst_adr[1] .lut_mask = "5a5f";
defparam \crtc|dma_dst_adr[1] .operation_mode = "arithmetic";
defparam \crtc|dma_dst_adr[1] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[1] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[1] .sum_lutc_input = "cin";
defparam \crtc|dma_dst_adr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N3
cyclone_lcell \crtc|dma_dst_adr[2] (
// Equation(s):
// \crtc|dma_dst_adr [2] = DFFEAS((\crtc|dma_dst_adr [2] $ ((!\crtc|dma_dst_adr[1]~5 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , !\crtc|state.11~regout , )
// \crtc|dma_dst_adr[2]~7  = CARRY(((\crtc|dma_dst_adr [2] & !\crtc|dma_dst_adr[1]~5 )))
// \crtc|dma_dst_adr[2]~7COUT1_26  = CARRY(((\crtc|dma_dst_adr [2] & !\crtc|dma_dst_adr[1]~5COUT1_24 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_dst_adr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(gnd),
	.cin0(\crtc|dma_dst_adr[1]~5 ),
	.cin1(\crtc|dma_dst_adr[1]~5COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [2]),
	.cout(),
	.cout0(\crtc|dma_dst_adr[2]~7 ),
	.cout1(\crtc|dma_dst_adr[2]~7COUT1_26 ));
// synopsys translate_off
defparam \crtc|dma_dst_adr[2] .cin0_used = "true";
defparam \crtc|dma_dst_adr[2] .cin1_used = "true";
defparam \crtc|dma_dst_adr[2] .lut_mask = "c30c";
defparam \crtc|dma_dst_adr[2] .operation_mode = "arithmetic";
defparam \crtc|dma_dst_adr[2] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[2] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[2] .sum_lutc_input = "cin";
defparam \crtc|dma_dst_adr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N4
cyclone_lcell \crtc|dma_dst_adr[3] (
// Equation(s):
// \crtc|dma_dst_adr [3] = DFFEAS((\crtc|dma_dst_adr [3] $ ((\crtc|dma_dst_adr[2]~7 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , !\crtc|state.11~regout , )
// \crtc|dma_dst_adr[3]~1  = CARRY(((!\crtc|dma_dst_adr[2]~7COUT1_26 ) # (!\crtc|dma_dst_adr [3])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_dst_adr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(gnd),
	.cin0(\crtc|dma_dst_adr[2]~7 ),
	.cin1(\crtc|dma_dst_adr[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [3]),
	.cout(\crtc|dma_dst_adr[3]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_dst_adr[3] .cin0_used = "true";
defparam \crtc|dma_dst_adr[3] .cin1_used = "true";
defparam \crtc|dma_dst_adr[3] .lut_mask = "3c3f";
defparam \crtc|dma_dst_adr[3] .operation_mode = "arithmetic";
defparam \crtc|dma_dst_adr[3] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[3] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[3] .sum_lutc_input = "cin";
defparam \crtc|dma_dst_adr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N0
cyclone_lcell \crtc|state~11 (
// Equation(s):
// \crtc|state~11_combout  = ((\crtc|dma_dst_adr [3]) # ((!\crtc|dma_dst_adr [2]) # (!\crtc|dma_dst_adr [1]))) # (!\crtc|dma_dst_adr [0])

	.clk(gnd),
	.dataa(\crtc|dma_dst_adr [0]),
	.datab(\crtc|dma_dst_adr [3]),
	.datac(\crtc|dma_dst_adr [1]),
	.datad(\crtc|dma_dst_adr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|state~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state~11 .lut_mask = "dfff";
defparam \crtc|state~11 .operation_mode = "normal";
defparam \crtc|state~11 .output_mode = "comb_only";
defparam \crtc|state~11 .register_cascade_mode = "off";
defparam \crtc|state~11 .sum_lutc_input = "datac";
defparam \crtc|state~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y15_N5
cyclone_lcell \crtc|dma_dst_adr[4] (
// Equation(s):
// \crtc|dma_dst_adr [4] = DFFEAS((\crtc|dma_dst_adr [4] $ ((!\crtc|dma_dst_adr[3]~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , !\crtc|state.11~regout , )
// \crtc|dma_dst_adr[4]~9  = CARRY(((\crtc|dma_dst_adr [4] & !\crtc|dma_dst_adr[3]~1 )))
// \crtc|dma_dst_adr[4]~9COUT1_28  = CARRY(((\crtc|dma_dst_adr [4] & !\crtc|dma_dst_adr[3]~1 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_dst_adr [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(\crtc|dma_dst_adr[3]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [4]),
	.cout(),
	.cout0(\crtc|dma_dst_adr[4]~9 ),
	.cout1(\crtc|dma_dst_adr[4]~9COUT1_28 ));
// synopsys translate_off
defparam \crtc|dma_dst_adr[4] .cin_used = "true";
defparam \crtc|dma_dst_adr[4] .lut_mask = "c30c";
defparam \crtc|dma_dst_adr[4] .operation_mode = "arithmetic";
defparam \crtc|dma_dst_adr[4] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[4] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[4] .sum_lutc_input = "cin";
defparam \crtc|dma_dst_adr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N6
cyclone_lcell \crtc|dma_dst_adr[5] (
// Equation(s):
// \crtc|dma_dst_adr [5] = DFFEAS(\crtc|dma_dst_adr [5] $ (((((!\crtc|dma_dst_adr[3]~1  & \crtc|dma_dst_adr[4]~9 ) # (\crtc|dma_dst_adr[3]~1  & \crtc|dma_dst_adr[4]~9COUT1_28 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , 
// !\crtc|state.11~regout , )
// \crtc|dma_dst_adr[5]~11  = CARRY(((!\crtc|dma_dst_adr[4]~9 )) # (!\crtc|dma_dst_adr [5]))
// \crtc|dma_dst_adr[5]~11COUT1_30  = CARRY(((!\crtc|dma_dst_adr[4]~9COUT1_28 )) # (!\crtc|dma_dst_adr [5]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_dst_adr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(\crtc|dma_dst_adr[3]~1 ),
	.cin0(\crtc|dma_dst_adr[4]~9 ),
	.cin1(\crtc|dma_dst_adr[4]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [5]),
	.cout(),
	.cout0(\crtc|dma_dst_adr[5]~11 ),
	.cout1(\crtc|dma_dst_adr[5]~11COUT1_30 ));
// synopsys translate_off
defparam \crtc|dma_dst_adr[5] .cin0_used = "true";
defparam \crtc|dma_dst_adr[5] .cin1_used = "true";
defparam \crtc|dma_dst_adr[5] .cin_used = "true";
defparam \crtc|dma_dst_adr[5] .lut_mask = "5a5f";
defparam \crtc|dma_dst_adr[5] .operation_mode = "arithmetic";
defparam \crtc|dma_dst_adr[5] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[5] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[5] .sum_lutc_input = "cin";
defparam \crtc|dma_dst_adr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N7
cyclone_lcell \crtc|dma_dst_adr[6] (
// Equation(s):
// \crtc|dma_dst_adr [6] = DFFEAS(\crtc|dma_dst_adr [6] $ ((((!(!\crtc|dma_dst_adr[3]~1  & \crtc|dma_dst_adr[5]~11 ) # (\crtc|dma_dst_adr[3]~1  & \crtc|dma_dst_adr[5]~11COUT1_30 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_dst_adr[0]~14_combout , , , 
// !\crtc|state.11~regout , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_dst_adr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\crtc|state.11~regout ),
	.sload(gnd),
	.ena(\crtc|dma_dst_adr[0]~14_combout ),
	.cin(\crtc|dma_dst_adr[3]~1 ),
	.cin0(\crtc|dma_dst_adr[5]~11 ),
	.cin1(\crtc|dma_dst_adr[5]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_dst_adr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_dst_adr[6] .cin0_used = "true";
defparam \crtc|dma_dst_adr[6] .cin1_used = "true";
defparam \crtc|dma_dst_adr[6] .cin_used = "true";
defparam \crtc|dma_dst_adr[6] .lut_mask = "a5a5";
defparam \crtc|dma_dst_adr[6] .operation_mode = "normal";
defparam \crtc|dma_dst_adr[6] .output_mode = "reg_only";
defparam \crtc|dma_dst_adr[6] .register_cascade_mode = "off";
defparam \crtc|dma_dst_adr[6] .sum_lutc_input = "cin";
defparam \crtc|dma_dst_adr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y15_N9
cyclone_lcell \crtc|state~12 (
// Equation(s):
// \crtc|state~12_combout  = (\crtc|state~11_combout ) # (((!\crtc|dma_dst_adr [4]) # (!\crtc|dma_dst_adr [6])) # (!\crtc|dma_dst_adr [5]))

	.clk(gnd),
	.dataa(\crtc|state~11_combout ),
	.datab(\crtc|dma_dst_adr [5]),
	.datac(\crtc|dma_dst_adr [6]),
	.datad(\crtc|dma_dst_adr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|state~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state~12 .lut_mask = "bfff";
defparam \crtc|state~12 .operation_mode = "normal";
defparam \crtc|state~12 .output_mode = "comb_only";
defparam \crtc|state~12 .register_cascade_mode = "off";
defparam \crtc|state~12 .sum_lutc_input = "datac";
defparam \crtc|state~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N8
cyclone_lcell \crtc|state.11 (
// Equation(s):
// \crtc|state~16  = (((!D1_state.11 & !\crtc|state.10~regout )))
// \crtc|state.11~regout  = DFFEAS(\crtc|state~16 , GLOBAL(\I_CLK_21M~combout ), VCC, , , \crtc|state.10~regout , , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|state.10~regout ),
	.datad(\crtc|state.10~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|state~16 ),
	.regout(\crtc|state.11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state.11 .lut_mask = "000f";
defparam \crtc|state.11 .operation_mode = "normal";
defparam \crtc|state.11 .output_mode = "reg_and_comb";
defparam \crtc|state.11 .register_cascade_mode = "off";
defparam \crtc|state.11 .sum_lutc_input = "qfbk";
defparam \crtc|state.11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y16_N9
cyclone_lcell \crtc|state~13 (
// Equation(s):
// \crtc|state~13_combout  = (!\crtc|always2~3_combout  & (((!\crtc|Equal0~2  & !\crtc|Equal16~0_combout )) # (!\crtc|always2~2_combout )))

	.clk(gnd),
	.dataa(\crtc|always2~3_combout ),
	.datab(\crtc|Equal0~2 ),
	.datac(\crtc|Equal16~0_combout ),
	.datad(\crtc|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|state~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state~13 .lut_mask = "0155";
defparam \crtc|state~13 .operation_mode = "normal";
defparam \crtc|state~13 .output_mode = "comb_only";
defparam \crtc|state~13 .register_cascade_mode = "off";
defparam \crtc|state~13 .sum_lutc_input = "datac";
defparam \crtc|state~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N2
cyclone_lcell \crtc|state.01 (
// Equation(s):
// \crtc|state.01~regout  = DFFEAS((\crtc|state~16  & ((\crtc|state~13_combout  & ((\crtc|state.01~regout ))) # (!\crtc|state~13_combout  & ((!\crtc|state.01~regout ) # (!\Z80|seq|busack~regout ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|state~16 ),
	.datab(\crtc|state~13_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\crtc|state.01~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|state.01~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state.01 .lut_mask = "8a22";
defparam \crtc|state.01 .operation_mode = "normal";
defparam \crtc|state.01 .output_mode = "reg_only";
defparam \crtc|state.01 .register_cascade_mode = "off";
defparam \crtc|state.01 .sum_lutc_input = "datac";
defparam \crtc|state.01 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N3
cyclone_lcell \crtc|always2~3 (
// Equation(s):
// \crtc|always2~3_combout  = (((\Z80|seq|busack~regout  & \crtc|state.01~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|seq|busack~regout ),
	.datad(\crtc|state.01~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always2~3 .lut_mask = "f000";
defparam \crtc|always2~3 .operation_mode = "normal";
defparam \crtc|always2~3 .output_mode = "comb_only";
defparam \crtc|always2~3 .register_cascade_mode = "off";
defparam \crtc|always2~3 .sum_lutc_input = "datac";
defparam \crtc|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N0
cyclone_lcell \crtc|state.10 (
// Equation(s):
// \crtc|state.10~regout  = DFFEAS((\crtc|state.11~regout  & (\crtc|state~12_combout )) # (!\crtc|state.11~regout  & (((\crtc|always2~3_combout  & !\crtc|state.10~regout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|state~12_combout ),
	.datab(\crtc|always2~3_combout ),
	.datac(\crtc|state.10~regout ),
	.datad(\crtc|state.11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|state.10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state.10 .lut_mask = "aa0c";
defparam \crtc|state.10 .operation_mode = "normal";
defparam \crtc|state.10 .output_mode = "reg_only";
defparam \crtc|state.10 .register_cascade_mode = "off";
defparam \crtc|state.10 .sum_lutc_input = "datac";
defparam \crtc|state.10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N5
cyclone_lcell \crtc|state.00 (
// Equation(s):
// \crtc|state.00~regout  = DFFEAS((\crtc|state.11~regout  & (((\crtc|state~12_combout )))) # (!\crtc|state.11~regout  & ((\crtc|state.00~regout ) # ((!\crtc|state~13_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|state.11~regout ),
	.datab(\crtc|state.00~regout ),
	.datac(\crtc|state~12_combout ),
	.datad(\crtc|state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|state.00~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|state.00 .lut_mask = "e4f5";
defparam \crtc|state.00 .operation_mode = "normal";
defparam \crtc|state.00 .output_mode = "reg_only";
defparam \crtc|state.00 .register_cascade_mode = "off";
defparam \crtc|state.00 .sum_lutc_input = "datac";
defparam \crtc|state.00 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y15_N9
cyclone_lcell \crtc|busreq (
// Equation(s):
// \Z80|seq|busack~0  = ((D1_busreq & ((\reset1~regout ) # (!\reset2~regout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\reset1~regout ),
	.datac(\crtc|state.00~regout ),
	.datad(\reset2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|busack~0 ),
	.regout(\crtc|busreq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|busreq .lut_mask = "c0f0";
defparam \crtc|busreq .operation_mode = "normal";
defparam \crtc|busreq .output_mode = "comb_only";
defparam \crtc|busreq .register_cascade_mode = "off";
defparam \crtc|busreq .sum_lutc_input = "qfbk";
defparam \crtc|busreq .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y11_N8
cyclone_lcell \Z80|seq|busack (
// Equation(s):
// \Z80|seq|busack~regout  = DFFEAS((\Z80|seq|busack~0  & ((\Z80|seq|busack~regout ) # ((!\waitreq~1_combout  & \Z80|seq|always0~12_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|busack~0 ),
	.datab(\waitreq~1_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|seq|always0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|busack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|busack .lut_mask = "a2a0";
defparam \Z80|seq|busack .operation_mode = "normal";
defparam \Z80|seq|busack .output_mode = "reg_only";
defparam \Z80|seq|busack .register_cascade_mode = "off";
defparam \Z80|seq|busack .sum_lutc_input = "datac";
defparam \Z80|seq|busack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N6
cyclone_lcell reset(
// Equation(s):
// \reset~combout  = ((\reset2~regout  & (!\reset1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reset2~regout ),
	.datac(\reset1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reset~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam reset.lut_mask = "0c0c";
defparam reset.operation_mode = "normal";
defparam reset.output_mode = "comb_only";
defparam reset.register_cascade_mode = "off";
defparam reset.sum_lutc_input = "datac";
defparam reset.synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N7
cyclone_lcell \Z80|seq|state~10 (
// Equation(s):
// \Z80|seq|state~10_combout  = (\Z80|seq|always0~6_combout  & ((\Z80|seq|state [2]) # ((!\Z80|seq|always0~4_combout ) # (!\Z80|seq|always0~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|always0~1_combout ),
	.datac(\Z80|seq|always0~6_combout ),
	.datad(\Z80|seq|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~10 .lut_mask = "b0f0";
defparam \Z80|seq|state~10 .operation_mode = "normal";
defparam \Z80|seq|state~10 .output_mode = "comb_only";
defparam \Z80|seq|state~10 .register_cascade_mode = "off";
defparam \Z80|seq|state~10 .sum_lutc_input = "datac";
defparam \Z80|seq|state~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y14_N1
cyclone_lcell \Z80|seq|state~11 (
// Equation(s):
// \Z80|seq|state~11_combout  = (!\Z80|imm2~3_combout  & (((\Z80|seq|state [2]) # (!\Z80|mw1~0_combout )) # (!\Z80|seq|always0~4_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|always0~4_combout ),
	.datab(\Z80|imm2~3_combout ),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|mw1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~11 .lut_mask = "3133";
defparam \Z80|seq|state~11 .operation_mode = "normal";
defparam \Z80|seq|state~11 .output_mode = "comb_only";
defparam \Z80|seq|state~11 .register_cascade_mode = "off";
defparam \Z80|seq|state~11 .sum_lutc_input = "datac";
defparam \Z80|seq|state~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N7
cyclone_lcell \Z80|seq|state~59 (
// Equation(s):
// \Z80|seq|state~59_combout  = (\Z80|seq|Equal13~1_combout  & ((\Z80|seq|ifd~regout ) # ((\Z80|seq|idd~regout )))) # (!\Z80|seq|Equal13~1_combout  & (((\Z80|seq|state [2]))))

	.clk(gnd),
	.dataa(\Z80|seq|ifd~regout ),
	.datab(\Z80|seq|idd~regout ),
	.datac(\Z80|seq|Equal13~1_combout ),
	.datad(\Z80|seq|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~59 .lut_mask = "efe0";
defparam \Z80|seq|state~59 .operation_mode = "normal";
defparam \Z80|seq|state~59 .output_mode = "comb_only";
defparam \Z80|seq|state~59 .register_cascade_mode = "off";
defparam \Z80|seq|state~59 .sum_lutc_input = "datac";
defparam \Z80|seq|state~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N2
cyclone_lcell \Z80|seq|state~12 (
// Equation(s):
// \Z80|seq|state~12_combout  = (\Z80|i_in~combout ) # (((\Z80|seq|state~59_combout  & !\Z80|seq|Equal15~0_combout )))

	.clk(gnd),
	.dataa(\Z80|i_in~combout ),
	.datab(vcc),
	.datac(\Z80|seq|state~59_combout ),
	.datad(\Z80|seq|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~12 .lut_mask = "aafa";
defparam \Z80|seq|state~12 .operation_mode = "normal";
defparam \Z80|seq|state~12 .output_mode = "comb_only";
defparam \Z80|seq|state~12 .register_cascade_mode = "off";
defparam \Z80|seq|state~12 .sum_lutc_input = "datac";
defparam \Z80|seq|state~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N8
cyclone_lcell \Z80|seq|state~14 (
// Equation(s):
// \Z80|seq|state~14_combout  = (\Z80|disp~combout ) # ((\Z80|seq|always0~6_combout  & ((\Z80|seq|state~12_combout ) # (!\Z80|seq|state~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state~13_combout ),
	.datab(\Z80|seq|always0~6_combout ),
	.datac(\Z80|disp~combout ),
	.datad(\Z80|seq|state~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~14 .lut_mask = "fcf4";
defparam \Z80|seq|state~14 .operation_mode = "normal";
defparam \Z80|seq|state~14 .output_mode = "comb_only";
defparam \Z80|seq|state~14 .register_cascade_mode = "off";
defparam \Z80|seq|state~14 .sum_lutc_input = "datac";
defparam \Z80|seq|state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N9
cyclone_lcell \Z80|seq|state~15 (
// Equation(s):
// \Z80|seq|state~15_combout  = (\Z80|seq|state [0] & (\Z80|seq|state [1])) # (!\Z80|seq|state [0] & ((\Z80|seq|state [1] & (\Z80|seq|state~11_combout )) # (!\Z80|seq|state [1] & ((\Z80|seq|state~14_combout )))))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state~11_combout ),
	.datad(\Z80|seq|state~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~15 .lut_mask = "d9c8";
defparam \Z80|seq|state~15 .operation_mode = "normal";
defparam \Z80|seq|state~15 .output_mode = "comb_only";
defparam \Z80|seq|state~15 .register_cascade_mode = "off";
defparam \Z80|seq|state~15 .sum_lutc_input = "datac";
defparam \Z80|seq|state~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N6
cyclone_lcell \Z80|seq|state~16 (
// Equation(s):
// \Z80|seq|state~16_combout  = (\Z80|seq|state [0] & ((\Z80|seq|state~15_combout  & (!\Z80|seq|state~13_combout )) # (!\Z80|seq|state~15_combout  & ((\Z80|seq|state~10_combout ))))) # (!\Z80|seq|state [0] & (((\Z80|seq|state~15_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state~13_combout ),
	.datac(\Z80|seq|state~10_combout ),
	.datad(\Z80|seq|state~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~16 .lut_mask = "77a0";
defparam \Z80|seq|state~16 .operation_mode = "normal";
defparam \Z80|seq|state~16 .output_mode = "comb_only";
defparam \Z80|seq|state~16 .register_cascade_mode = "off";
defparam \Z80|seq|state~16 .sum_lutc_input = "datac";
defparam \Z80|seq|state~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N7
cyclone_lcell \Z80|seq|state~17 (
// Equation(s):
// \Z80|seq|state~17_combout  = (!\Z80|seq|state [3] & (!\Z80|seq|state [2] & ((\Z80|seq|state~16_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [2]),
	.datac(vcc),
	.datad(\Z80|seq|state~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~17 .lut_mask = "1100";
defparam \Z80|seq|state~17 .operation_mode = "normal";
defparam \Z80|seq|state~17 .output_mode = "comb_only";
defparam \Z80|seq|state~17 .register_cascade_mode = "off";
defparam \Z80|seq|state~17 .sum_lutc_input = "datac";
defparam \Z80|seq|state~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N5
cyclone_lcell \Z80|seq|state~9 (
// Equation(s):
// \Z80|seq|state~9_combout  = (!\Z80|seq|state [0] & (((!\Z80|seq|state [1] & \Z80|seq|state [3]))))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(vcc),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~9 .lut_mask = "0500";
defparam \Z80|seq|state~9 .operation_mode = "normal";
defparam \Z80|seq|state~9 .output_mode = "comb_only";
defparam \Z80|seq|state~9 .register_cascade_mode = "off";
defparam \Z80|seq|state~9 .sum_lutc_input = "datac";
defparam \Z80|seq|state~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N4
cyclone_lcell \Z80|seq|state~6 (
// Equation(s):
// \Z80|seq|state~6_combout  = (!\Z80|seq|icb~regout  & (\Z80|imm1~2_combout  & ((\Z80|imm1~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|icb~regout ),
	.datab(\Z80|imm1~2_combout ),
	.datac(vcc),
	.datad(\Z80|imm1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~6 .lut_mask = "4400";
defparam \Z80|seq|state~6 .operation_mode = "normal";
defparam \Z80|seq|state~6 .output_mode = "comb_only";
defparam \Z80|seq|state~6 .register_cascade_mode = "off";
defparam \Z80|seq|state~6 .sum_lutc_input = "datac";
defparam \Z80|seq|state~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N6
cyclone_lcell \Z80|seq|state~8 (
// Equation(s):
// \Z80|seq|state~8_combout  = (\Z80|seq|state [2] & (((\Z80|seq|state~6_combout ) # (!\Z80|seq|state [1])) # (!\Z80|seq|state~7_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|state~7_combout ),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~8 .lut_mask = "cc4c";
defparam \Z80|seq|state~8 .operation_mode = "normal";
defparam \Z80|seq|state~8 .output_mode = "comb_only";
defparam \Z80|seq|state~8 .register_cascade_mode = "off";
defparam \Z80|seq|state~8 .sum_lutc_input = "datac";
defparam \Z80|seq|state~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N7
cyclone_lcell \Z80|seq|state~58 (
// Equation(s):
// \Z80|seq|state~58_combout  = ((!\waitreq~1_combout  & (!\Z80|seq|busack~regout  & !\Z80|seq|always0~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\waitreq~1_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|seq|always0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~58 .lut_mask = "0003";
defparam \Z80|seq|state~58 .operation_mode = "normal";
defparam \Z80|seq|state~58 .output_mode = "comb_only";
defparam \Z80|seq|state~58 .register_cascade_mode = "off";
defparam \Z80|seq|state~58 .sum_lutc_input = "datac";
defparam \Z80|seq|state~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N8
cyclone_lcell \Z80|seq|state~18 (
// Equation(s):
// \Z80|seq|state~18_combout  = (\Z80|seq|state~58_combout  & ((\Z80|seq|state~17_combout ) # ((\Z80|seq|state~9_combout ) # (\Z80|seq|state~8_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state~17_combout ),
	.datab(\Z80|seq|state~9_combout ),
	.datac(\Z80|seq|state~8_combout ),
	.datad(\Z80|seq|state~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~18 .lut_mask = "fe00";
defparam \Z80|seq|state~18 .operation_mode = "normal";
defparam \Z80|seq|state~18 .output_mode = "comb_only";
defparam \Z80|seq|state~18 .register_cascade_mode = "off";
defparam \Z80|seq|state~18 .sum_lutc_input = "datac";
defparam \Z80|seq|state~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N5
cyclone_lcell \Z80|seq|state[2] (
// Equation(s):
// \Z80|seq|state [2] = DFFEAS((!\reset~combout  & ((\Z80|seq|state~18_combout ) # ((!\Z80|seq|iff2~0_combout  & \Z80|seq|state [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\reset~combout ),
	.datab(\Z80|seq|iff2~0_combout ),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|seq|state~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state[2] .lut_mask = "5510";
defparam \Z80|seq|state[2] .operation_mode = "normal";
defparam \Z80|seq|state[2] .output_mode = "reg_only";
defparam \Z80|seq|state[2] .register_cascade_mode = "off";
defparam \Z80|seq|state[2] .sum_lutc_input = "datac";
defparam \Z80|seq|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N2
cyclone_lcell \Z80|seq|Equal1~0 (
// Equation(s):
// \Z80|seq|Equal1~0_combout  = ((!\Z80|seq|state [2] & (!\Z80|seq|state [1] & !\Z80|seq|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [1]),
	.datad(\Z80|seq|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal1~0 .lut_mask = "0003";
defparam \Z80|seq|Equal1~0 .operation_mode = "normal";
defparam \Z80|seq|Equal1~0 .output_mode = "comb_only";
defparam \Z80|seq|Equal1~0 .register_cascade_mode = "off";
defparam \Z80|seq|Equal1~0 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N9
cyclone_lcell \Z80|Decoder1~11 (
// Equation(s):
// \Z80|Decoder1~11_combout  = ((!\Z80|i[5]~1  & (\Z80|i[3]~7  & \Z80|i[4]~6 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|i[4]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder1~11 .lut_mask = "3000";
defparam \Z80|Decoder1~11 .operation_mode = "normal";
defparam \Z80|Decoder1~11 .output_mode = "comb_only";
defparam \Z80|Decoder1~11 .register_cascade_mode = "off";
defparam \Z80|Decoder1~11 .sum_lutc_input = "datac";
defparam \Z80|Decoder1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y13_N2
cyclone_lcell \Z80|imm1~1 (
// Equation(s):
// \Z80|imm1~1_combout  = (!\Z80|i_djnz~0_combout  & (((!\Z80|Decoder1~11_combout  & !\Z80|i[5]~1 )) # (!\Z80|always1~4_combout )))

	.clk(gnd),
	.dataa(\Z80|Decoder1~11_combout ),
	.datab(\Z80|i[5]~1 ),
	.datac(\Z80|always1~4_combout ),
	.datad(\Z80|i_djnz~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|imm1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|imm1~1 .lut_mask = "001f";
defparam \Z80|imm1~1 .operation_mode = "normal";
defparam \Z80|imm1~1 .output_mode = "comb_only";
defparam \Z80|imm1~1 .register_cascade_mode = "off";
defparam \Z80|imm1~1 .sum_lutc_input = "datac";
defparam \Z80|imm1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N3
cyclone_lcell \Z80|seq|always0~6 (
// Equation(s):
// \Z80|seq|always0~6_combout  = (\Z80|imm1~1_combout  & (((\Z80|imm1~2_combout  & !\Z80|imm2~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|imm1~1_combout ),
	.datab(vcc),
	.datac(\Z80|imm1~2_combout ),
	.datad(\Z80|imm2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|always0~6 .lut_mask = "00a0";
defparam \Z80|seq|always0~6 .operation_mode = "normal";
defparam \Z80|seq|always0~6 .output_mode = "comb_only";
defparam \Z80|seq|always0~6 .register_cascade_mode = "off";
defparam \Z80|seq|always0~6 .sum_lutc_input = "datac";
defparam \Z80|seq|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N4
cyclone_lcell \Z80|seq|state~40 (
// Equation(s):
// \Z80|seq|state~40_combout  = ((\Z80|seq|always0~6_combout  & (!\Z80|mr2~combout  & \Z80|mr1~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|always0~6_combout ),
	.datac(\Z80|mr2~combout ),
	.datad(\Z80|mr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~40 .lut_mask = "0c00";
defparam \Z80|seq|state~40 .operation_mode = "normal";
defparam \Z80|seq|state~40 .output_mode = "comb_only";
defparam \Z80|seq|state~40 .register_cascade_mode = "off";
defparam \Z80|seq|state~40 .sum_lutc_input = "datac";
defparam \Z80|seq|state~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N7
cyclone_lcell \Z80|seq|state~45 (
// Equation(s):
// \Z80|seq|state~45_combout  = (\Z80|seq|state~40_combout  & (!\Z80|i_in~combout  & ((\Z80|seq|state [3]) # (\Z80|i_out~combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state~40_combout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|i_out~combout ),
	.datad(\Z80|i_in~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~45 .lut_mask = "00a8";
defparam \Z80|seq|state~45 .operation_mode = "normal";
defparam \Z80|seq|state~45 .output_mode = "comb_only";
defparam \Z80|seq|state~45 .register_cascade_mode = "off";
defparam \Z80|seq|state~45 .sum_lutc_input = "datac";
defparam \Z80|seq|state~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N2
cyclone_lcell \Z80|seq|state~47 (
// Equation(s):
// \Z80|seq|state~47_combout  = (!\Z80|disp~combout  & (\Z80|seq|always0~13_combout  & (\Z80|seq|always0~6_combout  & \Z80|seq|always0~1_combout )))

	.clk(gnd),
	.dataa(\Z80|disp~combout ),
	.datab(\Z80|seq|always0~13_combout ),
	.datac(\Z80|seq|always0~6_combout ),
	.datad(\Z80|seq|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~47 .lut_mask = "4000";
defparam \Z80|seq|state~47 .operation_mode = "normal";
defparam \Z80|seq|state~47 .output_mode = "comb_only";
defparam \Z80|seq|state~47 .register_cascade_mode = "off";
defparam \Z80|seq|state~47 .sum_lutc_input = "datac";
defparam \Z80|seq|state~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N3
cyclone_lcell \Z80|seq|state~46 (
// Equation(s):
// \Z80|seq|state~46_combout  = (!\Z80|mr2~combout  & ((\Z80|i_out~combout ) # ((\Z80|seq|state [3]) # (\Z80|seq|always0~13_combout ))))

	.clk(gnd),
	.dataa(\Z80|i_out~combout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|seq|always0~13_combout ),
	.datad(\Z80|mr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~46 .lut_mask = "00fe";
defparam \Z80|seq|state~46 .operation_mode = "normal";
defparam \Z80|seq|state~46 .output_mode = "comb_only";
defparam \Z80|seq|state~46 .register_cascade_mode = "off";
defparam \Z80|seq|state~46 .sum_lutc_input = "datac";
defparam \Z80|seq|state~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N1
cyclone_lcell \Z80|seq|state~48 (
// Equation(s):
// \Z80|seq|state~48_combout  = (\Z80|seq|state [2] & ((\Z80|seq|state [0]) # ((\Z80|seq|state~46_combout )))) # (!\Z80|seq|state [2] & (!\Z80|seq|state [0] & (\Z80|seq|state~47_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state~47_combout ),
	.datad(\Z80|seq|state~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~48 .lut_mask = "ba98";
defparam \Z80|seq|state~48 .operation_mode = "normal";
defparam \Z80|seq|state~48 .output_mode = "comb_only";
defparam \Z80|seq|state~48 .register_cascade_mode = "off";
defparam \Z80|seq|state~48 .sum_lutc_input = "datac";
defparam \Z80|seq|state~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N5
cyclone_lcell \Z80|seq|state~49 (
// Equation(s):
// \Z80|seq|state~49_combout  = (\Z80|seq|state~48_combout  & (((\Z80|seq|always0~13_combout ) # (!\Z80|seq|state [0])))) # (!\Z80|seq|state~48_combout  & (\Z80|seq|state~45_combout  & ((\Z80|seq|state [0]))))

	.clk(gnd),
	.dataa(\Z80|seq|state~45_combout ),
	.datab(\Z80|seq|always0~13_combout ),
	.datac(\Z80|seq|state~48_combout ),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~49 .lut_mask = "caf0";
defparam \Z80|seq|state~49 .operation_mode = "normal";
defparam \Z80|seq|state~49 .output_mode = "comb_only";
defparam \Z80|seq|state~49 .register_cascade_mode = "off";
defparam \Z80|seq|state~49 .sum_lutc_input = "datac";
defparam \Z80|seq|state~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N6
cyclone_lcell \Z80|seq|state~50 (
// Equation(s):
// \Z80|seq|state~50_combout  = ((\Z80|seq|state [3]) # ((!\Z80|seq|state [1] & \Z80|seq|state~49_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|state~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~50 .lut_mask = "f3f0";
defparam \Z80|seq|state~50 .operation_mode = "normal";
defparam \Z80|seq|state~50 .output_mode = "comb_only";
defparam \Z80|seq|state~50 .register_cascade_mode = "off";
defparam \Z80|seq|state~50 .sum_lutc_input = "datac";
defparam \Z80|seq|state~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N4
cyclone_lcell \Z80|seq|state~53 (
// Equation(s):
// \Z80|seq|state~53_combout  = (((!\Z80|i_out~combout  & !\Z80|seq|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Z80|i_out~combout ),
	.datad(\Z80|seq|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~53 .lut_mask = "000f";
defparam \Z80|seq|state~53 .operation_mode = "normal";
defparam \Z80|seq|state~53 .output_mode = "comb_only";
defparam \Z80|seq|state~53 .register_cascade_mode = "off";
defparam \Z80|seq|state~53 .sum_lutc_input = "datac";
defparam \Z80|seq|state~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N9
cyclone_lcell \Z80|seq|state~54 (
// Equation(s):
// \Z80|seq|state~54_combout  = (!\Z80|imm2~3_combout  & (((!\Z80|seq|state~53_combout  & !\Z80|i_in~combout )) # (!\Z80|mw1~0_combout )))

	.clk(gnd),
	.dataa(\Z80|imm2~3_combout ),
	.datab(\Z80|mw1~0_combout ),
	.datac(\Z80|seq|state~53_combout ),
	.datad(\Z80|i_in~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~54 .lut_mask = "1115";
defparam \Z80|seq|state~54 .operation_mode = "normal";
defparam \Z80|seq|state~54 .output_mode = "comb_only";
defparam \Z80|seq|state~54 .register_cascade_mode = "off";
defparam \Z80|seq|state~54 .sum_lutc_input = "datac";
defparam \Z80|seq|state~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N9
cyclone_lcell \Z80|seq|state~52 (
// Equation(s):
// \Z80|seq|state~52_combout  = (\Z80|imm1~1_combout  & (!\Z80|seq|icb~regout  & (\Z80|imm1~2_combout  & \Z80|mr1~1_combout )))

	.clk(gnd),
	.dataa(\Z80|imm1~1_combout ),
	.datab(\Z80|seq|icb~regout ),
	.datac(\Z80|imm1~2_combout ),
	.datad(\Z80|mr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~52 .lut_mask = "2000";
defparam \Z80|seq|state~52 .operation_mode = "normal";
defparam \Z80|seq|state~52 .output_mode = "comb_only";
defparam \Z80|seq|state~52 .register_cascade_mode = "off";
defparam \Z80|seq|state~52 .sum_lutc_input = "datac";
defparam \Z80|seq|state~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N1
cyclone_lcell \Z80|seq|state~55 (
// Equation(s):
// \Z80|seq|state~55_combout  = (\Z80|seq|state [2] & (((\Z80|seq|state~52_combout ) # (\Z80|seq|state [0])))) # (!\Z80|seq|state [2] & (\Z80|seq|state~54_combout  & ((!\Z80|seq|state [0]))))

	.clk(gnd),
	.dataa(\Z80|seq|state~54_combout ),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state~52_combout ),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~55 .lut_mask = "cce2";
defparam \Z80|seq|state~55 .operation_mode = "normal";
defparam \Z80|seq|state~55 .output_mode = "comb_only";
defparam \Z80|seq|state~55 .register_cascade_mode = "off";
defparam \Z80|seq|state~55 .sum_lutc_input = "datac";
defparam \Z80|seq|state~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N6
cyclone_lcell \Z80|seq|state~51 (
// Equation(s):
// \Z80|seq|state~51_combout  = (!\Z80|mr2~combout  & (\Z80|mr1~1_combout  & ((\Z80|mw2~3_combout ) # (!\Z80|mw1~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|mw1~0_combout ),
	.datab(\Z80|mw2~3_combout ),
	.datac(\Z80|mr2~combout ),
	.datad(\Z80|mr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~51 .lut_mask = "0d00";
defparam \Z80|seq|state~51 .operation_mode = "normal";
defparam \Z80|seq|state~51 .output_mode = "comb_only";
defparam \Z80|seq|state~51 .register_cascade_mode = "off";
defparam \Z80|seq|state~51 .sum_lutc_input = "datac";
defparam \Z80|seq|state~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N2
cyclone_lcell \Z80|seq|state~56 (
// Equation(s):
// \Z80|seq|state~56_combout  = (\Z80|seq|state [0] & ((\Z80|seq|state~55_combout  & (!\Z80|mw1~0_combout )) # (!\Z80|seq|state~55_combout  & ((\Z80|seq|state~51_combout ))))) # (!\Z80|seq|state [0] & (((\Z80|seq|state~55_combout ))))

	.clk(gnd),
	.dataa(\Z80|mw1~0_combout ),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state~55_combout ),
	.datad(\Z80|seq|state~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~56 .lut_mask = "7c70";
defparam \Z80|seq|state~56 .operation_mode = "normal";
defparam \Z80|seq|state~56 .output_mode = "comb_only";
defparam \Z80|seq|state~56 .register_cascade_mode = "off";
defparam \Z80|seq|state~56 .sum_lutc_input = "datac";
defparam \Z80|seq|state~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y12_N9
cyclone_lcell \Z80|seq|state[3] (
// Equation(s):
// \Z80|seq|state [3] = DFFEAS((\Z80|seq|idd~3_combout  & ((\Z80|seq|state~50_combout ) # ((\Z80|seq|state [1] & \Z80|seq|state~56_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \Z80|seq|ied~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|state~50_combout ),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state~56_combout ),
	.datad(\Z80|seq|idd~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Z80|seq|ied~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state[3] .lut_mask = "ea00";
defparam \Z80|seq|state[3] .operation_mode = "normal";
defparam \Z80|seq|state[3] .output_mode = "reg_only";
defparam \Z80|seq|state[3] .register_cascade_mode = "off";
defparam \Z80|seq|state[3] .sum_lutc_input = "datac";
defparam \Z80|seq|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N0
cyclone_lcell \Z80|seq|state~23 (
// Equation(s):
// \Z80|seq|state~23_combout  = (\Z80|i_out~combout  & (!\Z80|seq|always0~13_combout  & (!\Z80|seq|state [0] & !\Z80|mr2~combout )))

	.clk(gnd),
	.dataa(\Z80|i_out~combout ),
	.datab(\Z80|seq|always0~13_combout ),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|mr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~23 .lut_mask = "0002";
defparam \Z80|seq|state~23 .operation_mode = "normal";
defparam \Z80|seq|state~23 .output_mode = "comb_only";
defparam \Z80|seq|state~23 .register_cascade_mode = "off";
defparam \Z80|seq|state~23 .sum_lutc_input = "datac";
defparam \Z80|seq|state~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N5
cyclone_lcell \Z80|seq|state~22 (
// Equation(s):
// \Z80|seq|state~22_combout  = ((!\Z80|seq|always0~4_combout  & (\Z80|seq|state [0] & \Z80|seq|always0~1_combout ))) # (!\Z80|seq|always0~6_combout )

	.clk(gnd),
	.dataa(\Z80|seq|always0~4_combout ),
	.datab(\Z80|seq|always0~6_combout ),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|seq|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~22 .lut_mask = "7333";
defparam \Z80|seq|state~22 .operation_mode = "normal";
defparam \Z80|seq|state~22 .output_mode = "comb_only";
defparam \Z80|seq|state~22 .register_cascade_mode = "off";
defparam \Z80|seq|state~22 .sum_lutc_input = "datac";
defparam \Z80|seq|state~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y10_N4
cyclone_lcell \Z80|seq|state~20 (
// Equation(s):
// \Z80|seq|state~20_combout  = (\Z80|i_in~combout ) # ((\Z80|reg_l|q~0_combout  & (\Z80|seq|Equal13~1_combout  & !\Z80|seq|Equal15~0_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_l|q~0_combout ),
	.datab(\Z80|i_in~combout ),
	.datac(\Z80|seq|Equal13~1_combout ),
	.datad(\Z80|seq|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~20 .lut_mask = "ccec";
defparam \Z80|seq|state~20 .operation_mode = "normal";
defparam \Z80|seq|state~20 .output_mode = "comb_only";
defparam \Z80|seq|state~20 .register_cascade_mode = "off";
defparam \Z80|seq|state~20 .sum_lutc_input = "datac";
defparam \Z80|seq|state~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y11_N4
cyclone_lcell \Z80|seq|state~21 (
// Equation(s):
// \Z80|seq|state~21_combout  = (!\Z80|seq|state [0] & ((\Z80|disp~combout ) # ((\Z80|seq|state~13_combout  & \Z80|seq|state~20_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state~13_combout ),
	.datab(\Z80|disp~combout ),
	.datac(\Z80|seq|state~20_combout ),
	.datad(\Z80|seq|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~21 .lut_mask = "00ec";
defparam \Z80|seq|state~21 .operation_mode = "normal";
defparam \Z80|seq|state~21 .output_mode = "comb_only";
defparam \Z80|seq|state~21 .register_cascade_mode = "off";
defparam \Z80|seq|state~21 .sum_lutc_input = "datac";
defparam \Z80|seq|state~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N2
cyclone_lcell \Z80|seq|state~24 (
// Equation(s):
// \Z80|seq|state~24_combout  = (\Z80|seq|state [2] & (\Z80|seq|state~23_combout )) # (!\Z80|seq|state [2] & (((\Z80|seq|state~22_combout ) # (\Z80|seq|state~21_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state [2]),
	.datab(\Z80|seq|state~23_combout ),
	.datac(\Z80|seq|state~22_combout ),
	.datad(\Z80|seq|state~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~24 .lut_mask = "ddd8";
defparam \Z80|seq|state~24 .operation_mode = "normal";
defparam \Z80|seq|state~24 .output_mode = "comb_only";
defparam \Z80|seq|state~24 .register_cascade_mode = "off";
defparam \Z80|seq|state~24 .sum_lutc_input = "datac";
defparam \Z80|seq|state~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N3
cyclone_lcell \Z80|seq|state~25 (
// Equation(s):
// \Z80|seq|state~25_combout  = (!\Z80|seq|state [3] & (!\Z80|seq|state [1] & (\Z80|seq|state~58_combout  & \Z80|seq|state~24_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|state [1]),
	.datac(\Z80|seq|state~58_combout ),
	.datad(\Z80|seq|state~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~25 .lut_mask = "1000";
defparam \Z80|seq|state~25 .operation_mode = "normal";
defparam \Z80|seq|state~25 .output_mode = "comb_only";
defparam \Z80|seq|state~25 .register_cascade_mode = "off";
defparam \Z80|seq|state~25 .sum_lutc_input = "datac";
defparam \Z80|seq|state~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N2
cyclone_lcell \Z80|seq|state~26 (
// Equation(s):
// \Z80|seq|state~26_combout  = ((\Z80|seq|icb~regout ) # ((\Z80|imm1~1_combout  & \Z80|imm1~2_combout )))

	.clk(gnd),
	.dataa(\Z80|imm1~1_combout ),
	.datab(vcc),
	.datac(\Z80|seq|icb~regout ),
	.datad(\Z80|imm1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~26 .lut_mask = "faf0";
defparam \Z80|seq|state~26 .operation_mode = "normal";
defparam \Z80|seq|state~26 .output_mode = "comb_only";
defparam \Z80|seq|state~26 .register_cascade_mode = "off";
defparam \Z80|seq|state~26 .sum_lutc_input = "datac";
defparam \Z80|seq|state~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N2
cyclone_lcell \Z80|seq|state~60 (
// Equation(s):
// \Z80|seq|state~60_combout  = (\Z80|imm2~3_combout ) # ((!\Z80|i_ldblock~combout  & (\Z80|comb~18_combout  & \Z80|comb~41_combout )))

	.clk(gnd),
	.dataa(\Z80|i_ldblock~combout ),
	.datab(\Z80|imm2~3_combout ),
	.datac(\Z80|comb~18_combout ),
	.datad(\Z80|comb~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~60 .lut_mask = "dccc";
defparam \Z80|seq|state~60 .operation_mode = "normal";
defparam \Z80|seq|state~60 .output_mode = "comb_only";
defparam \Z80|seq|state~60 .register_cascade_mode = "off";
defparam \Z80|seq|state~60 .sum_lutc_input = "datac";
defparam \Z80|seq|state~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N8
cyclone_lcell \Z80|seq|state~27 (
// Equation(s):
// \Z80|seq|state~27_combout  = (\Z80|seq|state [0] & (((\Z80|seq|state [2])))) # (!\Z80|seq|state [0] & ((\Z80|seq|state [2] & (!\Z80|seq|state~26_combout )) # (!\Z80|seq|state [2] & ((\Z80|seq|state~60_combout )))))

	.clk(gnd),
	.dataa(\Z80|seq|state~26_combout ),
	.datab(\Z80|seq|state [0]),
	.datac(\Z80|seq|state [2]),
	.datad(\Z80|seq|state~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~27 .lut_mask = "d3d0";
defparam \Z80|seq|state~27 .operation_mode = "normal";
defparam \Z80|seq|state~27 .output_mode = "comb_only";
defparam \Z80|seq|state~27 .register_cascade_mode = "off";
defparam \Z80|seq|state~27 .sum_lutc_input = "datac";
defparam \Z80|seq|state~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N9
cyclone_lcell \Z80|seq|state~28 (
// Equation(s):
// \Z80|seq|state~28_combout  = (\Z80|seq|state [0] & ((\Z80|seq|state~27_combout  & ((\Z80|mw1~0_combout ))) # (!\Z80|seq|state~27_combout  & (\Z80|seq|state~13_combout )))) # (!\Z80|seq|state [0] & (((\Z80|seq|state~27_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|state [0]),
	.datab(\Z80|seq|state~13_combout ),
	.datac(\Z80|seq|state~27_combout ),
	.datad(\Z80|mw1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~28 .lut_mask = "f858";
defparam \Z80|seq|state~28 .operation_mode = "normal";
defparam \Z80|seq|state~28 .output_mode = "comb_only";
defparam \Z80|seq|state~28 .register_cascade_mode = "off";
defparam \Z80|seq|state~28 .sum_lutc_input = "datac";
defparam \Z80|seq|state~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y11_N4
cyclone_lcell \Z80|seq|state~29 (
// Equation(s):
// \Z80|seq|state~29_combout  = ((!\Z80|seq|always0~12_combout  & ((\Z80|seq|state [3]) # (\Z80|seq|state~28_combout )))) # (!\Z80|seq|iff2~0_combout )

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|iff2~0_combout ),
	.datac(\Z80|seq|state~28_combout ),
	.datad(\Z80|seq|always0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|state~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state~29 .lut_mask = "33fb";
defparam \Z80|seq|state~29 .operation_mode = "normal";
defparam \Z80|seq|state~29 .output_mode = "comb_only";
defparam \Z80|seq|state~29 .register_cascade_mode = "off";
defparam \Z80|seq|state~29 .sum_lutc_input = "datac";
defparam \Z80|seq|state~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y12_N8
cyclone_lcell \Z80|seq|state[1] (
// Equation(s):
// \Z80|seq|state [1] = DFFEAS((!\reset~combout  & ((\Z80|seq|state~25_combout ) # ((\Z80|seq|state [1] & \Z80|seq|state~29_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|seq|state~25_combout ),
	.datab(\Z80|seq|state [1]),
	.datac(\reset~combout ),
	.datad(\Z80|seq|state~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Z80|seq|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|state[1] .lut_mask = "0e0a";
defparam \Z80|seq|state[1] .operation_mode = "normal";
defparam \Z80|seq|state[1] .output_mode = "reg_only";
defparam \Z80|seq|state[1] .register_cascade_mode = "off";
defparam \Z80|seq|state[1] .sum_lutc_input = "datac";
defparam \Z80|seq|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y11_N2
cyclone_lcell \Z80|seq|Equal3~4 (
// Equation(s):
// \Z80|seq|Equal3~4_combout  = (!\Z80|seq|state [1] & (\Z80|seq|state [2] & (\Z80|seq|state [0] & \Z80|seq|state [3])))

	.clk(gnd),
	.dataa(\Z80|seq|state [1]),
	.datab(\Z80|seq|state [2]),
	.datac(\Z80|seq|state [0]),
	.datad(\Z80|seq|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|seq|Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|seq|Equal3~4 .lut_mask = "4000";
defparam \Z80|seq|Equal3~4 .operation_mode = "normal";
defparam \Z80|seq|Equal3~4 .output_mode = "comb_only";
defparam \Z80|seq|Equal3~4 .register_cascade_mode = "off";
defparam \Z80|seq|Equal3~4 .sum_lutc_input = "datac";
defparam \Z80|seq|Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y15_N8
cyclone_lcell \Z80|sel_fr~0 (
// Equation(s):
// \Z80|sel_fr~0_combout  = (\Z80|seq|Equal3~4_combout  & (!\Z80|i[3]~7  & (\Z80|comb~22_combout  & \Z80|Decoder2~4_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~4_combout ),
	.datab(\Z80|i[3]~7 ),
	.datac(\Z80|comb~22_combout ),
	.datad(\Z80|Decoder2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|sel_fr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|sel_fr~0 .lut_mask = "2000";
defparam \Z80|sel_fr~0 .operation_mode = "normal";
defparam \Z80|sel_fr~0 .output_mode = "comb_only";
defparam \Z80|sel_fr~0 .register_cascade_mode = "off";
defparam \Z80|sel_fr~0 .sum_lutc_input = "datac";
defparam \Z80|sel_fr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N0
cyclone_lcell \Z80|self[0] (
// Equation(s):
// \Z80|self [0] = (\Z80|sel_fr~0_combout  & ((\Z80|Decoder1~8_combout ) # ((\Z80|self[1]~0_combout  & !\Z80|i[3]~7 )))) # (!\Z80|sel_fr~0_combout  & (\Z80|self[1]~0_combout  & (!\Z80|i[3]~7 )))

	.clk(gnd),
	.dataa(\Z80|sel_fr~0_combout ),
	.datab(\Z80|self[1]~0_combout ),
	.datac(\Z80|i[3]~7 ),
	.datad(\Z80|Decoder1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|self [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|self[0] .lut_mask = "ae0c";
defparam \Z80|self[0] .operation_mode = "normal";
defparam \Z80|self[0] .output_mode = "comb_only";
defparam \Z80|self[0] .register_cascade_mode = "off";
defparam \Z80|self[0] .sum_lutc_input = "datac";
defparam \Z80|self[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y17_N6
cyclone_lcell \Z80|Mux7~0 (
// Equation(s):
// \Z80|Mux7~0_combout  = (\Z80|self[1]~0_combout  & ((\Z80|reg_r|q[0]~COMBOUT ) # ((\Z80|self [0])))) # (!\Z80|self[1]~0_combout  & (((\Z80|Mux31~9_combout  & !\Z80|self [0]))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[0]~COMBOUT ),
	.datab(\Z80|self[1]~0_combout ),
	.datac(\Z80|Mux31~9_combout ),
	.datad(\Z80|self [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux7~0 .lut_mask = "ccb8";
defparam \Z80|Mux7~0 .operation_mode = "normal";
defparam \Z80|Mux7~0 .output_mode = "comb_only";
defparam \Z80|Mux7~0 .register_cascade_mode = "off";
defparam \Z80|Mux7~0 .sum_lutc_input = "datac";
defparam \Z80|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y19_N9
cyclone_lcell \comb~0 (
// Equation(s):
// \comb~0_combout  = (\Z80|seq|start~regout  & (!\Z80|Mux17~3_combout  & (\always7~0_combout  & \Z80|Mux18~3_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|start~regout ),
	.datab(\Z80|Mux17~3_combout ),
	.datac(\always7~0_combout ),
	.datad(\Z80|Mux18~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~0 .lut_mask = "2000";
defparam \comb~0 .operation_mode = "normal";
defparam \comb~0 .output_mode = "comb_only";
defparam \comb~0 .register_cascade_mode = "off";
defparam \comb~0 .sum_lutc_input = "datac";
defparam \comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N2
cyclone_lcell \crtc|width80 (
// Equation(s):
// \Z80|Mux7~1  = (\Z80|self [0] & ((\Z80|Mux7~0_combout  & ((\Z80|reg_data|q [4]))) # (!\Z80|Mux7~0_combout  & (\Z80|reg_f|q[0]~0 )))) # (!\Z80|self [0] & (((\Z80|Mux7~0_combout ))))
// \crtc|width80~regout  = DFFEAS(\Z80|Mux7~1 , GLOBAL(\I_CLK_21M~combout ), VCC, , \comb~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|self [0]),
	.datab(\Z80|reg_f|q[0]~0 ),
	.datac(\Z80|reg_data|q [4]),
	.datad(\Z80|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux7~1 ),
	.regout(\crtc|width80~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|width80 .lut_mask = "f588";
defparam \crtc|width80 .operation_mode = "normal";
defparam \crtc|width80 .output_mode = "reg_and_comb";
defparam \crtc|width80 .register_cascade_mode = "off";
defparam \crtc|width80 .sum_lutc_input = "datac";
defparam \crtc|width80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N4
cyclone_lcell \w_io_data~24 (
// Equation(s):
// \w_io_data~24_combout  = (!\Z80|seq|busack~regout  & (\Z80|seq|state [3] & ((!\Z80|seq|Equal3~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\Z80|seq|state [3]),
	.datac(vcc),
	.datad(\Z80|seq|Equal3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data~24 .lut_mask = "0044";
defparam \w_io_data~24 .operation_mode = "normal";
defparam \w_io_data~24 .output_mode = "comb_only";
defparam \w_io_data~24 .register_cascade_mode = "off";
defparam \w_io_data~24 .sum_lutc_input = "datac";
defparam \w_io_data~24 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \vcoclk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\vcoclk~combout ),
	.regout(),
	.padio(vcoclk));
// synopsys translate_off
defparam \vcoclk~I .input_async_reset = "none";
defparam \vcoclk~I .input_power_up = "low";
defparam \vcoclk~I .input_register_mode = "none";
defparam \vcoclk~I .input_sync_reset = "none";
defparam \vcoclk~I .oe_async_reset = "none";
defparam \vcoclk~I .oe_power_up = "low";
defparam \vcoclk~I .oe_register_mode = "none";
defparam \vcoclk~I .oe_sync_reset = "none";
defparam \vcoclk~I .operation_mode = "input";
defparam \vcoclk~I .output_async_reset = "none";
defparam \vcoclk~I .output_power_up = "low";
defparam \vcoclk~I .output_register_mode = "none";
defparam \vcoclk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X52_Y16_N2
cyclone_lcell \ukp|clockgen|cnt[0] (
// Equation(s):
// \ukp|clockgen|cnt [0] = DFFEAS((((!\ukp|clockgen|cnt [0]))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|clockgen|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt[0] .lut_mask = "0f0f";
defparam \ukp|clockgen|cnt[0] .operation_mode = "normal";
defparam \ukp|clockgen|cnt[0] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt[0] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt[0] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X52_Y16_N5
cyclone_lcell \ukp|clockgen|cnt[1] (
// Equation(s):
// \ukp|clockgen|cnt [1] = DFFEAS(((\ukp|clockgen|cnt [0] $ (\ukp|clockgen|cnt [1]))), GLOBAL(\vcoclk~combout ), VCC, , , , , , )

	.clk(\vcoclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ukp|clockgen|cnt [0]),
	.datad(\ukp|clockgen|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ukp|clockgen|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ukp|clockgen|cnt[1] .lut_mask = "0ff0";
defparam \ukp|clockgen|cnt[1] .operation_mode = "normal";
defparam \ukp|clockgen|cnt[1] .output_mode = "reg_only";
defparam \ukp|clockgen|cnt[1] .register_cascade_mode = "off";
defparam \ukp|clockgen|cnt[1] .sum_lutc_input = "datac";
defparam \ukp|clockgen|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y11_N4
cyclone_lcell \crtc|LessThan7~0 (
// Equation(s):
// \crtc|LessThan7~0_combout  = (!\crtc|hcnt [5] & (!\crtc|hcnt [8] & (!\crtc|hcnt [2] & \crtc|Equal7~0 )))

	.clk(gnd),
	.dataa(\crtc|hcnt [5]),
	.datab(\crtc|hcnt [8]),
	.datac(\crtc|hcnt [2]),
	.datad(\crtc|Equal7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|LessThan7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|LessThan7~0 .lut_mask = "0100";
defparam \crtc|LessThan7~0 .operation_mode = "normal";
defparam \crtc|LessThan7~0 .output_mode = "comb_only";
defparam \crtc|LessThan7~0 .register_cascade_mode = "off";
defparam \crtc|LessThan7~0 .sum_lutc_input = "datac";
defparam \crtc|LessThan7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N5
cyclone_lcell \crtc|dma_src_adr[5]~24 (
// Equation(s):
// \crtc|dma_src_adr[5]~24_combout  = (((\crtc|hcnt [0]) # (\crtc|hcnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|hcnt [0]),
	.datad(\crtc|hcnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|dma_src_adr[5]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_src_adr[5]~24 .lut_mask = "fff0";
defparam \crtc|dma_src_adr[5]~24 .operation_mode = "normal";
defparam \crtc|dma_src_adr[5]~24 .output_mode = "comb_only";
defparam \crtc|dma_src_adr[5]~24 .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[5]~24 .sum_lutc_input = "datac";
defparam \crtc|dma_src_adr[5]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N6
cyclone_lcell \crtc|dma_src_adr[5]~25 (
// Equation(s):
// \crtc|dma_src_adr[5]~25_combout  = (\crtc|state.11~regout ) # ((\crtc|LessThan7~0_combout  & (!\crtc|dma_src_adr[5]~24_combout  & \crtc|always2~2_combout )))

	.clk(gnd),
	.dataa(\crtc|LessThan7~0_combout ),
	.datab(\crtc|dma_src_adr[5]~24_combout ),
	.datac(\crtc|always2~2_combout ),
	.datad(\crtc|state.11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|dma_src_adr[5]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_src_adr[5]~25 .lut_mask = "ff20";
defparam \crtc|dma_src_adr[5]~25 .operation_mode = "normal";
defparam \crtc|dma_src_adr[5]~25 .output_mode = "comb_only";
defparam \crtc|dma_src_adr[5]~25 .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[5]~25 .sum_lutc_input = "datac";
defparam \crtc|dma_src_adr[5]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N4
cyclone_lcell \crtc|dma_src_adr[0] (
// Equation(s):
// \crtc|dma_src_adr [0] = DFFEAS(((!\crtc|dma_src_adr [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[0]~1  = CARRY(((\crtc|dma_src_adr [0])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_src_adr [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [0]),
	.cout(\crtc|dma_src_adr[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_src_adr[0] .lut_mask = "33cc";
defparam \crtc|dma_src_adr[0] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[0] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[0] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[0] .sum_lutc_input = "datac";
defparam \crtc|dma_src_adr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y18_N1
cyclone_lcell \w_o_address~0 (
// Equation(s):
// \w_o_address~0_combout  = ((\Z80|seq|busack~regout  & (\crtc|dma_src_adr [0])) # (!\Z80|seq|busack~regout  & ((\Z80|Mux23~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|seq|busack~regout ),
	.datac(\crtc|dma_src_adr [0]),
	.datad(\Z80|Mux23~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~0 .lut_mask = "f3c0";
defparam \w_o_address~0 .operation_mode = "normal";
defparam \w_o_address~0 .output_mode = "comb_only";
defparam \w_o_address~0 .register_cascade_mode = "off";
defparam \w_o_address~0 .sum_lutc_input = "datac";
defparam \w_o_address~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N5
cyclone_lcell \crtc|dma_src_adr[1] (
// Equation(s):
// \crtc|dma_src_adr [1] = DFFEAS((\crtc|dma_src_adr [1] $ ((\crtc|dma_src_adr[0]~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[1]~3  = CARRY(((!\crtc|dma_src_adr[0]~1 ) # (!\crtc|dma_src_adr [1])))
// \crtc|dma_src_adr[1]~3COUT1_36  = CARRY(((!\crtc|dma_src_adr[0]~1 ) # (!\crtc|dma_src_adr [1])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_src_adr [1]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [1]),
	.cout(),
	.cout0(\crtc|dma_src_adr[1]~3 ),
	.cout1(\crtc|dma_src_adr[1]~3COUT1_36 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[1] .cin_used = "true";
defparam \crtc|dma_src_adr[1] .lut_mask = "3c3f";
defparam \crtc|dma_src_adr[1] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[1] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[1] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[1] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y22_N1
cyclone_lcell \w_o_address~1 (
// Equation(s):
// \w_o_address~1_combout  = ((\Z80|seq|busack~regout  & ((\crtc|dma_src_adr [1]))) # (!\Z80|seq|busack~regout  & (\Z80|Mux22~3_combout )))

	.clk(gnd),
	.dataa(\Z80|Mux22~3_combout ),
	.datab(vcc),
	.datac(\Z80|seq|busack~regout ),
	.datad(\crtc|dma_src_adr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~1 .lut_mask = "fa0a";
defparam \w_o_address~1 .operation_mode = "normal";
defparam \w_o_address~1 .output_mode = "comb_only";
defparam \w_o_address~1 .register_cascade_mode = "off";
defparam \w_o_address~1 .sum_lutc_input = "datac";
defparam \w_o_address~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N6
cyclone_lcell \crtc|dma_src_adr[2] (
// Equation(s):
// \crtc|dma_src_adr [2] = DFFEAS(\crtc|dma_src_adr [2] $ ((((!(!\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[1]~3 ) # (\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[1]~3COUT1_36 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[2]~5  = CARRY((\crtc|dma_src_adr [2] & ((!\crtc|dma_src_adr[1]~3 ))))
// \crtc|dma_src_adr[2]~5COUT1_38  = CARRY((\crtc|dma_src_adr [2] & ((!\crtc|dma_src_adr[1]~3COUT1_36 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_src_adr [2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[0]~1 ),
	.cin0(\crtc|dma_src_adr[1]~3 ),
	.cin1(\crtc|dma_src_adr[1]~3COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [2]),
	.cout(),
	.cout0(\crtc|dma_src_adr[2]~5 ),
	.cout1(\crtc|dma_src_adr[2]~5COUT1_38 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[2] .cin0_used = "true";
defparam \crtc|dma_src_adr[2] .cin1_used = "true";
defparam \crtc|dma_src_adr[2] .cin_used = "true";
defparam \crtc|dma_src_adr[2] .lut_mask = "a50a";
defparam \crtc|dma_src_adr[2] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[2] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[2] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[2] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y22_N0
cyclone_lcell \w_o_address~2 (
// Equation(s):
// \w_o_address~2_combout  = (\Z80|seq|busack~regout  & (((\crtc|dma_src_adr [2])))) # (!\Z80|seq|busack~regout  & (\Z80|Mux21~3_combout ))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\Z80|Mux21~3_combout ),
	.datac(\crtc|dma_src_adr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~2 .lut_mask = "e4e4";
defparam \w_o_address~2 .operation_mode = "normal";
defparam \w_o_address~2 .output_mode = "comb_only";
defparam \w_o_address~2 .register_cascade_mode = "off";
defparam \w_o_address~2 .sum_lutc_input = "datac";
defparam \w_o_address~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N7
cyclone_lcell \crtc|dma_src_adr[3] (
// Equation(s):
// \crtc|dma_src_adr [3] = DFFEAS(\crtc|dma_src_adr [3] $ (((((!\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[2]~5 ) # (\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[2]~5COUT1_38 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[3]~7  = CARRY(((!\crtc|dma_src_adr[2]~5 )) # (!\crtc|dma_src_adr [3]))
// \crtc|dma_src_adr[3]~7COUT1_40  = CARRY(((!\crtc|dma_src_adr[2]~5COUT1_38 )) # (!\crtc|dma_src_adr [3]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_src_adr [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[0]~1 ),
	.cin0(\crtc|dma_src_adr[2]~5 ),
	.cin1(\crtc|dma_src_adr[2]~5COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [3]),
	.cout(),
	.cout0(\crtc|dma_src_adr[3]~7 ),
	.cout1(\crtc|dma_src_adr[3]~7COUT1_40 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[3] .cin0_used = "true";
defparam \crtc|dma_src_adr[3] .cin1_used = "true";
defparam \crtc|dma_src_adr[3] .cin_used = "true";
defparam \crtc|dma_src_adr[3] .lut_mask = "5a5f";
defparam \crtc|dma_src_adr[3] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[3] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[3] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[3] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y22_N4
cyclone_lcell \w_o_address~3 (
// Equation(s):
// \w_o_address~3_combout  = ((\Z80|seq|busack~regout  & ((\crtc|dma_src_adr [3]))) # (!\Z80|seq|busack~regout  & (\Z80|Mux20~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Mux20~3_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(\crtc|dma_src_adr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~3 .lut_mask = "fc0c";
defparam \w_o_address~3 .operation_mode = "normal";
defparam \w_o_address~3 .output_mode = "comb_only";
defparam \w_o_address~3 .register_cascade_mode = "off";
defparam \w_o_address~3 .sum_lutc_input = "datac";
defparam \w_o_address~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N8
cyclone_lcell \crtc|dma_src_adr[4] (
// Equation(s):
// \crtc|dma_src_adr [4] = DFFEAS((\crtc|dma_src_adr [4] $ ((!(!\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[3]~7 ) # (\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[3]~7COUT1_40 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[4]~9  = CARRY(((\crtc|dma_src_adr [4] & !\crtc|dma_src_adr[3]~7 )))
// \crtc|dma_src_adr[4]~9COUT1_42  = CARRY(((\crtc|dma_src_adr [4] & !\crtc|dma_src_adr[3]~7COUT1_40 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_src_adr [4]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[0]~1 ),
	.cin0(\crtc|dma_src_adr[3]~7 ),
	.cin1(\crtc|dma_src_adr[3]~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [4]),
	.cout(),
	.cout0(\crtc|dma_src_adr[4]~9 ),
	.cout1(\crtc|dma_src_adr[4]~9COUT1_42 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[4] .cin0_used = "true";
defparam \crtc|dma_src_adr[4] .cin1_used = "true";
defparam \crtc|dma_src_adr[4] .cin_used = "true";
defparam \crtc|dma_src_adr[4] .lut_mask = "c30c";
defparam \crtc|dma_src_adr[4] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[4] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[4] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[4] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y19_N9
cyclone_lcell \w_o_address~4 (
// Equation(s):
// \w_o_address~4_combout  = (\Z80|seq|busack~regout  & (((\crtc|dma_src_adr [4])))) # (!\Z80|seq|busack~regout  & (\Z80|Mux19~3_combout ))

	.clk(gnd),
	.dataa(\Z80|Mux19~3_combout ),
	.datab(\crtc|dma_src_adr [4]),
	.datac(\Z80|seq|busack~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~4 .lut_mask = "caca";
defparam \w_o_address~4 .operation_mode = "normal";
defparam \w_o_address~4 .output_mode = "comb_only";
defparam \w_o_address~4 .register_cascade_mode = "off";
defparam \w_o_address~4 .sum_lutc_input = "datac";
defparam \w_o_address~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y18_N9
cyclone_lcell \crtc|dma_src_adr[5] (
// Equation(s):
// \crtc|dma_src_adr [5] = DFFEAS(\crtc|dma_src_adr [5] $ (((((!\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[4]~9 ) # (\crtc|dma_src_adr[0]~1  & \crtc|dma_src_adr[4]~9COUT1_42 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[5]~11  = CARRY(((!\crtc|dma_src_adr[4]~9COUT1_42 )) # (!\crtc|dma_src_adr [5]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_src_adr [5]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[0]~1 ),
	.cin0(\crtc|dma_src_adr[4]~9 ),
	.cin1(\crtc|dma_src_adr[4]~9COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [5]),
	.cout(\crtc|dma_src_adr[5]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_src_adr[5] .cin0_used = "true";
defparam \crtc|dma_src_adr[5] .cin1_used = "true";
defparam \crtc|dma_src_adr[5] .cin_used = "true";
defparam \crtc|dma_src_adr[5] .lut_mask = "5a5f";
defparam \crtc|dma_src_adr[5] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[5] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[5] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[5] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y18_N0
cyclone_lcell \w_o_address~5 (
// Equation(s):
// \w_o_address~5_combout  = (\Z80|seq|busack~regout  & (\crtc|dma_src_adr [5])) # (!\Z80|seq|busack~regout  & (((\Z80|Mux18~3_combout ))))

	.clk(gnd),
	.dataa(\crtc|dma_src_adr [5]),
	.datab(\Z80|Mux18~3_combout ),
	.datac(\Z80|seq|busack~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~5 .lut_mask = "acac";
defparam \w_o_address~5 .operation_mode = "normal";
defparam \w_o_address~5 .output_mode = "comb_only";
defparam \w_o_address~5 .register_cascade_mode = "off";
defparam \w_o_address~5 .sum_lutc_input = "datac";
defparam \w_o_address~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N0
cyclone_lcell \crtc|dma_src_adr[6] (
// Equation(s):
// \crtc|dma_src_adr [6] = DFFEAS((\crtc|dma_src_adr [6] $ ((!\crtc|dma_src_adr[5]~11 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[6]~13  = CARRY(((\crtc|dma_src_adr [6] & !\crtc|dma_src_adr[5]~11 )))
// \crtc|dma_src_adr[6]~13COUT1_44  = CARRY(((\crtc|dma_src_adr [6] & !\crtc|dma_src_adr[5]~11 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_src_adr [6]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[5]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [6]),
	.cout(),
	.cout0(\crtc|dma_src_adr[6]~13 ),
	.cout1(\crtc|dma_src_adr[6]~13COUT1_44 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[6] .cin_used = "true";
defparam \crtc|dma_src_adr[6] .lut_mask = "c30c";
defparam \crtc|dma_src_adr[6] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[6] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[6] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[6] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y19_N4
cyclone_lcell \w_o_address~6 (
// Equation(s):
// \w_o_address~6_combout  = ((\Z80|seq|busack~regout  & (\crtc|dma_src_adr [6])) # (!\Z80|seq|busack~regout  & ((\Z80|Mux17~3_combout ))))

	.clk(gnd),
	.dataa(\crtc|dma_src_adr [6]),
	.datab(vcc),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|Mux17~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~6 .lut_mask = "afa0";
defparam \w_o_address~6 .operation_mode = "normal";
defparam \w_o_address~6 .output_mode = "comb_only";
defparam \w_o_address~6 .register_cascade_mode = "off";
defparam \w_o_address~6 .sum_lutc_input = "datac";
defparam \w_o_address~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N1
cyclone_lcell \crtc|dma_src_adr[7] (
// Equation(s):
// \crtc|dma_src_adr [7] = DFFEAS(\crtc|dma_src_adr [7] $ (((((!\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[6]~13 ) # (\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[6]~13COUT1_44 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[7]~15  = CARRY(((!\crtc|dma_src_adr[6]~13 )) # (!\crtc|dma_src_adr [7]))
// \crtc|dma_src_adr[7]~15COUT1_46  = CARRY(((!\crtc|dma_src_adr[6]~13COUT1_44 )) # (!\crtc|dma_src_adr [7]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_src_adr [7]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[5]~11 ),
	.cin0(\crtc|dma_src_adr[6]~13 ),
	.cin1(\crtc|dma_src_adr[6]~13COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [7]),
	.cout(),
	.cout0(\crtc|dma_src_adr[7]~15 ),
	.cout1(\crtc|dma_src_adr[7]~15COUT1_46 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[7] .cin0_used = "true";
defparam \crtc|dma_src_adr[7] .cin1_used = "true";
defparam \crtc|dma_src_adr[7] .cin_used = "true";
defparam \crtc|dma_src_adr[7] .lut_mask = "5a5f";
defparam \crtc|dma_src_adr[7] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[7] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[7] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[7] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y17_N9
cyclone_lcell \w_o_address~7 (
// Equation(s):
// \w_o_address~7_combout  = (\Z80|seq|busack~regout  & (((\crtc|dma_src_adr [7])))) # (!\Z80|seq|busack~regout  & (\Z80|Mux16~3_combout ))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\Z80|Mux16~3_combout ),
	.datac(vcc),
	.datad(\crtc|dma_src_adr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~7 .lut_mask = "ee44";
defparam \w_o_address~7 .operation_mode = "normal";
defparam \w_o_address~7 .output_mode = "comb_only";
defparam \w_o_address~7 .register_cascade_mode = "off";
defparam \w_o_address~7 .sum_lutc_input = "datac";
defparam \w_o_address~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y15_N0
cyclone_lcell \Z80|selah[0]~1 (
// Equation(s):
// \Z80|selah[0]~1_combout  = (((!\Z80|selah[0]~0_combout  & \Z80|sela_tmp~combout ))) # (!\Z80|selal[0]~1_combout )

	.clk(gnd),
	.dataa(\Z80|selal[0]~1_combout ),
	.datab(vcc),
	.datac(\Z80|selah[0]~0_combout ),
	.datad(\Z80|sela_tmp~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selah[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selah[0]~1 .lut_mask = "5f55";
defparam \Z80|selah[0]~1 .operation_mode = "normal";
defparam \Z80|selah[0]~1 .output_mode = "comb_only";
defparam \Z80|selah[0]~1 .register_cascade_mode = "off";
defparam \Z80|selah[0]~1 .sum_lutc_input = "datac";
defparam \Z80|selah[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N7
cyclone_lcell \Z80|Decoder0~9 (
// Equation(s):
// \Z80|Decoder0~9_combout  = (\Z80|i[6]~3  & ((\Z80|seq|Equal1~0_combout  & (\Z80|reg_adrl|q[7]~COMBOUT )) # (!\Z80|seq|Equal1~0_combout  & ((\Z80|seq|inst_reg [7])))))

	.clk(gnd),
	.dataa(\Z80|reg_adrl|q[7]~COMBOUT ),
	.datab(\Z80|seq|inst_reg [7]),
	.datac(\Z80|i[6]~3 ),
	.datad(\Z80|seq|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Decoder0~9 .lut_mask = "a0c0";
defparam \Z80|Decoder0~9 .operation_mode = "normal";
defparam \Z80|Decoder0~9 .output_mode = "comb_only";
defparam \Z80|Decoder0~9 .register_cascade_mode = "off";
defparam \Z80|Decoder0~9 .sum_lutc_input = "datac";
defparam \Z80|Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N3
cyclone_lcell \Z80|selah[1]~2 (
// Equation(s):
// \Z80|selah[1]~2_combout  = (\Z80|Decoder1~16_combout  & (\Z80|Decoder0~9_combout  & ((!\Z80|i[3]~7 ) # (!\Z80|i0~combout ))))

	.clk(gnd),
	.dataa(\Z80|i0~combout ),
	.datab(\Z80|Decoder1~16_combout ),
	.datac(\Z80|Decoder0~9_combout ),
	.datad(\Z80|i[3]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selah[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selah[1]~2 .lut_mask = "40c0";
defparam \Z80|selah[1]~2 .operation_mode = "normal";
defparam \Z80|selah[1]~2 .output_mode = "comb_only";
defparam \Z80|selah[1]~2 .register_cascade_mode = "off";
defparam \Z80|selah[1]~2 .sum_lutc_input = "datac";
defparam \Z80|selah[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N2
cyclone_lcell \Z80|selah[1]~3 (
// Equation(s):
// \Z80|selah[1]~3_combout  = ((\Z80|sela_tmp~combout  & (\Z80|Decoder2~3_combout  & \Z80|selah[1]~2_combout ))) # (!\Z80|selal[1]~0_combout )

	.clk(gnd),
	.dataa(\Z80|sela_tmp~combout ),
	.datab(\Z80|selal[1]~0_combout ),
	.datac(\Z80|Decoder2~3_combout ),
	.datad(\Z80|selah[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|selah[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|selah[1]~3 .lut_mask = "b333";
defparam \Z80|selah[1]~3 .operation_mode = "normal";
defparam \Z80|selah[1]~3 .output_mode = "comb_only";
defparam \Z80|selah[1]~3 .register_cascade_mode = "off";
defparam \Z80|selah[1]~3 .sum_lutc_input = "datac";
defparam \Z80|selah[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N8
cyclone_lcell \w_o_address~10 (
// Equation(s):
// \w_o_address~10_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout ) # (\Z80|reg_adrh|q [0])))) # (!\Z80|selah[0]~1_combout  & (\Z80|reg_pch|q [0] & (!\Z80|selah[1]~3_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [0]),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_adrh|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~10 .lut_mask = "cec2";
defparam \w_o_address~10 .operation_mode = "normal";
defparam \w_o_address~10 .output_mode = "comb_only";
defparam \w_o_address~10 .register_cascade_mode = "off";
defparam \w_o_address~10 .sum_lutc_input = "datac";
defparam \w_o_address~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y15_N1
cyclone_lcell \w_o_address~11 (
// Equation(s):
// \w_o_address~11_combout  = (\w_o_address~10_combout  & ((\Z80|reg_i|q [0]) # ((!\Z80|selah[1]~3_combout )))) # (!\w_o_address~10_combout  & (((\Z80|selah[1]~3_combout  & \Z80|reg_r|q[0]~COMBOUT ))))

	.clk(gnd),
	.dataa(\w_o_address~10_combout ),
	.datab(\Z80|reg_i|q [0]),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_r|q[0]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~11 .lut_mask = "da8a";
defparam \w_o_address~11 .operation_mode = "normal";
defparam \w_o_address~11 .output_mode = "comb_only";
defparam \w_o_address~11 .register_cascade_mode = "off";
defparam \w_o_address~11 .sum_lutc_input = "datac";
defparam \w_o_address~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N4
cyclone_lcell \w_o_address~8 (
// Equation(s):
// \w_o_address~8_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & ((\Z80|selah[1]~3_combout  & ((\Z80|reg_h|Mux7~1 ))) # (!\Z80|selah[1]~3_combout  & (\Z80|reg_b|q[0]~0 ))))

	.clk(gnd),
	.dataa(\Z80|reg_b|q[0]~0 ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_h|Mux7~1 ),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~8 .lut_mask = "fc22";
defparam \w_o_address~8 .operation_mode = "normal";
defparam \w_o_address~8 .output_mode = "comb_only";
defparam \w_o_address~8 .register_cascade_mode = "off";
defparam \w_o_address~8 .sum_lutc_input = "datac";
defparam \w_o_address~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N5
cyclone_lcell \w_o_address~9 (
// Equation(s):
// \w_o_address~9_combout  = (\w_o_address~8_combout  & (((\Z80|reg_sph|q [0])) # (!\Z80|selah[0]~1_combout ))) # (!\w_o_address~8_combout  & (\Z80|selah[0]~1_combout  & ((\Z80|reg_d|q[0]~0 ))))

	.clk(gnd),
	.dataa(\w_o_address~8_combout ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_sph|q [0]),
	.datad(\Z80|reg_d|q[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~9 .lut_mask = "e6a2";
defparam \w_o_address~9 .operation_mode = "normal";
defparam \w_o_address~9 .output_mode = "comb_only";
defparam \w_o_address~9 .register_cascade_mode = "off";
defparam \w_o_address~9 .sum_lutc_input = "datac";
defparam \w_o_address~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N5
cyclone_lcell \w_o_address~12 (
// Equation(s):
// \w_o_address~12_combout  = ((\Z80|selal[2]~7_combout  & ((\w_o_address~9_combout ))) # (!\Z80|selal[2]~7_combout  & (\w_o_address~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\w_o_address~11_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\w_o_address~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~12 .lut_mask = "fc0c";
defparam \w_o_address~12 .operation_mode = "normal";
defparam \w_o_address~12 .output_mode = "comb_only";
defparam \w_o_address~12 .register_cascade_mode = "off";
defparam \w_o_address~12 .sum_lutc_input = "datac";
defparam \w_o_address~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N2
cyclone_lcell \crtc|dma_src_adr[8] (
// Equation(s):
// \crtc|dma_src_adr [8] = DFFEAS(\crtc|dma_src_adr [8] $ ((((!(!\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[7]~15 ) # (\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[7]~15COUT1_46 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// VCC, , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[8]~17  = CARRY((\crtc|dma_src_adr [8] & ((!\crtc|dma_src_adr[7]~15 ))))
// \crtc|dma_src_adr[8]~17COUT1_48  = CARRY((\crtc|dma_src_adr [8] & ((!\crtc|dma_src_adr[7]~15COUT1_46 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dma_src_adr [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[5]~11 ),
	.cin0(\crtc|dma_src_adr[7]~15 ),
	.cin1(\crtc|dma_src_adr[7]~15COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [8]),
	.cout(),
	.cout0(\crtc|dma_src_adr[8]~17 ),
	.cout1(\crtc|dma_src_adr[8]~17COUT1_48 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[8] .cin0_used = "true";
defparam \crtc|dma_src_adr[8] .cin1_used = "true";
defparam \crtc|dma_src_adr[8] .cin_used = "true";
defparam \crtc|dma_src_adr[8] .lut_mask = "a50a";
defparam \crtc|dma_src_adr[8] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[8] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[8] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[8] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y17_N8
cyclone_lcell \w_o_address~13 (
// Equation(s):
// \w_o_address~13_combout  = ((\Z80|seq|busack~regout  & ((\crtc|dma_src_adr [8]))) # (!\Z80|seq|busack~regout  & (\w_o_address~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\w_o_address~12_combout ),
	.datac(\crtc|dma_src_adr [8]),
	.datad(\Z80|seq|busack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~13 .lut_mask = "f0cc";
defparam \w_o_address~13 .operation_mode = "normal";
defparam \w_o_address~13 .output_mode = "comb_only";
defparam \w_o_address~13 .register_cascade_mode = "off";
defparam \w_o_address~13 .sum_lutc_input = "datac";
defparam \w_o_address~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N3
cyclone_lcell \crtc|dma_src_adr[9] (
// Equation(s):
// \crtc|dma_src_adr [9] = DFFEAS((\crtc|dma_src_adr [9] $ (((!\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[8]~17 ) # (\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[8]~17COUT1_48 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , VCC, 
// , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[9]~19  = CARRY(((!\crtc|dma_src_adr[8]~17 ) # (!\crtc|dma_src_adr [9])))
// \crtc|dma_src_adr[9]~19COUT1_50  = CARRY(((!\crtc|dma_src_adr[8]~17COUT1_48 ) # (!\crtc|dma_src_adr [9])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_src_adr [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[5]~11 ),
	.cin0(\crtc|dma_src_adr[8]~17 ),
	.cin1(\crtc|dma_src_adr[8]~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [9]),
	.cout(),
	.cout0(\crtc|dma_src_adr[9]~19 ),
	.cout1(\crtc|dma_src_adr[9]~19COUT1_50 ));
// synopsys translate_off
defparam \crtc|dma_src_adr[9] .cin0_used = "true";
defparam \crtc|dma_src_adr[9] .cin1_used = "true";
defparam \crtc|dma_src_adr[9] .cin_used = "true";
defparam \crtc|dma_src_adr[9] .lut_mask = "3c3f";
defparam \crtc|dma_src_adr[9] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[9] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[9] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[9] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y13_N3
cyclone_lcell \w_o_address~16 (
// Equation(s):
// \w_o_address~16_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout ) # (\Z80|reg_adrh|q [1])))) # (!\Z80|selah[0]~1_combout  & (\Z80|reg_pch|q [1] & (!\Z80|selah[1]~3_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [1]),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_adrh|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~16 .lut_mask = "cec2";
defparam \w_o_address~16 .operation_mode = "normal";
defparam \w_o_address~16 .output_mode = "comb_only";
defparam \w_o_address~16 .register_cascade_mode = "off";
defparam \w_o_address~16 .sum_lutc_input = "datac";
defparam \w_o_address~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N0
cyclone_lcell \w_o_address~17 (
// Equation(s):
// \w_o_address~17_combout  = (\Z80|selah[1]~3_combout  & ((\w_o_address~16_combout  & (\Z80|reg_i|q [1])) # (!\w_o_address~16_combout  & ((\Z80|reg_r|q[1]~COMBOUT ))))) # (!\Z80|selah[1]~3_combout  & (((\w_o_address~16_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [1]),
	.datab(\Z80|reg_r|q[1]~COMBOUT ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\w_o_address~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~17 .lut_mask = "afc0";
defparam \w_o_address~17 .operation_mode = "normal";
defparam \w_o_address~17 .output_mode = "comb_only";
defparam \w_o_address~17 .register_cascade_mode = "off";
defparam \w_o_address~17 .sum_lutc_input = "datac";
defparam \w_o_address~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N9
cyclone_lcell \w_o_address~14 (
// Equation(s):
// \w_o_address~14_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & ((\Z80|selah[1]~3_combout  & (\Z80|reg_h|Mux6~1 )) # (!\Z80|selah[1]~3_combout  & ((\Z80|reg_b|q[1]~1 )))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux6~1 ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_b|q[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~14 .lut_mask = "e3e0";
defparam \w_o_address~14 .operation_mode = "normal";
defparam \w_o_address~14 .output_mode = "comb_only";
defparam \w_o_address~14 .register_cascade_mode = "off";
defparam \w_o_address~14 .sum_lutc_input = "datac";
defparam \w_o_address~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N5
cyclone_lcell \w_o_address~15 (
// Equation(s):
// \w_o_address~15_combout  = (\w_o_address~14_combout  & (((\Z80|reg_sph|q [1])) # (!\Z80|selah[0]~1_combout ))) # (!\w_o_address~14_combout  & (\Z80|selah[0]~1_combout  & ((\Z80|reg_d|q[1]~1 ))))

	.clk(gnd),
	.dataa(\w_o_address~14_combout ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_sph|q [1]),
	.datad(\Z80|reg_d|q[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~15 .lut_mask = "e6a2";
defparam \w_o_address~15 .operation_mode = "normal";
defparam \w_o_address~15 .output_mode = "comb_only";
defparam \w_o_address~15 .register_cascade_mode = "off";
defparam \w_o_address~15 .sum_lutc_input = "datac";
defparam \w_o_address~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N6
cyclone_lcell \w_o_address~18 (
// Equation(s):
// \w_o_address~18_combout  = ((\Z80|selal[2]~7_combout  & ((\w_o_address~15_combout ))) # (!\Z80|selal[2]~7_combout  & (\w_o_address~17_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\w_o_address~17_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\w_o_address~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~18 .lut_mask = "fc0c";
defparam \w_o_address~18 .operation_mode = "normal";
defparam \w_o_address~18 .output_mode = "comb_only";
defparam \w_o_address~18 .register_cascade_mode = "off";
defparam \w_o_address~18 .sum_lutc_input = "datac";
defparam \w_o_address~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N7
cyclone_lcell \w_o_address~19 (
// Equation(s):
// \w_o_address~19_combout  = (\Z80|seq|busack~regout  & (\crtc|dma_src_adr [9])) # (!\Z80|seq|busack~regout  & (((\w_o_address~18_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\crtc|dma_src_adr [9]),
	.datac(vcc),
	.datad(\w_o_address~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~19 .lut_mask = "dd88";
defparam \w_o_address~19 .operation_mode = "normal";
defparam \w_o_address~19 .output_mode = "comb_only";
defparam \w_o_address~19 .register_cascade_mode = "off";
defparam \w_o_address~19 .sum_lutc_input = "datac";
defparam \w_o_address~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N2
cyclone_lcell \w_o_address~20 (
// Equation(s):
// \w_o_address~20_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & ((\Z80|selah[1]~3_combout  & (\Z80|reg_h|Mux5~1 )) # (!\Z80|selah[1]~3_combout  & ((\Z80|reg_b|q[2]~2 )))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux5~1 ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_b|q[2]~2 ),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~20 .lut_mask = "ee30";
defparam \w_o_address~20 .operation_mode = "normal";
defparam \w_o_address~20 .output_mode = "comb_only";
defparam \w_o_address~20 .register_cascade_mode = "off";
defparam \w_o_address~20 .sum_lutc_input = "datac";
defparam \w_o_address~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N6
cyclone_lcell \w_o_address~21 (
// Equation(s):
// \w_o_address~21_combout  = (\w_o_address~20_combout  & ((\Z80|reg_sph|q [2]) # ((!\Z80|selah[0]~1_combout )))) # (!\w_o_address~20_combout  & (((\Z80|reg_d|q[2]~2  & \Z80|selah[0]~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_sph|q [2]),
	.datab(\w_o_address~20_combout ),
	.datac(\Z80|reg_d|q[2]~2 ),
	.datad(\Z80|selah[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~21 .lut_mask = "b8cc";
defparam \w_o_address~21 .operation_mode = "normal";
defparam \w_o_address~21 .output_mode = "comb_only";
defparam \w_o_address~21 .register_cascade_mode = "off";
defparam \w_o_address~21 .sum_lutc_input = "datac";
defparam \w_o_address~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N2
cyclone_lcell \w_o_address~22 (
// Equation(s):
// \w_o_address~22_combout  = (\Z80|selah[1]~3_combout  & (\Z80|selah[0]~1_combout )) # (!\Z80|selah[1]~3_combout  & ((\Z80|selah[0]~1_combout  & (\Z80|reg_adrh|q [2])) # (!\Z80|selah[0]~1_combout  & ((\Z80|reg_pch|q [2])))))

	.clk(gnd),
	.dataa(\Z80|selah[1]~3_combout ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_adrh|q [2]),
	.datad(\Z80|reg_pch|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~22 .lut_mask = "d9c8";
defparam \w_o_address~22 .operation_mode = "normal";
defparam \w_o_address~22 .output_mode = "comb_only";
defparam \w_o_address~22 .register_cascade_mode = "off";
defparam \w_o_address~22 .sum_lutc_input = "datac";
defparam \w_o_address~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N5
cyclone_lcell \w_o_address~23 (
// Equation(s):
// \w_o_address~23_combout  = (\w_o_address~22_combout  & (((\Z80|reg_i|q [2]) # (!\Z80|selah[1]~3_combout )))) # (!\w_o_address~22_combout  & (\Z80|reg_r|q[2]~COMBOUT  & ((\Z80|selah[1]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[2]~COMBOUT ),
	.datab(\Z80|reg_i|q [2]),
	.datac(\w_o_address~22_combout ),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~23 .lut_mask = "caf0";
defparam \w_o_address~23 .operation_mode = "normal";
defparam \w_o_address~23 .output_mode = "comb_only";
defparam \w_o_address~23 .register_cascade_mode = "off";
defparam \w_o_address~23 .sum_lutc_input = "datac";
defparam \w_o_address~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N4
cyclone_lcell \w_o_address~24 (
// Equation(s):
// \w_o_address~24_combout  = (\Z80|selal[2]~7_combout  & (\w_o_address~21_combout )) # (!\Z80|selal[2]~7_combout  & (((\w_o_address~23_combout ))))

	.clk(gnd),
	.dataa(\w_o_address~21_combout ),
	.datab(\w_o_address~23_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~24 .lut_mask = "acac";
defparam \w_o_address~24 .operation_mode = "normal";
defparam \w_o_address~24 .output_mode = "comb_only";
defparam \w_o_address~24 .register_cascade_mode = "off";
defparam \w_o_address~24 .sum_lutc_input = "datac";
defparam \w_o_address~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N4
cyclone_lcell \crtc|dma_src_adr[10] (
// Equation(s):
// \crtc|dma_src_adr [10] = DFFEAS((\crtc|dma_src_adr [10] $ ((!(!\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[9]~19 ) # (\crtc|dma_src_adr[5]~11  & \crtc|dma_src_adr[9]~19COUT1_50 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , 
// \~GND~combout , , , !\crtc|state.11~regout )
// \crtc|dma_src_adr[10]~21  = CARRY(((\crtc|dma_src_adr [10] & !\crtc|dma_src_adr[9]~19COUT1_50 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|dma_src_adr [10]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[5]~11 ),
	.cin0(\crtc|dma_src_adr[9]~19 ),
	.cin1(\crtc|dma_src_adr[9]~19COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [10]),
	.cout(\crtc|dma_src_adr[10]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_src_adr[10] .cin0_used = "true";
defparam \crtc|dma_src_adr[10] .cin1_used = "true";
defparam \crtc|dma_src_adr[10] .cin_used = "true";
defparam \crtc|dma_src_adr[10] .lut_mask = "c30c";
defparam \crtc|dma_src_adr[10] .operation_mode = "arithmetic";
defparam \crtc|dma_src_adr[10] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[10] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[10] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y13_N8
cyclone_lcell \w_o_address~25 (
// Equation(s):
// \w_o_address~25_combout  = (\Z80|seq|busack~regout  & (((\crtc|dma_src_adr [10])))) # (!\Z80|seq|busack~regout  & (((\w_o_address~24_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(vcc),
	.datac(\w_o_address~24_combout ),
	.datad(\crtc|dma_src_adr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~25 .lut_mask = "fa50";
defparam \w_o_address~25 .operation_mode = "normal";
defparam \w_o_address~25 .output_mode = "comb_only";
defparam \w_o_address~25 .register_cascade_mode = "off";
defparam \w_o_address~25 .sum_lutc_input = "datac";
defparam \w_o_address~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y17_N5
cyclone_lcell \crtc|dma_src_adr[11] (
// Equation(s):
// \crtc|dma_src_adr [11] = DFFEAS(((\crtc|dma_src_adr[10]~21  $ (\crtc|dma_src_adr [11]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|dma_src_adr[5]~25_combout , \~GND~combout , , , !\crtc|state.11~regout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\crtc|dma_src_adr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\crtc|state.11~regout ),
	.ena(\crtc|dma_src_adr[5]~25_combout ),
	.cin(\crtc|dma_src_adr[10]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|dma_src_adr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|dma_src_adr[11] .cin_used = "true";
defparam \crtc|dma_src_adr[11] .lut_mask = "0ff0";
defparam \crtc|dma_src_adr[11] .operation_mode = "normal";
defparam \crtc|dma_src_adr[11] .output_mode = "reg_only";
defparam \crtc|dma_src_adr[11] .register_cascade_mode = "off";
defparam \crtc|dma_src_adr[11] .sum_lutc_input = "cin";
defparam \crtc|dma_src_adr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y20_N6
cyclone_lcell \w_o_address~28 (
// Equation(s):
// \w_o_address~28_combout  = (\Z80|selah[1]~3_combout  & (\Z80|selah[0]~1_combout )) # (!\Z80|selah[1]~3_combout  & ((\Z80|selah[0]~1_combout  & (\Z80|reg_adrh|q [3])) # (!\Z80|selah[0]~1_combout  & ((\Z80|reg_pch|q [3])))))

	.clk(gnd),
	.dataa(\Z80|selah[1]~3_combout ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_adrh|q [3]),
	.datad(\Z80|reg_pch|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~28 .lut_mask = "d9c8";
defparam \w_o_address~28 .operation_mode = "normal";
defparam \w_o_address~28 .output_mode = "comb_only";
defparam \w_o_address~28 .register_cascade_mode = "off";
defparam \w_o_address~28 .sum_lutc_input = "datac";
defparam \w_o_address~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N7
cyclone_lcell \w_o_address~29 (
// Equation(s):
// \w_o_address~29_combout  = (\w_o_address~28_combout  & ((\Z80|reg_i|q [3]) # ((!\Z80|selah[1]~3_combout )))) # (!\w_o_address~28_combout  & (((\Z80|reg_r|q[3]~COMBOUT  & \Z80|selah[1]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [3]),
	.datab(\w_o_address~28_combout ),
	.datac(\Z80|reg_r|q[3]~COMBOUT ),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~29 .lut_mask = "b8cc";
defparam \w_o_address~29 .operation_mode = "normal";
defparam \w_o_address~29 .output_mode = "comb_only";
defparam \w_o_address~29 .register_cascade_mode = "off";
defparam \w_o_address~29 .sum_lutc_input = "datac";
defparam \w_o_address~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N8
cyclone_lcell \w_o_address~26 (
// Equation(s):
// \w_o_address~26_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & ((\Z80|selah[1]~3_combout  & ((\Z80|reg_h|Mux4~1 ))) # (!\Z80|selah[1]~3_combout  & (\Z80|reg_b|q[3]~3 ))))

	.clk(gnd),
	.dataa(\Z80|selah[0]~1_combout ),
	.datab(\Z80|reg_b|q[3]~3 ),
	.datac(\Z80|reg_h|Mux4~1 ),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~26 .lut_mask = "fa44";
defparam \w_o_address~26 .operation_mode = "normal";
defparam \w_o_address~26 .output_mode = "comb_only";
defparam \w_o_address~26 .register_cascade_mode = "off";
defparam \w_o_address~26 .sum_lutc_input = "datac";
defparam \w_o_address~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y20_N9
cyclone_lcell \w_o_address~27 (
// Equation(s):
// \w_o_address~27_combout  = (\Z80|selah[0]~1_combout  & ((\w_o_address~26_combout  & ((\Z80|reg_sph|q [3]))) # (!\w_o_address~26_combout  & (\Z80|reg_d|q[3]~3 )))) # (!\Z80|selah[0]~1_combout  & (\w_o_address~26_combout ))

	.clk(gnd),
	.dataa(\Z80|selah[0]~1_combout ),
	.datab(\w_o_address~26_combout ),
	.datac(\Z80|reg_d|q[3]~3 ),
	.datad(\Z80|reg_sph|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~27 .lut_mask = "ec64";
defparam \w_o_address~27 .operation_mode = "normal";
defparam \w_o_address~27 .output_mode = "comb_only";
defparam \w_o_address~27 .register_cascade_mode = "off";
defparam \w_o_address~27 .sum_lutc_input = "datac";
defparam \w_o_address~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N3
cyclone_lcell \w_o_address~30 (
// Equation(s):
// \w_o_address~30_combout  = ((\Z80|selal[2]~7_combout  & ((\w_o_address~27_combout ))) # (!\Z80|selal[2]~7_combout  & (\w_o_address~29_combout )))

	.clk(gnd),
	.dataa(\w_o_address~29_combout ),
	.datab(\w_o_address~27_combout ),
	.datac(vcc),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~30 .lut_mask = "ccaa";
defparam \w_o_address~30 .operation_mode = "normal";
defparam \w_o_address~30 .output_mode = "comb_only";
defparam \w_o_address~30 .register_cascade_mode = "off";
defparam \w_o_address~30 .sum_lutc_input = "datac";
defparam \w_o_address~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N4
cyclone_lcell \w_o_address~31 (
// Equation(s):
// \w_o_address~31_combout  = ((\Z80|seq|busack~regout  & (\crtc|dma_src_adr [11])) # (!\Z80|seq|busack~regout  & ((\w_o_address~30_combout ))))

	.clk(gnd),
	.dataa(\crtc|dma_src_adr [11]),
	.datab(vcc),
	.datac(\Z80|seq|busack~regout ),
	.datad(\w_o_address~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~31 .lut_mask = "afa0";
defparam \w_o_address~31 .operation_mode = "normal";
defparam \w_o_address~31 .output_mode = "comb_only";
defparam \w_o_address~31 .register_cascade_mode = "off";
defparam \w_o_address~31 .sum_lutc_input = "datac";
defparam \w_o_address~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y17_N6
cyclone_lcell \w_o_address~32 (
// Equation(s):
// \w_o_address~32_combout  = (\Z80|selah[1]~3_combout  & ((\Z80|reg_h|Mux3~1 ) # ((\Z80|selah[0]~1_combout )))) # (!\Z80|selah[1]~3_combout  & (((!\Z80|selah[0]~1_combout  & \Z80|reg_b|q[4]~4 ))))

	.clk(gnd),
	.dataa(\Z80|selah[1]~3_combout ),
	.datab(\Z80|reg_h|Mux3~1 ),
	.datac(\Z80|selah[0]~1_combout ),
	.datad(\Z80|reg_b|q[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~32 .lut_mask = "ada8";
defparam \w_o_address~32 .operation_mode = "normal";
defparam \w_o_address~32 .output_mode = "comb_only";
defparam \w_o_address~32 .register_cascade_mode = "off";
defparam \w_o_address~32 .sum_lutc_input = "datac";
defparam \w_o_address~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N6
cyclone_lcell \w_o_address~33 (
// Equation(s):
// \w_o_address~33_combout  = (\w_o_address~32_combout  & ((\Z80|reg_sph|q [4]) # ((!\Z80|selah[0]~1_combout )))) # (!\w_o_address~32_combout  & (((\Z80|selah[0]~1_combout  & \Z80|reg_d|q[4]~4 ))))

	.clk(gnd),
	.dataa(\w_o_address~32_combout ),
	.datab(\Z80|reg_sph|q [4]),
	.datac(\Z80|selah[0]~1_combout ),
	.datad(\Z80|reg_d|q[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~33 .lut_mask = "da8a";
defparam \w_o_address~33 .operation_mode = "normal";
defparam \w_o_address~33 .output_mode = "comb_only";
defparam \w_o_address~33 .register_cascade_mode = "off";
defparam \w_o_address~33 .sum_lutc_input = "datac";
defparam \w_o_address~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N5
cyclone_lcell \w_o_address~34 (
// Equation(s):
// \w_o_address~34_combout  = (\Z80|selah[1]~3_combout  & (((\Z80|selah[0]~1_combout )))) # (!\Z80|selah[1]~3_combout  & ((\Z80|selah[0]~1_combout  & (\Z80|reg_adrh|q [4])) # (!\Z80|selah[0]~1_combout  & ((\Z80|reg_pch|q [4])))))

	.clk(gnd),
	.dataa(\Z80|selah[1]~3_combout ),
	.datab(\Z80|reg_adrh|q [4]),
	.datac(\Z80|selah[0]~1_combout ),
	.datad(\Z80|reg_pch|q [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~34 .lut_mask = "e5e0";
defparam \w_o_address~34 .operation_mode = "normal";
defparam \w_o_address~34 .output_mode = "comb_only";
defparam \w_o_address~34 .register_cascade_mode = "off";
defparam \w_o_address~34 .sum_lutc_input = "datac";
defparam \w_o_address~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N9
cyclone_lcell \w_o_address~35 (
// Equation(s):
// \w_o_address~35_combout  = (\Z80|selah[1]~3_combout  & ((\w_o_address~34_combout  & ((\Z80|reg_i|q [4]))) # (!\w_o_address~34_combout  & (\Z80|reg_r|q[4]~COMBOUT )))) # (!\Z80|selah[1]~3_combout  & (((\w_o_address~34_combout ))))

	.clk(gnd),
	.dataa(\Z80|selah[1]~3_combout ),
	.datab(\Z80|reg_r|q[4]~COMBOUT ),
	.datac(\Z80|reg_i|q [4]),
	.datad(\w_o_address~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~35 .lut_mask = "f588";
defparam \w_o_address~35 .operation_mode = "normal";
defparam \w_o_address~35 .output_mode = "comb_only";
defparam \w_o_address~35 .register_cascade_mode = "off";
defparam \w_o_address~35 .sum_lutc_input = "datac";
defparam \w_o_address~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y20_N7
cyclone_lcell \w_o_address~36 (
// Equation(s):
// \w_o_address~36_combout  = (\Z80|seq|busack~regout ) # ((\Z80|selal[2]~7_combout  & (\w_o_address~33_combout )) # (!\Z80|selal[2]~7_combout  & ((\w_o_address~35_combout ))))

	.clk(gnd),
	.dataa(\w_o_address~33_combout ),
	.datab(\Z80|selal[2]~7_combout ),
	.datac(\w_o_address~35_combout ),
	.datad(\Z80|seq|busack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~36 .lut_mask = "ffb8";
defparam \w_o_address~36 .operation_mode = "normal";
defparam \w_o_address~36 .output_mode = "comb_only";
defparam \w_o_address~36 .register_cascade_mode = "off";
defparam \w_o_address~36 .sum_lutc_input = "datac";
defparam \w_o_address~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N1
cyclone_lcell \w_o_address~39 (
// Equation(s):
// \w_o_address~39_combout  = (\Z80|selah[0]~1_combout  & ((\Z80|reg_adrh|q [5]) # ((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & (((!\Z80|selah[1]~3_combout  & \Z80|reg_pch|q [5]))))

	.clk(gnd),
	.dataa(\Z80|reg_adrh|q [5]),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_pch|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~39 .lut_mask = "cbc8";
defparam \w_o_address~39 .operation_mode = "normal";
defparam \w_o_address~39 .output_mode = "comb_only";
defparam \w_o_address~39 .register_cascade_mode = "off";
defparam \w_o_address~39 .sum_lutc_input = "datac";
defparam \w_o_address~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N2
cyclone_lcell \w_o_address~40 (
// Equation(s):
// \w_o_address~40_combout  = (\Z80|selah[1]~3_combout  & ((\w_o_address~39_combout  & ((\Z80|reg_i|q [5]))) # (!\w_o_address~39_combout  & (\Z80|reg_r|q[5]~COMBOUT )))) # (!\Z80|selah[1]~3_combout  & (((\w_o_address~39_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[5]~COMBOUT ),
	.datab(\Z80|selah[1]~3_combout ),
	.datac(\Z80|reg_i|q [5]),
	.datad(\w_o_address~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~40 .lut_mask = "f388";
defparam \w_o_address~40 .operation_mode = "normal";
defparam \w_o_address~40 .output_mode = "comb_only";
defparam \w_o_address~40 .register_cascade_mode = "off";
defparam \w_o_address~40 .sum_lutc_input = "datac";
defparam \w_o_address~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N3
cyclone_lcell \w_o_address~37 (
// Equation(s):
// \w_o_address~37_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & ((\Z80|selah[1]~3_combout  & (\Z80|reg_h|Mux2~1 )) # (!\Z80|selah[1]~3_combout  & ((\Z80|reg_b|q[5]~5 )))))

	.clk(gnd),
	.dataa(\Z80|selah[0]~1_combout ),
	.datab(\Z80|reg_h|Mux2~1 ),
	.datac(\Z80|reg_b|q[5]~5 ),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~37 .lut_mask = "ee50";
defparam \w_o_address~37 .operation_mode = "normal";
defparam \w_o_address~37 .output_mode = "comb_only";
defparam \w_o_address~37 .register_cascade_mode = "off";
defparam \w_o_address~37 .sum_lutc_input = "datac";
defparam \w_o_address~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y14_N6
cyclone_lcell \w_o_address~38 (
// Equation(s):
// \w_o_address~38_combout  = (\w_o_address~37_combout  & (((\Z80|reg_sph|q [5]) # (!\Z80|selah[0]~1_combout )))) # (!\w_o_address~37_combout  & (\Z80|reg_d|q[5]~5  & (\Z80|selah[0]~1_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[5]~5 ),
	.datab(\w_o_address~37_combout ),
	.datac(\Z80|selah[0]~1_combout ),
	.datad(\Z80|reg_sph|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~38 .lut_mask = "ec2c";
defparam \w_o_address~38 .operation_mode = "normal";
defparam \w_o_address~38 .output_mode = "comb_only";
defparam \w_o_address~38 .register_cascade_mode = "off";
defparam \w_o_address~38 .sum_lutc_input = "datac";
defparam \w_o_address~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N6
cyclone_lcell \w_o_address~41 (
// Equation(s):
// \w_o_address~41_combout  = (\Z80|seq|busack~regout ) # ((\Z80|selal[2]~7_combout  & ((\w_o_address~38_combout ))) # (!\Z80|selal[2]~7_combout  & (\w_o_address~40_combout )))

	.clk(gnd),
	.dataa(\w_o_address~40_combout ),
	.datab(\w_o_address~38_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\Z80|seq|busack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~41 .lut_mask = "ffca";
defparam \w_o_address~41 .operation_mode = "normal";
defparam \w_o_address~41 .output_mode = "comb_only";
defparam \w_o_address~41 .register_cascade_mode = "off";
defparam \w_o_address~41 .sum_lutc_input = "datac";
defparam \w_o_address~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N3
cyclone_lcell \w_o_address~44 (
// Equation(s):
// \w_o_address~44_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|reg_adrh|q [6]) # (\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & (\Z80|reg_pch|q [6] & ((!\Z80|selah[1]~3_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [6]),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_adrh|q [6]),
	.datad(\Z80|selah[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~44 .lut_mask = "cce2";
defparam \w_o_address~44 .operation_mode = "normal";
defparam \w_o_address~44 .output_mode = "comb_only";
defparam \w_o_address~44 .register_cascade_mode = "off";
defparam \w_o_address~44 .sum_lutc_input = "datac";
defparam \w_o_address~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N8
cyclone_lcell \w_o_address~45 (
// Equation(s):
// \w_o_address~45_combout  = (\Z80|selah[1]~3_combout  & ((\w_o_address~44_combout  & ((\Z80|reg_i|q [6]))) # (!\w_o_address~44_combout  & (\Z80|reg_r|q[6]~COMBOUT )))) # (!\Z80|selah[1]~3_combout  & (((\w_o_address~44_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_r|q[6]~COMBOUT ),
	.datab(\Z80|selah[1]~3_combout ),
	.datac(\Z80|reg_i|q [6]),
	.datad(\w_o_address~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~45 .lut_mask = "f388";
defparam \w_o_address~45 .operation_mode = "normal";
defparam \w_o_address~45 .output_mode = "comb_only";
defparam \w_o_address~45 .register_cascade_mode = "off";
defparam \w_o_address~45 .sum_lutc_input = "datac";
defparam \w_o_address~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N3
cyclone_lcell \w_o_address~42 (
// Equation(s):
// \w_o_address~42_combout  = (\Z80|selah[1]~3_combout  & ((\Z80|reg_h|Mux1~1 ) # ((\Z80|selah[0]~1_combout )))) # (!\Z80|selah[1]~3_combout  & (((!\Z80|selah[0]~1_combout  & \Z80|reg_b|q[6]~6 ))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux1~1 ),
	.datab(\Z80|selah[1]~3_combout ),
	.datac(\Z80|selah[0]~1_combout ),
	.datad(\Z80|reg_b|q[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~42 .lut_mask = "cbc8";
defparam \w_o_address~42 .operation_mode = "normal";
defparam \w_o_address~42 .output_mode = "comb_only";
defparam \w_o_address~42 .register_cascade_mode = "off";
defparam \w_o_address~42 .sum_lutc_input = "datac";
defparam \w_o_address~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N6
cyclone_lcell \w_o_address~43 (
// Equation(s):
// \w_o_address~43_combout  = (\Z80|selah[0]~1_combout  & ((\w_o_address~42_combout  & (\Z80|reg_sph|q [6])) # (!\w_o_address~42_combout  & ((\Z80|reg_d|q[6]~6 ))))) # (!\Z80|selah[0]~1_combout  & (\w_o_address~42_combout ))

	.clk(gnd),
	.dataa(\Z80|selah[0]~1_combout ),
	.datab(\w_o_address~42_combout ),
	.datac(\Z80|reg_sph|q [6]),
	.datad(\Z80|reg_d|q[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~43 .lut_mask = "e6c4";
defparam \w_o_address~43 .operation_mode = "normal";
defparam \w_o_address~43 .output_mode = "comb_only";
defparam \w_o_address~43 .register_cascade_mode = "off";
defparam \w_o_address~43 .sum_lutc_input = "datac";
defparam \w_o_address~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N9
cyclone_lcell \w_o_address~46 (
// Equation(s):
// \w_o_address~46_combout  = (\Z80|seq|busack~regout ) # ((\Z80|selal[2]~7_combout  & ((\w_o_address~43_combout ))) # (!\Z80|selal[2]~7_combout  & (\w_o_address~45_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\w_o_address~45_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\w_o_address~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~46 .lut_mask = "feae";
defparam \w_o_address~46 .operation_mode = "normal";
defparam \w_o_address~46 .output_mode = "comb_only";
defparam \w_o_address~46 .register_cascade_mode = "off";
defparam \w_o_address~46 .sum_lutc_input = "datac";
defparam \w_o_address~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y18_N9
cyclone_lcell \Z80|Mux8~2 (
// Equation(s):
// \Z80|Mux8~2_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout ) # (\Z80|reg_adrh|q [7])))) # (!\Z80|selah[0]~1_combout  & (\Z80|reg_pch|q [7] & (!\Z80|selah[1]~3_combout )))

	.clk(gnd),
	.dataa(\Z80|reg_pch|q [7]),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_adrh|q [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux8~2 .lut_mask = "cec2";
defparam \Z80|Mux8~2 .operation_mode = "normal";
defparam \Z80|Mux8~2 .output_mode = "comb_only";
defparam \Z80|Mux8~2 .register_cascade_mode = "off";
defparam \Z80|Mux8~2 .sum_lutc_input = "datac";
defparam \Z80|Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N8
cyclone_lcell \Z80|Mux8~3 (
// Equation(s):
// \Z80|Mux8~3_combout  = (\Z80|Mux8~2_combout  & ((\Z80|reg_i|q [7]) # ((!\Z80|selah[1]~3_combout )))) # (!\Z80|Mux8~2_combout  & (((\Z80|selah[1]~3_combout  & \Z80|reg_r|q[7]~COMBOUT ))))

	.clk(gnd),
	.dataa(\Z80|reg_i|q [7]),
	.datab(\Z80|Mux8~2_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_r|q[7]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux8~3 .lut_mask = "bc8c";
defparam \Z80|Mux8~3 .operation_mode = "normal";
defparam \Z80|Mux8~3 .output_mode = "comb_only";
defparam \Z80|Mux8~3 .register_cascade_mode = "off";
defparam \Z80|Mux8~3 .sum_lutc_input = "datac";
defparam \Z80|Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N1
cyclone_lcell \Z80|Mux8~0 (
// Equation(s):
// \Z80|Mux8~0_combout  = (\Z80|selah[0]~1_combout  & (((\Z80|selah[1]~3_combout )))) # (!\Z80|selah[0]~1_combout  & ((\Z80|selah[1]~3_combout  & (\Z80|reg_h|Mux0~1 )) # (!\Z80|selah[1]~3_combout  & ((\Z80|reg_b|q[7]~7 )))))

	.clk(gnd),
	.dataa(\Z80|reg_h|Mux0~1 ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|selah[1]~3_combout ),
	.datad(\Z80|reg_b|q[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux8~0 .lut_mask = "e3e0";
defparam \Z80|Mux8~0 .operation_mode = "normal";
defparam \Z80|Mux8~0 .output_mode = "comb_only";
defparam \Z80|Mux8~0 .register_cascade_mode = "off";
defparam \Z80|Mux8~0 .sum_lutc_input = "datac";
defparam \Z80|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N2
cyclone_lcell \Z80|Mux8~1 (
// Equation(s):
// \Z80|Mux8~1_combout  = (\Z80|selah[0]~1_combout  & ((\Z80|Mux8~0_combout  & ((\Z80|reg_sph|q [7]))) # (!\Z80|Mux8~0_combout  & (\Z80|reg_d|q[7]~7 )))) # (!\Z80|selah[0]~1_combout  & (((\Z80|Mux8~0_combout ))))

	.clk(gnd),
	.dataa(\Z80|reg_d|q[7]~7 ),
	.datab(\Z80|selah[0]~1_combout ),
	.datac(\Z80|reg_sph|q [7]),
	.datad(\Z80|Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux8~1 .lut_mask = "f388";
defparam \Z80|Mux8~1 .operation_mode = "normal";
defparam \Z80|Mux8~1 .output_mode = "comb_only";
defparam \Z80|Mux8~1 .register_cascade_mode = "off";
defparam \Z80|Mux8~1 .sum_lutc_input = "datac";
defparam \Z80|Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N2
cyclone_lcell \w_o_address~47 (
// Equation(s):
// \w_o_address~47_combout  = (\Z80|seq|busack~regout ) # ((\Z80|selal[2]~7_combout  & ((\Z80|Mux8~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux8~3_combout )))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\Z80|Mux8~3_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\Z80|Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_o_address~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_o_address~47 .lut_mask = "feae";
defparam \w_o_address~47 .operation_mode = "normal";
defparam \w_o_address~47 .output_mode = "comb_only";
defparam \w_o_address~47 .register_cascade_mode = "off";
defparam \w_o_address~47 .sum_lutc_input = "datac";
defparam \w_o_address~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N6
cyclone_lcell \w_romram_n_oe~0 (
// Equation(s):
// \w_romram_n_oe~0_combout  = (!\Z80|seq|busack~regout  & ((\Z80|seq|Equal0~0_combout ) # ((\Z80|seq|state [3] & !\Z80|seq|Equal3~5_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|Equal0~0_combout ),
	.datab(\Z80|seq|busack~regout ),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|Equal3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_romram_n_oe~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_romram_n_oe~0 .lut_mask = "2232";
defparam \w_romram_n_oe~0 .operation_mode = "normal";
defparam \w_romram_n_oe~0 .output_mode = "comb_only";
defparam \w_romram_n_oe~0 .register_cascade_mode = "off";
defparam \w_romram_n_oe~0 .sum_lutc_input = "datac";
defparam \w_romram_n_oe~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N7
cyclone_lcell \w_ram_n_we~0 (
// Equation(s):
// \w_ram_n_we~0_combout  = (\Z80|seq|Equal0~0_combout ) # ((\Z80|seq|busack~regout ) # ((\Z80|seq|Equal3~5_combout ) # (!\Z80|seq|state [3])))

	.clk(gnd),
	.dataa(\Z80|seq|Equal0~0_combout ),
	.datab(\Z80|seq|busack~regout ),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|seq|Equal3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_ram_n_we~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_ram_n_we~0 .lut_mask = "ffef";
defparam \w_ram_n_we~0 .operation_mode = "normal";
defparam \w_ram_n_we~0 .output_mode = "comb_only";
defparam \w_ram_n_we~0 .register_cascade_mode = "off";
defparam \w_ram_n_we~0 .sum_lutc_input = "datac";
defparam \w_ram_n_we~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N3
cyclone_lcell \Z80|Mux8~4 (
// Equation(s):
// \Z80|Mux8~4_combout  = ((\Z80|selal[2]~7_combout  & ((\Z80|Mux8~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux8~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Z80|Mux8~3_combout ),
	.datac(\Z80|selal[2]~7_combout ),
	.datad(\Z80|Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Z80|Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Z80|Mux8~4 .lut_mask = "fc0c";
defparam \Z80|Mux8~4 .operation_mode = "normal";
defparam \Z80|Mux8~4 .output_mode = "comb_only";
defparam \Z80|Mux8~4 .register_cascade_mode = "off";
defparam \Z80|Mux8~4 .sum_lutc_input = "datac";
defparam \Z80|Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N4
cyclone_lcell \w_ram_n_ce~0 (
// Equation(s):
// \w_ram_n_ce~0_combout  = (!\Z80|seq|busack~regout  & (((\Z80|seq|Equal0~0_combout ) # (!\Z80|Mux8~4_combout ))))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(vcc),
	.datac(\Z80|seq|Equal0~0_combout ),
	.datad(\Z80|Mux8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_ram_n_ce~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_ram_n_ce~0 .lut_mask = "5055";
defparam \w_ram_n_ce~0 .operation_mode = "normal";
defparam \w_ram_n_ce~0 .output_mode = "comb_only";
defparam \w_ram_n_ce~0 .register_cascade_mode = "off";
defparam \w_ram_n_ce~0 .sum_lutc_input = "datac";
defparam \w_ram_n_ce~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N1
cyclone_lcell \crtc|colormode (
// Equation(s):
// \crtc|colormode~regout  = DFFEAS((((!\Z80|Mux6~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \comb~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Z80|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|colormode~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colormode .lut_mask = "00ff";
defparam \crtc|colormode .operation_mode = "normal";
defparam \crtc|colormode .output_mode = "reg_only";
defparam \crtc|colormode .register_cascade_mode = "off";
defparam \crtc|colormode .sum_lutc_input = "datac";
defparam \crtc|colormode .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y18_N9
cyclone_lcell \crtc|always3~2 (
// Equation(s):
// \crtc|always3~2_combout  = (\crtc|dotcnt [2] & (\crtc|dotcnt [1] & (!\crtc|hvalid~1  & \crtc|dotcnt [0])))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|dotcnt [1]),
	.datac(\crtc|hvalid~1 ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always3~2 .lut_mask = "0800";
defparam \crtc|always3~2 .operation_mode = "normal";
defparam \crtc|always3~2 .output_mode = "comb_only";
defparam \crtc|always3~2 .register_cascade_mode = "off";
defparam \crtc|always3~2 .sum_lutc_input = "datac";
defparam \crtc|always3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y17_N1
cyclone_lcell \crtc|text_adr[0] (
// Equation(s):
// \crtc|text_adr [0] = DFFEAS(\crtc|text_adr [0] $ ((\crtc|always3~2_combout )), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )
// \crtc|text_adr[0]~3  = CARRY((\crtc|text_adr [0] & (\crtc|always3~2_combout )))
// \crtc|text_adr[0]~3COUT1_21  = CARRY((\crtc|text_adr [0] & (\crtc|always3~2_combout )))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [0]),
	.datab(\crtc|always3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [0]),
	.cout(),
	.cout0(\crtc|text_adr[0]~3 ),
	.cout1(\crtc|text_adr[0]~3COUT1_21 ));
// synopsys translate_off
defparam \crtc|text_adr[0] .lut_mask = "6688";
defparam \crtc|text_adr[0] .operation_mode = "arithmetic";
defparam \crtc|text_adr[0] .output_mode = "reg_only";
defparam \crtc|text_adr[0] .register_cascade_mode = "off";
defparam \crtc|text_adr[0] .sum_lutc_input = "datac";
defparam \crtc|text_adr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N9
cyclone_lcell \crtc|rowbuf_adr[0]~0 (
// Equation(s):
// \crtc|rowbuf_adr[0]~0_combout  = (\crtc|dotcnt [2] & (((\crtc|text_adr [0])))) # (!\crtc|dotcnt [2] & (((\crtc|dotcnt [1]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(vcc),
	.datac(\crtc|dotcnt [1]),
	.datad(\crtc|text_adr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[0]~0 .lut_mask = "fa50";
defparam \crtc|rowbuf_adr[0]~0 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[0]~0 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[0]~0 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[0]~0 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y17_N2
cyclone_lcell \crtc|text_adr[1] (
// Equation(s):
// \crtc|text_adr [1] = DFFEAS(\crtc|text_adr [1] $ ((((\crtc|text_adr[0]~3 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )
// \crtc|text_adr[1]~1  = CARRY(((!\crtc|text_adr[0]~3 )) # (!\crtc|text_adr [1]))
// \crtc|text_adr[1]~1COUT1_23  = CARRY(((!\crtc|text_adr[0]~3COUT1_21 )) # (!\crtc|text_adr [1]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|text_adr[0]~3 ),
	.cin1(\crtc|text_adr[0]~3COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [1]),
	.cout(),
	.cout0(\crtc|text_adr[1]~1 ),
	.cout1(\crtc|text_adr[1]~1COUT1_23 ));
// synopsys translate_off
defparam \crtc|text_adr[1] .cin0_used = "true";
defparam \crtc|text_adr[1] .cin1_used = "true";
defparam \crtc|text_adr[1] .lut_mask = "5a5f";
defparam \crtc|text_adr[1] .operation_mode = "arithmetic";
defparam \crtc|text_adr[1] .output_mode = "reg_only";
defparam \crtc|text_adr[1] .register_cascade_mode = "off";
defparam \crtc|text_adr[1] .sum_lutc_input = "cin";
defparam \crtc|text_adr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N3
cyclone_lcell \crtc|text_adr[2] (
// Equation(s):
// \crtc|text_adr [2] = DFFEAS((\crtc|text_adr [2] $ ((!\crtc|text_adr[1]~1 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )
// \crtc|text_adr[2]~11  = CARRY(((\crtc|text_adr [2] & !\crtc|text_adr[1]~1 )))
// \crtc|text_adr[2]~11COUT1_25  = CARRY(((\crtc|text_adr [2] & !\crtc|text_adr[1]~1COUT1_23 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|text_adr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|text_adr[1]~1 ),
	.cin1(\crtc|text_adr[1]~1COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [2]),
	.cout(),
	.cout0(\crtc|text_adr[2]~11 ),
	.cout1(\crtc|text_adr[2]~11COUT1_25 ));
// synopsys translate_off
defparam \crtc|text_adr[2] .cin0_used = "true";
defparam \crtc|text_adr[2] .cin1_used = "true";
defparam \crtc|text_adr[2] .lut_mask = "c30c";
defparam \crtc|text_adr[2] .operation_mode = "arithmetic";
defparam \crtc|text_adr[2] .output_mode = "reg_only";
defparam \crtc|text_adr[2] .register_cascade_mode = "off";
defparam \crtc|text_adr[2] .sum_lutc_input = "cin";
defparam \crtc|text_adr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N4
cyclone_lcell \crtc|text_adr[3] (
// Equation(s):
// \crtc|text_adr [3] = DFFEAS((\crtc|text_adr [3] $ ((\crtc|text_adr[2]~11 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )
// \crtc|text_adr[3]~9  = CARRY(((!\crtc|text_adr[2]~11COUT1_25 ) # (!\crtc|text_adr [3])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|text_adr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|text_adr[2]~11 ),
	.cin1(\crtc|text_adr[2]~11COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [3]),
	.cout(\crtc|text_adr[3]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|text_adr[3] .cin0_used = "true";
defparam \crtc|text_adr[3] .cin1_used = "true";
defparam \crtc|text_adr[3] .lut_mask = "3c3f";
defparam \crtc|text_adr[3] .operation_mode = "arithmetic";
defparam \crtc|text_adr[3] .output_mode = "reg_only";
defparam \crtc|text_adr[3] .register_cascade_mode = "off";
defparam \crtc|text_adr[3] .sum_lutc_input = "cin";
defparam \crtc|text_adr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y17_N1
cyclone_lcell \crtc|atr_adr[0] (
// Equation(s):
// \crtc|atr_adr [0] = DFFEAS(\crtc|atr_adr [0] $ ((\crtc|always4~5_combout )), GLOBAL(\I_CLK_21M~combout ), VCC, , , \~GND~combout , , , \crtc|Equal15~2_combout )
// \crtc|atr_adr[0]~1  = CARRY((\crtc|atr_adr [0] & (\crtc|always4~5_combout )))
// \crtc|atr_adr[0]~1COUT1_18  = CARRY((\crtc|atr_adr [0] & (\crtc|always4~5_combout )))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|atr_adr [0]),
	.datab(\crtc|always4~5_combout ),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\crtc|Equal15~2_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_adr [0]),
	.cout(),
	.cout0(\crtc|atr_adr[0]~1 ),
	.cout1(\crtc|atr_adr[0]~1COUT1_18 ));
// synopsys translate_off
defparam \crtc|atr_adr[0] .lut_mask = "6688";
defparam \crtc|atr_adr[0] .operation_mode = "arithmetic";
defparam \crtc|atr_adr[0] .output_mode = "reg_only";
defparam \crtc|atr_adr[0] .register_cascade_mode = "off";
defparam \crtc|atr_adr[0] .sum_lutc_input = "datac";
defparam \crtc|atr_adr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y17_N2
cyclone_lcell \crtc|atr_adr[1] (
// Equation(s):
// \crtc|atr_adr [1] = DFFEAS(\crtc|atr_adr [1] $ ((((\crtc|atr_adr[0]~1 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , \~GND~combout , , , \crtc|Equal15~2_combout )
// \crtc|atr_adr[1]~3  = CARRY(((!\crtc|atr_adr[0]~1 )) # (!\crtc|atr_adr [1]))
// \crtc|atr_adr[1]~3COUT1_20  = CARRY(((!\crtc|atr_adr[0]~1COUT1_18 )) # (!\crtc|atr_adr [1]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|atr_adr [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\crtc|Equal15~2_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|atr_adr[0]~1 ),
	.cin1(\crtc|atr_adr[0]~1COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_adr [1]),
	.cout(),
	.cout0(\crtc|atr_adr[1]~3 ),
	.cout1(\crtc|atr_adr[1]~3COUT1_20 ));
// synopsys translate_off
defparam \crtc|atr_adr[1] .cin0_used = "true";
defparam \crtc|atr_adr[1] .cin1_used = "true";
defparam \crtc|atr_adr[1] .lut_mask = "5a5f";
defparam \crtc|atr_adr[1] .operation_mode = "arithmetic";
defparam \crtc|atr_adr[1] .output_mode = "reg_only";
defparam \crtc|atr_adr[1] .register_cascade_mode = "off";
defparam \crtc|atr_adr[1] .sum_lutc_input = "cin";
defparam \crtc|atr_adr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y17_N7
cyclone_lcell \crtc|rowbuf_adr[2]~2 (
// Equation(s):
// \crtc|rowbuf_adr[2]~2_combout  = (\crtc|dotcnt [2] & (((\crtc|text_adr [2])))) # (!\crtc|dotcnt [2] & (((\crtc|atr_adr [1]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(vcc),
	.datac(\crtc|atr_adr [1]),
	.datad(\crtc|text_adr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[2]~2 .lut_mask = "fa50";
defparam \crtc|rowbuf_adr[2]~2 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[2]~2 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[2]~2 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[2]~2 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y17_N3
cyclone_lcell \crtc|atr_adr[2] (
// Equation(s):
// \crtc|atr_adr [2] = DFFEAS((\crtc|atr_adr [2] $ ((!\crtc|atr_adr[1]~3 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , \~GND~combout , , , \crtc|Equal15~2_combout )
// \crtc|atr_adr[2]~5  = CARRY(((\crtc|atr_adr [2] & !\crtc|atr_adr[1]~3 )))
// \crtc|atr_adr[2]~5COUT1_22  = CARRY(((\crtc|atr_adr [2] & !\crtc|atr_adr[1]~3COUT1_20 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|atr_adr [2]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\crtc|Equal15~2_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|atr_adr[1]~3 ),
	.cin1(\crtc|atr_adr[1]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_adr [2]),
	.cout(),
	.cout0(\crtc|atr_adr[2]~5 ),
	.cout1(\crtc|atr_adr[2]~5COUT1_22 ));
// synopsys translate_off
defparam \crtc|atr_adr[2] .cin0_used = "true";
defparam \crtc|atr_adr[2] .cin1_used = "true";
defparam \crtc|atr_adr[2] .lut_mask = "c30c";
defparam \crtc|atr_adr[2] .operation_mode = "arithmetic";
defparam \crtc|atr_adr[2] .output_mode = "reg_only";
defparam \crtc|atr_adr[2] .register_cascade_mode = "off";
defparam \crtc|atr_adr[2] .sum_lutc_input = "cin";
defparam \crtc|atr_adr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N8
cyclone_lcell \crtc|rowbuf_adr[3]~3 (
// Equation(s):
// \crtc|rowbuf_adr[3]~3_combout  = ((\crtc|dotcnt [2] & ((\crtc|text_adr [3]))) # (!\crtc|dotcnt [2] & (\crtc|atr_adr [2])))

	.clk(gnd),
	.dataa(\crtc|atr_adr [2]),
	.datab(vcc),
	.datac(\crtc|text_adr [3]),
	.datad(\crtc|dotcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[3]~3 .lut_mask = "f0aa";
defparam \crtc|rowbuf_adr[3]~3 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[3]~3 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[3]~3 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[3]~3 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y17_N4
cyclone_lcell \crtc|atr_adr[3] (
// Equation(s):
// \crtc|atr_adr [3] = DFFEAS((\crtc|atr_adr [3] $ ((\crtc|atr_adr[2]~5 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , VCC, , , \crtc|Equal15~2_combout )
// \crtc|atr_adr[3]~7  = CARRY(((!\crtc|atr_adr[2]~5COUT1_22 ) # (!\crtc|atr_adr [3])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|atr_adr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\crtc|Equal15~2_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\crtc|atr_adr[2]~5 ),
	.cin1(\crtc|atr_adr[2]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_adr [3]),
	.cout(\crtc|atr_adr[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_adr[3] .cin0_used = "true";
defparam \crtc|atr_adr[3] .cin1_used = "true";
defparam \crtc|atr_adr[3] .lut_mask = "3c3f";
defparam \crtc|atr_adr[3] .operation_mode = "arithmetic";
defparam \crtc|atr_adr[3] .output_mode = "reg_only";
defparam \crtc|atr_adr[3] .register_cascade_mode = "off";
defparam \crtc|atr_adr[3] .sum_lutc_input = "cin";
defparam \crtc|atr_adr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N5
cyclone_lcell \crtc|text_adr[4] (
// Equation(s):
// \crtc|text_adr [4] = DFFEAS((\crtc|text_adr [4] $ ((!\crtc|text_adr[3]~9 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )
// \crtc|text_adr[4]~7  = CARRY(((\crtc|text_adr [4] & !\crtc|text_adr[3]~9 )))
// \crtc|text_adr[4]~7COUT1_27  = CARRY(((\crtc|text_adr [4] & !\crtc|text_adr[3]~9 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|text_adr [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|text_adr[3]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [4]),
	.cout(),
	.cout0(\crtc|text_adr[4]~7 ),
	.cout1(\crtc|text_adr[4]~7COUT1_27 ));
// synopsys translate_off
defparam \crtc|text_adr[4] .cin_used = "true";
defparam \crtc|text_adr[4] .lut_mask = "c30c";
defparam \crtc|text_adr[4] .operation_mode = "arithmetic";
defparam \crtc|text_adr[4] .output_mode = "reg_only";
defparam \crtc|text_adr[4] .register_cascade_mode = "off";
defparam \crtc|text_adr[4] .sum_lutc_input = "cin";
defparam \crtc|text_adr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y17_N8
cyclone_lcell \crtc|rowbuf_adr[4]~4 (
// Equation(s):
// \crtc|rowbuf_adr[4]~4_combout  = ((\crtc|dotcnt [2] & ((\crtc|text_adr [4]))) # (!\crtc|dotcnt [2] & (\crtc|atr_adr [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|atr_adr [3]),
	.datac(\crtc|text_adr [4]),
	.datad(\crtc|dotcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[4]~4 .lut_mask = "f0cc";
defparam \crtc|rowbuf_adr[4]~4 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[4]~4 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[4]~4 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[4]~4 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y17_N5
cyclone_lcell \crtc|atr_adr[4] (
// Equation(s):
// \crtc|atr_adr [4] = DFFEAS((\crtc|atr_adr [4] $ ((!\crtc|atr_adr[3]~7 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , \~GND~combout , , , \crtc|Equal15~2_combout )
// \crtc|atr_adr[4]~9  = CARRY(((\crtc|atr_adr [4] & !\crtc|atr_adr[3]~7 )))
// \crtc|atr_adr[4]~9COUT1_24  = CARRY(((\crtc|atr_adr [4] & !\crtc|atr_adr[3]~7 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|atr_adr [4]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\crtc|Equal15~2_combout ),
	.ena(vcc),
	.cin(\crtc|atr_adr[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_adr [4]),
	.cout(),
	.cout0(\crtc|atr_adr[4]~9 ),
	.cout1(\crtc|atr_adr[4]~9COUT1_24 ));
// synopsys translate_off
defparam \crtc|atr_adr[4] .cin_used = "true";
defparam \crtc|atr_adr[4] .lut_mask = "c30c";
defparam \crtc|atr_adr[4] .operation_mode = "arithmetic";
defparam \crtc|atr_adr[4] .output_mode = "reg_only";
defparam \crtc|atr_adr[4] .register_cascade_mode = "off";
defparam \crtc|atr_adr[4] .sum_lutc_input = "cin";
defparam \crtc|atr_adr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N6
cyclone_lcell \crtc|text_adr[5] (
// Equation(s):
// \crtc|text_adr [5] = DFFEAS(\crtc|text_adr [5] $ (((((!\crtc|text_adr[3]~9  & \crtc|text_adr[4]~7 ) # (\crtc|text_adr[3]~9  & \crtc|text_adr[4]~7COUT1_27 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )
// \crtc|text_adr[5]~5  = CARRY(((!\crtc|text_adr[4]~7 )) # (!\crtc|text_adr [5]))
// \crtc|text_adr[5]~5COUT1_29  = CARRY(((!\crtc|text_adr[4]~7COUT1_27 )) # (!\crtc|text_adr [5]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|text_adr[3]~9 ),
	.cin0(\crtc|text_adr[4]~7 ),
	.cin1(\crtc|text_adr[4]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [5]),
	.cout(),
	.cout0(\crtc|text_adr[5]~5 ),
	.cout1(\crtc|text_adr[5]~5COUT1_29 ));
// synopsys translate_off
defparam \crtc|text_adr[5] .cin0_used = "true";
defparam \crtc|text_adr[5] .cin1_used = "true";
defparam \crtc|text_adr[5] .cin_used = "true";
defparam \crtc|text_adr[5] .lut_mask = "5a5f";
defparam \crtc|text_adr[5] .operation_mode = "arithmetic";
defparam \crtc|text_adr[5] .output_mode = "reg_only";
defparam \crtc|text_adr[5] .register_cascade_mode = "off";
defparam \crtc|text_adr[5] .sum_lutc_input = "cin";
defparam \crtc|text_adr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y17_N9
cyclone_lcell \crtc|rowbuf_adr[5]~5 (
// Equation(s):
// \crtc|rowbuf_adr[5]~5_combout  = (\crtc|dotcnt [2] & (((\crtc|text_adr [5])))) # (!\crtc|dotcnt [2] & (\crtc|atr_adr [4]))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|atr_adr [4]),
	.datac(vcc),
	.datad(\crtc|text_adr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[5]~5 .lut_mask = "ee44";
defparam \crtc|rowbuf_adr[5]~5 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[5]~5 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[5]~5 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[5]~5 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y17_N7
cyclone_lcell \crtc|text_adr[6] (
// Equation(s):
// \crtc|text_adr [6] = DFFEAS(\crtc|text_adr [6] $ ((((!(!\crtc|text_adr[3]~9  & \crtc|text_adr[5]~5 ) # (\crtc|text_adr[3]~9  & \crtc|text_adr[5]~5COUT1_29 ))))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , \crtc|Equal15~2_combout , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal15~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\crtc|text_adr[3]~9 ),
	.cin0(\crtc|text_adr[5]~5 ),
	.cin1(\crtc|text_adr[5]~5COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|text_adr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|text_adr[6] .cin0_used = "true";
defparam \crtc|text_adr[6] .cin1_used = "true";
defparam \crtc|text_adr[6] .cin_used = "true";
defparam \crtc|text_adr[6] .lut_mask = "a5a5";
defparam \crtc|text_adr[6] .operation_mode = "normal";
defparam \crtc|text_adr[6] .output_mode = "reg_only";
defparam \crtc|text_adr[6] .register_cascade_mode = "off";
defparam \crtc|text_adr[6] .sum_lutc_input = "cin";
defparam \crtc|text_adr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y17_N6
cyclone_lcell \crtc|atr_adr[5] (
// Equation(s):
// \crtc|atr_adr [5] = DFFEAS((((!\crtc|atr_adr[3]~7  & \crtc|atr_adr[4]~9 ) # (\crtc|atr_adr[3]~7  & \crtc|atr_adr[4]~9COUT1_24 ) $ (\crtc|atr_adr [5]))), GLOBAL(\I_CLK_21M~combout ), VCC, , , VCC, , , \crtc|Equal15~2_combout )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|atr_adr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\crtc|Equal15~2_combout ),
	.ena(vcc),
	.cin(\crtc|atr_adr[3]~7 ),
	.cin0(\crtc|atr_adr[4]~9 ),
	.cin1(\crtc|atr_adr[4]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_adr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_adr[5] .cin0_used = "true";
defparam \crtc|atr_adr[5] .cin1_used = "true";
defparam \crtc|atr_adr[5] .cin_used = "true";
defparam \crtc|atr_adr[5] .lut_mask = "0ff0";
defparam \crtc|atr_adr[5] .operation_mode = "normal";
defparam \crtc|atr_adr[5] .output_mode = "reg_only";
defparam \crtc|atr_adr[5] .register_cascade_mode = "off";
defparam \crtc|atr_adr[5] .sum_lutc_input = "cin";
defparam \crtc|atr_adr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y17_N0
cyclone_lcell \crtc|rowbuf_adr[6]~6 (
// Equation(s):
// \crtc|rowbuf_adr[6]~6_combout  = (\crtc|dotcnt [2] & (((\crtc|text_adr [6])))) # (!\crtc|dotcnt [2] & (((\crtc|atr_adr [5]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(vcc),
	.datac(\crtc|text_adr [6]),
	.datad(\crtc|atr_adr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[6]~6 .lut_mask = "f5a0";
defparam \crtc|rowbuf_adr[6]~6 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[6]~6 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[6]~6 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[6]~6 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N8
cyclone_lcell \w_io_data[2]~25 (
// Equation(s):
// \w_io_data[2]~25_combout  = ((\Z80|seq|busack~regout ) # ((\Z80|Mux5~1 ) # (\Z80|seq|Equal3~5_combout ))) # (!\Z80|seq|state [3])

	.clk(gnd),
	.dataa(\Z80|seq|state [3]),
	.datab(\Z80|seq|busack~regout ),
	.datac(\Z80|Mux5~1 ),
	.datad(\Z80|seq|Equal3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[2]~25 .lut_mask = "fffd";
defparam \w_io_data[2]~25 .operation_mode = "normal";
defparam \w_io_data[2]~25 .output_mode = "comb_only";
defparam \w_io_data[2]~25 .register_cascade_mode = "off";
defparam \w_io_data[2]~25 .sum_lutc_input = "datac";
defparam \w_io_data[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N3
cyclone_lcell \w_io_data[1]~26 (
// Equation(s):
// \w_io_data[1]~26_combout  = (\Z80|seq|Equal3~5_combout ) # (((\Z80|Mux6~1 ) # (\Z80|seq|busack~regout )) # (!\Z80|seq|state [3]))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~5_combout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|Mux6~1 ),
	.datad(\Z80|seq|busack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[1]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[1]~26 .lut_mask = "fffb";
defparam \w_io_data[1]~26 .operation_mode = "normal";
defparam \w_io_data[1]~26 .output_mode = "comb_only";
defparam \w_io_data[1]~26 .register_cascade_mode = "off";
defparam \w_io_data[1]~26 .sum_lutc_input = "datac";
defparam \w_io_data[1]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N4
cyclone_lcell \w_io_data[0]~27 (
// Equation(s):
// \w_io_data[0]~27_combout  = (\Z80|seq|Equal3~5_combout ) # ((\Z80|seq|busack~regout ) # ((\Z80|Mux7~1 ) # (!\Z80|seq|state [3])))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~5_combout ),
	.datab(\Z80|seq|busack~regout ),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[0]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[0]~27 .lut_mask = "ffef";
defparam \w_io_data[0]~27 .operation_mode = "normal";
defparam \w_io_data[0]~27 .output_mode = "comb_only";
defparam \w_io_data[0]~27 .register_cascade_mode = "off";
defparam \w_io_data[0]~27 .sum_lutc_input = "datac";
defparam \w_io_data[0]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N9
cyclone_lcell \w_io_data[3]~28 (
// Equation(s):
// \w_io_data[3]~28_combout  = (\Z80|seq|Equal3~5_combout ) # (((\Z80|seq|busack~regout ) # (\Z80|Mux4~1 )) # (!\Z80|seq|state [3]))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~5_combout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[3]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[3]~28 .lut_mask = "fffb";
defparam \w_io_data[3]~28 .operation_mode = "normal";
defparam \w_io_data[3]~28 .output_mode = "comb_only";
defparam \w_io_data[3]~28 .register_cascade_mode = "off";
defparam \w_io_data[3]~28 .sum_lutc_input = "datac";
defparam \w_io_data[3]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y12_N2
cyclone_lcell \w_io_data[4]~29 (
// Equation(s):
// \w_io_data[4]~29_combout  = (\Z80|seq|Equal3~5_combout ) # ((\Z80|seq|busack~regout ) # ((\Z80|Mux3~1 ) # (!\Z80|seq|state [3])))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~5_combout ),
	.datab(\Z80|seq|busack~regout ),
	.datac(\Z80|seq|state [3]),
	.datad(\Z80|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[4]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[4]~29 .lut_mask = "ffef";
defparam \w_io_data[4]~29 .operation_mode = "normal";
defparam \w_io_data[4]~29 .output_mode = "comb_only";
defparam \w_io_data[4]~29 .register_cascade_mode = "off";
defparam \w_io_data[4]~29 .sum_lutc_input = "datac";
defparam \w_io_data[4]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N5
cyclone_lcell \w_io_data[5]~30 (
// Equation(s):
// \w_io_data[5]~30_combout  = (\Z80|seq|Equal3~5_combout ) # (((\Z80|seq|busack~regout ) # (\Z80|Mux2~1 )) # (!\Z80|seq|state [3]))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~5_combout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[5]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[5]~30 .lut_mask = "fffb";
defparam \w_io_data[5]~30 .operation_mode = "normal";
defparam \w_io_data[5]~30 .output_mode = "comb_only";
defparam \w_io_data[5]~30 .register_cascade_mode = "off";
defparam \w_io_data[5]~30 .sum_lutc_input = "datac";
defparam \w_io_data[5]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y18_N5
cyclone_lcell \w_io_data[6]~31 (
// Equation(s):
// \w_io_data[6]~31_combout  = (\Z80|seq|busack~regout ) # (((\Z80|Mux1~1 ) # (\Z80|seq|Equal3~5_combout )) # (!\Z80|seq|state [3]))

	.clk(gnd),
	.dataa(\Z80|seq|busack~regout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|Mux1~1 ),
	.datad(\Z80|seq|Equal3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[6]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[6]~31 .lut_mask = "fffb";
defparam \w_io_data[6]~31 .operation_mode = "normal";
defparam \w_io_data[6]~31 .output_mode = "comb_only";
defparam \w_io_data[6]~31 .register_cascade_mode = "off";
defparam \w_io_data[6]~31 .sum_lutc_input = "datac";
defparam \w_io_data[6]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N3
cyclone_lcell \w_io_data[7]~32 (
// Equation(s):
// \w_io_data[7]~32_combout  = (\Z80|seq|Equal3~5_combout ) # (((\Z80|seq|busack~regout ) # (\Z80|Mux0~1_combout )) # (!\Z80|seq|state [3]))

	.clk(gnd),
	.dataa(\Z80|seq|Equal3~5_combout ),
	.datab(\Z80|seq|state [3]),
	.datac(\Z80|seq|busack~regout ),
	.datad(\Z80|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\w_io_data[7]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \w_io_data[7]~32 .lut_mask = "fffb";
defparam \w_io_data[7]~32 .operation_mode = "normal";
defparam \w_io_data[7]~32 .output_mode = "comb_only";
defparam \w_io_data[7]~32 .register_cascade_mode = "off";
defparam \w_io_data[7]~32 .sum_lutc_input = "datac";
defparam \w_io_data[7]~32 .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y17
cyclone_ram_block \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portbrewe(\crtc|state.11~regout ),
	.clk0(\I_CLK_21M~combout ),
	.clk1(\I_CLK_21M~combout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\crtc|rowbuf_adr[6]~6_combout ,\crtc|rowbuf_adr[5]~5_combout ,\crtc|rowbuf_adr[4]~4_combout ,\crtc|rowbuf_adr[3]~3_combout ,\crtc|rowbuf_adr[2]~2_combout ,\crtc|rowbuf_adr[1]~1_combout ,\crtc|rowbuf_adr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\w_io_data[7]~32_combout ,\w_io_data[6]~31_combout ,\w_io_data[5]~30_combout ,\w_io_data[4]~29_combout ,\w_io_data[3]~28_combout ,\w_io_data[0]~27_combout ,\w_io_data[1]~26_combout ,\w_io_data[2]~25_combout }),
	.portbaddr({\crtc|dma_dst_adr [6],\crtc|dma_dst_adr [5],\crtc|dma_dst_adr [4],\crtc|dma_dst_adr [3],\crtc|dma_dst_adr [2],\crtc|dma_dst_adr [1],\crtc|dma_dst_adr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated|ALTSYNCRAM";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "clear0";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "clear0";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 8;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 127;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 512;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "clear0";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "clear1";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clear = "clear1";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 8;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 127;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 512;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "clear1";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X43_Y18_N6
cyclone_lcell \crtc|Equal11~0 (
// Equation(s):
// \crtc|Equal11~0_combout  = (!\crtc|dotcnt [2] & (!\crtc|dotcnt [1] & ((\crtc|dotcnt [0]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|dotcnt [1]),
	.datac(vcc),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal11~0 .lut_mask = "1100";
defparam \crtc|Equal11~0 .operation_mode = "normal";
defparam \crtc|Equal11~0 .output_mode = "comb_only";
defparam \crtc|Equal11~0 .register_cascade_mode = "off";
defparam \crtc|Equal11~0 .sum_lutc_input = "datac";
defparam \crtc|Equal11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y18_N0
cyclone_lcell \crtc|atr_data[10] (
// Equation(s):
// \crtc|atr_data [10] = DFFEAS((((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal11~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[10] .lut_mask = "ff00";
defparam \crtc|atr_data[10] .operation_mode = "normal";
defparam \crtc|atr_data[10] .output_mode = "reg_only";
defparam \crtc|atr_data[10] .register_cascade_mode = "off";
defparam \crtc|atr_data[10] .sum_lutc_input = "datac";
defparam \crtc|atr_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y18_N7
cyclone_lcell \crtc|atr_data[11] (
// Equation(s):
// \crtc|always4~1  = (\crtc|text_adr [3] & (D1_atr_data[11] & (\crtc|atr_data [10] $ (!\crtc|text_adr [2])))) # (!\crtc|text_adr [3] & (!D1_atr_data[11] & (\crtc|atr_data [10] $ (!\crtc|text_adr [2]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [3]),
	.datab(\crtc|atr_data [10]),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3]),
	.datad(\crtc|text_adr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always4~1 ),
	.regout(\crtc|atr_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[11] .lut_mask = "8421";
defparam \crtc|atr_data[11] .operation_mode = "normal";
defparam \crtc|atr_data[11] .output_mode = "comb_only";
defparam \crtc|atr_data[11] .register_cascade_mode = "off";
defparam \crtc|atr_data[11] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y18_N5
cyclone_lcell \crtc|atr_data[12] (
// Equation(s):
// \crtc|atr_data [12] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal11~0_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [4], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[12] .lut_mask = "0000";
defparam \crtc|atr_data[12] .operation_mode = "normal";
defparam \crtc|atr_data[12] .output_mode = "reg_only";
defparam \crtc|atr_data[12] .register_cascade_mode = "off";
defparam \crtc|atr_data[12] .sum_lutc_input = "datac";
defparam \crtc|atr_data[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y18_N8
cyclone_lcell \crtc|atr_data[13] (
// Equation(s):
// \crtc|always4~2  = (\crtc|text_adr [4] & (\crtc|atr_data [12] & (\crtc|text_adr [5] $ (!D1_atr_data[13])))) # (!\crtc|text_adr [4] & (!\crtc|atr_data [12] & (\crtc|text_adr [5] $ (!D1_atr_data[13]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [4]),
	.datab(\crtc|text_adr [5]),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5]),
	.datad(\crtc|atr_data [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always4~2 ),
	.regout(\crtc|atr_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[13] .lut_mask = "8241";
defparam \crtc|atr_data[13] .operation_mode = "normal";
defparam \crtc|atr_data[13] .output_mode = "comb_only";
defparam \crtc|atr_data[13] .register_cascade_mode = "off";
defparam \crtc|atr_data[13] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y18_N3
cyclone_lcell \crtc|atr_data[8] (
// Equation(s):
// \crtc|atr_data [8] = DFFEAS((((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal11~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[8] .lut_mask = "ff00";
defparam \crtc|atr_data[8] .operation_mode = "normal";
defparam \crtc|atr_data[8] .output_mode = "reg_only";
defparam \crtc|atr_data[8] .register_cascade_mode = "off";
defparam \crtc|atr_data[8] .sum_lutc_input = "datac";
defparam \crtc|atr_data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y18_N1
cyclone_lcell \crtc|atr_data[9] (
// Equation(s):
// \crtc|always4~0  = (\crtc|text_adr [0] & (\crtc|atr_data [8] & (\crtc|text_adr [1] $ (!D1_atr_data[9])))) # (!\crtc|text_adr [0] & (!\crtc|atr_data [8] & (\crtc|text_adr [1] $ (!D1_atr_data[9]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|text_adr [0]),
	.datab(\crtc|text_adr [1]),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1]),
	.datad(\crtc|atr_data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always4~0 ),
	.regout(\crtc|atr_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[9] .lut_mask = "8241";
defparam \crtc|atr_data[9] .operation_mode = "normal";
defparam \crtc|atr_data[9] .output_mode = "comb_only";
defparam \crtc|atr_data[9] .register_cascade_mode = "off";
defparam \crtc|atr_data[9] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y18_N2
cyclone_lcell \crtc|always4~3 (
// Equation(s):
// \crtc|always4~3_combout  = (\crtc|always4~1  & (\crtc|always4~2  & (!\crtc|hvalid~1  & \crtc|always4~0 )))

	.clk(gnd),
	.dataa(\crtc|always4~1 ),
	.datab(\crtc|always4~2 ),
	.datac(\crtc|hvalid~1 ),
	.datad(\crtc|always4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always4~3 .lut_mask = "0800";
defparam \crtc|always4~3 .operation_mode = "normal";
defparam \crtc|always4~3 .output_mode = "comb_only";
defparam \crtc|always4~3 .register_cascade_mode = "off";
defparam \crtc|always4~3 .sum_lutc_input = "datac";
defparam \crtc|always4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y18_N4
cyclone_lcell \crtc|atr_data[14] (
// Equation(s):
// \crtc|always4~4  = (\crtc|dotcnt [1] & (!\crtc|dotcnt [0] & (\crtc|text_adr [6] $ (!D1_atr_data[14]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|dotcnt [1]),
	.datab(\crtc|text_adr [6]),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6]),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always4~4 ),
	.regout(\crtc|atr_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[14] .lut_mask = "0082";
defparam \crtc|atr_data[14] .operation_mode = "normal";
defparam \crtc|atr_data[14] .output_mode = "comb_only";
defparam \crtc|atr_data[14] .register_cascade_mode = "off";
defparam \crtc|atr_data[14] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N2
cyclone_lcell \crtc|always4~5 (
// Equation(s):
// \crtc|always4~5_combout  = (\crtc|dotcnt [2] & (\crtc|always4~3_combout  & (\crtc|always4~4 )))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|always4~3_combout ),
	.datac(\crtc|always4~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always4~5 .lut_mask = "8080";
defparam \crtc|always4~5 .operation_mode = "normal";
defparam \crtc|always4~5 .output_mode = "comb_only";
defparam \crtc|always4~5 .register_cascade_mode = "off";
defparam \crtc|always4~5 .sum_lutc_input = "datac";
defparam \crtc|always4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y17_N0
cyclone_lcell \crtc|rowbuf_adr[1]~1 (
// Equation(s):
// \crtc|rowbuf_adr[1]~1_combout  = (\crtc|dotcnt [2] & (((\crtc|text_adr [1])))) # (!\crtc|dotcnt [2] & (((\crtc|atr_adr [0]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(vcc),
	.datac(\crtc|text_adr [1]),
	.datad(\crtc|atr_adr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|rowbuf_adr[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|rowbuf_adr[1]~1 .lut_mask = "f5a0";
defparam \crtc|rowbuf_adr[1]~1 .operation_mode = "normal";
defparam \crtc|rowbuf_adr[1]~1 .output_mode = "comb_only";
defparam \crtc|rowbuf_adr[1]~1 .register_cascade_mode = "off";
defparam \crtc|rowbuf_adr[1]~1 .sum_lutc_input = "datac";
defparam \crtc|rowbuf_adr[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y15_N6
cyclone_lcell \crtc|Equal12~1 (
// Equation(s):
// \crtc|Equal12~1_combout  = ((\crtc|dotcnt [1] & (!\crtc|dotcnt [2] & \crtc|dotcnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|dotcnt [1]),
	.datac(\crtc|dotcnt [2]),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal12~1 .lut_mask = "0c00";
defparam \crtc|Equal12~1 .operation_mode = "normal";
defparam \crtc|Equal12~1 .output_mode = "comb_only";
defparam \crtc|Equal12~1 .register_cascade_mode = "off";
defparam \crtc|Equal12~1 .sum_lutc_input = "datac";
defparam \crtc|Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y15_N4
cyclone_lcell \crtc|atr_data[5] (
// Equation(s):
// \crtc|atr_data [5] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [5], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[5] .lut_mask = "0000";
defparam \crtc|atr_data[5] .operation_mode = "normal";
defparam \crtc|atr_data[5] .output_mode = "reg_only";
defparam \crtc|atr_data[5] .register_cascade_mode = "off";
defparam \crtc|atr_data[5] .sum_lutc_input = "datac";
defparam \crtc|atr_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y16_N7
cyclone_lcell \crtc|atr~2 (
// Equation(s):
// \crtc|atr~2_combout  = ((!\crtc|Equal0~2  & (!\crtc|Equal16~0_combout  & \crtc|Equal15~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|Equal0~2 ),
	.datac(\crtc|Equal16~0_combout ),
	.datad(\crtc|Equal15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr~2 .lut_mask = "0300";
defparam \crtc|atr~2 .operation_mode = "normal";
defparam \crtc|atr~2 .output_mode = "comb_only";
defparam \crtc|atr~2 .register_cascade_mode = "off";
defparam \crtc|atr~2 .sum_lutc_input = "datac";
defparam \crtc|atr~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y16_N6
cyclone_lcell \crtc|atr0[4]~0 (
// Equation(s):
// \crtc|atr0[4]~0_combout  = ((\crtc|Equal0~2  & (!\crtc|Equal16~0_combout  & \crtc|Equal15~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|Equal0~2 ),
	.datac(\crtc|Equal16~0_combout ),
	.datad(\crtc|Equal15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr0[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[4]~0 .lut_mask = "0c00";
defparam \crtc|atr0[4]~0 .operation_mode = "normal";
defparam \crtc|atr0[4]~0 .output_mode = "comb_only";
defparam \crtc|atr0[4]~0 .register_cascade_mode = "off";
defparam \crtc|atr0[4]~0 .sum_lutc_input = "datac";
defparam \crtc|atr0[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y15_N6
cyclone_lcell \crtc|atr0[4] (
// Equation(s):
// \crtc|atr0 [4] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , \crtc|atr [4], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[4] .lut_mask = "0000";
defparam \crtc|atr0[4] .operation_mode = "normal";
defparam \crtc|atr0[4] .output_mode = "reg_only";
defparam \crtc|atr0[4] .register_cascade_mode = "off";
defparam \crtc|atr0[4] .sum_lutc_input = "datac";
defparam \crtc|atr0[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N6
cyclone_lcell \crtc|atr[0]~4 (
// Equation(s):
// \crtc|atr[0]~4_combout  = (\crtc|Equal15~2_combout  & (!\crtc|Equal16~0_combout  & (!\crtc|Equal0~2 ))) # (!\crtc|Equal15~2_combout  & (((\crtc|always4~5_combout ))))

	.clk(gnd),
	.dataa(\crtc|Equal16~0_combout ),
	.datab(\crtc|Equal0~2 ),
	.datac(\crtc|always4~5_combout ),
	.datad(\crtc|Equal15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[0]~4 .lut_mask = "11f0";
defparam \crtc|atr[0]~4 .operation_mode = "normal";
defparam \crtc|atr[0]~4 .output_mode = "comb_only";
defparam \crtc|atr[0]~4 .register_cascade_mode = "off";
defparam \crtc|atr[0]~4 .sum_lutc_input = "datac";
defparam \crtc|atr[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y16_N3
cyclone_lcell \crtc|atr_data[3] (
// Equation(s):
// \crtc|atr[0]~7  = (\crtc|atr[0]~4_combout  & (((\crtc|Equal15~2_combout ) # (!D1_atr_data[3])) # (!\crtc|colormode~regout )))
// \crtc|atr_data [3] = DFFEAS(\crtc|atr[0]~7 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [3], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|colormode~regout ),
	.datab(\crtc|Equal15~2_combout ),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3]),
	.datad(\crtc|atr[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr[0]~7 ),
	.regout(\crtc|atr_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[3] .lut_mask = "df00";
defparam \crtc|atr_data[3] .operation_mode = "normal";
defparam \crtc|atr_data[3] .output_mode = "reg_and_comb";
defparam \crtc|atr_data[3] .register_cascade_mode = "off";
defparam \crtc|atr_data[3] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N4
cyclone_lcell \crtc|atr[6]~12 (
// Equation(s):
// \crtc|atr[6]~12_combout  = (\crtc|atr[0]~4_combout  & ((\crtc|atr_data [3]) # ((\crtc|Equal15~2_combout ) # (!\crtc|colormode~regout ))))

	.clk(gnd),
	.dataa(\crtc|atr[0]~4_combout ),
	.datab(\crtc|atr_data [3]),
	.datac(\crtc|colormode~regout ),
	.datad(\crtc|Equal15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr[6]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[6]~12 .lut_mask = "aa8a";
defparam \crtc|atr[6]~12 .operation_mode = "normal";
defparam \crtc|atr[6]~12 .output_mode = "comb_only";
defparam \crtc|atr[6]~12 .register_cascade_mode = "off";
defparam \crtc|atr[6]~12 .sum_lutc_input = "datac";
defparam \crtc|atr[6]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y16_N9
cyclone_lcell \crtc|atr[4] (
// Equation(s):
// \crtc|atr [4] = DFFEAS((\crtc|atr~2_combout  & (((\crtc|atr0 [4])))) # (!\crtc|atr~2_combout  & (\crtc|colormode~regout  & (!\crtc|atr_data [5]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr[6]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|colormode~regout ),
	.datab(\crtc|atr_data [5]),
	.datac(\crtc|atr~2_combout ),
	.datad(\crtc|atr0 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr[6]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[4] .lut_mask = "f202";
defparam \crtc|atr[4] .operation_mode = "normal";
defparam \crtc|atr[4] .output_mode = "reg_only";
defparam \crtc|atr[4] .register_cascade_mode = "off";
defparam \crtc|atr[4] .sum_lutc_input = "datac";
defparam \crtc|atr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N8
cyclone_lcell \crtc|Equal12~0 (
// Equation(s):
// \crtc|Equal12~0_combout  = (((\crtc|dotcnt [0] & \crtc|dotcnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|dotcnt [0]),
	.datad(\crtc|dotcnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal12~0 .lut_mask = "f000";
defparam \crtc|Equal12~0 .operation_mode = "normal";
defparam \crtc|Equal12~0 .output_mode = "comb_only";
defparam \crtc|Equal12~0 .register_cascade_mode = "off";
defparam \crtc|Equal12~0 .sum_lutc_input = "datac";
defparam \crtc|Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y15_N1
cyclone_lcell \crtc|always5~0 (
// Equation(s):
// \crtc|always5~0_combout  = (\crtc|Equal12~0_combout  & (\crtc|dotcnt [2] & ((\crtc|width80~regout ) # (!\crtc|dotcnt [3]))))

	.clk(gnd),
	.dataa(\crtc|Equal12~0_combout ),
	.datab(\crtc|width80~regout ),
	.datac(\crtc|dotcnt [2]),
	.datad(\crtc|dotcnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|always5~0 .lut_mask = "80a0";
defparam \crtc|always5~0 .operation_mode = "normal";
defparam \crtc|always5~0 .output_mode = "comb_only";
defparam \crtc|always5~0 .register_cascade_mode = "off";
defparam \crtc|always5~0 .sum_lutc_input = "datac";
defparam \crtc|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N8
cyclone_lcell \crtc|color[0] (
// Equation(s):
// \crtc|color [0] = DFFEAS((((!\crtc|atr [4]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|always5~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|atr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|always5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|color [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|color[0] .lut_mask = "00ff";
defparam \crtc|color[0] .operation_mode = "normal";
defparam \crtc|color[0] .output_mode = "reg_only";
defparam \crtc|color[0] .register_cascade_mode = "off";
defparam \crtc|color[0] .sum_lutc_input = "datac";
defparam \crtc|color[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y15_N9
cyclone_lcell \crtc|atr_data[2] (
// Equation(s):
// \crtc|atr_data [2] = DFFEAS((((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[2] .lut_mask = "ff00";
defparam \crtc|atr_data[2] .operation_mode = "normal";
defparam \crtc|atr_data[2] .output_mode = "reg_only";
defparam \crtc|atr_data[2] .register_cascade_mode = "off";
defparam \crtc|atr_data[2] .sum_lutc_input = "datac";
defparam \crtc|atr_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y15_N4
cyclone_lcell \crtc|atr0[2] (
// Equation(s):
// \crtc|atr0 [2] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , \crtc|atr [2], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[2] .lut_mask = "0000";
defparam \crtc|atr0[2] .operation_mode = "normal";
defparam \crtc|atr0[2] .output_mode = "reg_only";
defparam \crtc|atr0[2] .register_cascade_mode = "off";
defparam \crtc|atr0[2] .sum_lutc_input = "datac";
defparam \crtc|atr0[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y15_N3
cyclone_lcell \crtc|atr[2] (
// Equation(s):
// \crtc|atr [2] = DFFEAS((\crtc|atr~2_combout  & (((\crtc|atr0 [2])))) # (!\crtc|atr~2_combout  & (((\crtc|atr_data [2])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr[0]~7 , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|atr~2_combout ),
	.datab(vcc),
	.datac(\crtc|atr_data [2]),
	.datad(\crtc|atr0 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr[0]~7 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[2] .lut_mask = "fa50";
defparam \crtc|atr[2] .operation_mode = "normal";
defparam \crtc|atr[2] .output_mode = "reg_only";
defparam \crtc|atr[2] .register_cascade_mode = "off";
defparam \crtc|atr[2] .sum_lutc_input = "datac";
defparam \crtc|atr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N0
cyclone_lcell \crtc|qrev (
// Equation(s):
// \crtc|qrev~regout  = DFFEAS((!\crtc|hvalid~1  & (\crtc|atr [2] & (!\crtc|vvalid~2_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|always5~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|hvalid~1 ),
	.datab(\crtc|atr [2]),
	.datac(\crtc|vvalid~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|always5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|qrev~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qrev .lut_mask = "0404";
defparam \crtc|qrev .operation_mode = "normal";
defparam \crtc|qrev .output_mode = "reg_only";
defparam \crtc|qrev .register_cascade_mode = "off";
defparam \crtc|qrev .sum_lutc_input = "datac";
defparam \crtc|qrev .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y19_N7
cyclone_lcell \crtc|Equal19~0 (
// Equation(s):
// \crtc|Equal19~0_combout  = ((\crtc|text_adr [2] $ (\crtc|xcurs [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|text_adr [2]),
	.datad(\crtc|xcurs [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Equal19~0 .lut_mask = "0ff0";
defparam \crtc|Equal19~0 .operation_mode = "normal";
defparam \crtc|Equal19~0 .output_mode = "comb_only";
defparam \crtc|Equal19~0 .register_cascade_mode = "off";
defparam \crtc|Equal19~0 .sum_lutc_input = "datac";
defparam \crtc|Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y19_N5
cyclone_lcell \crtc|xcurs[5] (
// Equation(s):
// \crtc|qcurs~1  = (\crtc|xcurs [4] & (\crtc|text_adr [4] & (\crtc|text_adr [5] $ (!D1_xcurs[5])))) # (!\crtc|xcurs [4] & (!\crtc|text_adr [4] & (\crtc|text_adr [5] $ (!D1_xcurs[5]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|xcurs [4]),
	.datab(\crtc|text_adr [5]),
	.datac(\Z80|Mux2~1 ),
	.datad(\crtc|text_adr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~1 ),
	.regout(\crtc|xcurs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[5] .lut_mask = "8241";
defparam \crtc|xcurs[5] .operation_mode = "normal";
defparam \crtc|xcurs[5] .output_mode = "comb_only";
defparam \crtc|xcurs[5] .register_cascade_mode = "off";
defparam \crtc|xcurs[5] .sum_lutc_input = "qfbk";
defparam \crtc|xcurs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y19_N3
cyclone_lcell \crtc|qcurs~2 (
// Equation(s):
// \crtc|qcurs~2_combout  = (!\crtc|Equal19~0_combout  & (\crtc|qcurs~1  & (\crtc|xcurs [3] $ (!\crtc|text_adr [3]))))

	.clk(gnd),
	.dataa(\crtc|Equal19~0_combout ),
	.datab(\crtc|xcurs [3]),
	.datac(\crtc|text_adr [3]),
	.datad(\crtc|qcurs~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qcurs~2 .lut_mask = "4100";
defparam \crtc|qcurs~2 .operation_mode = "normal";
defparam \crtc|qcurs~2 .output_mode = "comb_only";
defparam \crtc|qcurs~2 .register_cascade_mode = "off";
defparam \crtc|qcurs~2 .sum_lutc_input = "datac";
defparam \crtc|qcurs~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y19_N9
cyclone_lcell \crtc|xcurs[0] (
// Equation(s):
// \crtc|qcurs~0  = (\crtc|xcurs [1] & (\crtc|text_adr [1] & (D1_xcurs[0] $ (!\crtc|text_adr [0])))) # (!\crtc|xcurs [1] & (!\crtc|text_adr [1] & (D1_xcurs[0] $ (!\crtc|text_adr [0]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|xcurs [1]),
	.datab(\crtc|text_adr [1]),
	.datac(\Z80|Mux7~1 ),
	.datad(\crtc|text_adr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|xcurs[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~0 ),
	.regout(\crtc|xcurs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|xcurs[0] .lut_mask = "9009";
defparam \crtc|xcurs[0] .operation_mode = "normal";
defparam \crtc|xcurs[0] .output_mode = "comb_only";
defparam \crtc|xcurs[0] .register_cascade_mode = "off";
defparam \crtc|xcurs[0] .sum_lutc_input = "qfbk";
defparam \crtc|xcurs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X42_Y20_N7
cyclone_lcell \crtc|ycurs[4]~10 (
// Equation(s):
// \crtc|ycurs[4]~10_combout  = (!\Z80|Mux7~1  & (\Z80|Mux0~1_combout  & ((\crtc|Equal1~1_combout ))))

	.clk(gnd),
	.dataa(\Z80|Mux7~1 ),
	.datab(\Z80|Mux0~1_combout ),
	.datac(vcc),
	.datad(\crtc|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|ycurs[4]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[4]~10 .lut_mask = "4400";
defparam \crtc|ycurs[4]~10 .operation_mode = "normal";
defparam \crtc|ycurs[4]~10 .output_mode = "comb_only";
defparam \crtc|ycurs[4]~10 .register_cascade_mode = "off";
defparam \crtc|ycurs[4]~10 .sum_lutc_input = "datac";
defparam \crtc|ycurs[4]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y20_N8
cyclone_lcell \crtc|ycurs[4]~11 (
// Equation(s):
// \crtc|ycurs[4]~11_combout  = (\comb~1_combout  & ((\Z80|Mux23~3_combout  & ((\crtc|ycurs[4]~10_combout ))) # (!\Z80|Mux23~3_combout  & (!\crtc|seq[1]~0_combout ))))

	.clk(gnd),
	.dataa(\crtc|seq[1]~0_combout ),
	.datab(\Z80|Mux23~3_combout ),
	.datac(\comb~1_combout ),
	.datad(\crtc|ycurs[4]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|ycurs[4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[4]~11 .lut_mask = "d010";
defparam \crtc|ycurs[4]~11 .operation_mode = "normal";
defparam \crtc|ycurs[4]~11 .output_mode = "comb_only";
defparam \crtc|ycurs[4]~11 .register_cascade_mode = "off";
defparam \crtc|ycurs[4]~11 .sum_lutc_input = "datac";
defparam \crtc|ycurs[4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N7
cyclone_lcell \crtc|ycurs[4] (
// Equation(s):
// \crtc|ycurs [4] = DFFEAS((\Z80|Mux3~1 ) # ((\Z80|selal[2]~7_combout  & (\Z80|Mux23~1_combout )) # (!\Z80|selal[2]~7_combout  & ((\Z80|Mux23~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|ycurs[4]~11_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux23~1_combout ),
	.datab(\Z80|Mux23~2_combout ),
	.datac(\Z80|Mux3~1 ),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|ycurs[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycurs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[4] .lut_mask = "fafc";
defparam \crtc|ycurs[4] .operation_mode = "normal";
defparam \crtc|ycurs[4] .output_mode = "reg_only";
defparam \crtc|ycurs[4] .register_cascade_mode = "off";
defparam \crtc|ycurs[4] .sum_lutc_input = "datac";
defparam \crtc|ycurs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y16_N0
cyclone_lcell \crtc|ycnt[0] (
// Equation(s):
// \crtc|ycnt [0] = DFFEAS(\crtc|Equal0~2  $ ((\crtc|ycnt [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , \crtc|Equal16~0_combout , )
// \crtc|ycnt[0]~1  = CARRY((\crtc|Equal0~2  & (\crtc|ycnt [0])))
// \crtc|ycnt[0]~1COUT1_16  = CARRY((\crtc|Equal0~2  & (\crtc|ycnt [0])))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|Equal0~2 ),
	.datab(\crtc|ycnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal16~0_combout ),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycnt [0]),
	.cout(),
	.cout0(\crtc|ycnt[0]~1 ),
	.cout1(\crtc|ycnt[0]~1COUT1_16 ));
// synopsys translate_off
defparam \crtc|ycnt[0] .lut_mask = "6688";
defparam \crtc|ycnt[0] .operation_mode = "arithmetic";
defparam \crtc|ycnt[0] .output_mode = "reg_only";
defparam \crtc|ycnt[0] .register_cascade_mode = "off";
defparam \crtc|ycnt[0] .sum_lutc_input = "datac";
defparam \crtc|ycnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y16_N1
cyclone_lcell \crtc|ycnt[1] (
// Equation(s):
// \crtc|ycnt [1] = DFFEAS(\crtc|ycnt [1] $ ((((\crtc|ycnt[0]~1 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , \crtc|Equal16~0_combout , )
// \crtc|ycnt[1]~5  = CARRY(((!\crtc|ycnt[0]~1 )) # (!\crtc|ycnt [1]))
// \crtc|ycnt[1]~5COUT1_18  = CARRY(((!\crtc|ycnt[0]~1COUT1_16 )) # (!\crtc|ycnt [1]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|ycnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal16~0_combout ),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(\crtc|ycnt[0]~1 ),
	.cin1(\crtc|ycnt[0]~1COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycnt [1]),
	.cout(),
	.cout0(\crtc|ycnt[1]~5 ),
	.cout1(\crtc|ycnt[1]~5COUT1_18 ));
// synopsys translate_off
defparam \crtc|ycnt[1] .cin0_used = "true";
defparam \crtc|ycnt[1] .cin1_used = "true";
defparam \crtc|ycnt[1] .lut_mask = "5a5f";
defparam \crtc|ycnt[1] .operation_mode = "arithmetic";
defparam \crtc|ycnt[1] .output_mode = "reg_only";
defparam \crtc|ycnt[1] .register_cascade_mode = "off";
defparam \crtc|ycnt[1] .sum_lutc_input = "cin";
defparam \crtc|ycnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y16_N2
cyclone_lcell \crtc|ycnt[2] (
// Equation(s):
// \crtc|ycnt [2] = DFFEAS(\crtc|ycnt [2] $ ((((!\crtc|ycnt[1]~5 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , \crtc|Equal16~0_combout , )
// \crtc|ycnt[2]~3  = CARRY((\crtc|ycnt [2] & ((!\crtc|ycnt[1]~5 ))))
// \crtc|ycnt[2]~3COUT1_20  = CARRY((\crtc|ycnt [2] & ((!\crtc|ycnt[1]~5COUT1_18 ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|ycnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal16~0_combout ),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(\crtc|ycnt[1]~5 ),
	.cin1(\crtc|ycnt[1]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycnt [2]),
	.cout(),
	.cout0(\crtc|ycnt[2]~3 ),
	.cout1(\crtc|ycnt[2]~3COUT1_20 ));
// synopsys translate_off
defparam \crtc|ycnt[2] .cin0_used = "true";
defparam \crtc|ycnt[2] .cin1_used = "true";
defparam \crtc|ycnt[2] .lut_mask = "a50a";
defparam \crtc|ycnt[2] .operation_mode = "arithmetic";
defparam \crtc|ycnt[2] .output_mode = "reg_only";
defparam \crtc|ycnt[2] .register_cascade_mode = "off";
defparam \crtc|ycnt[2] .sum_lutc_input = "cin";
defparam \crtc|ycnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y16_N3
cyclone_lcell \crtc|ycnt[3] (
// Equation(s):
// \crtc|ycnt [3] = DFFEAS((\crtc|ycnt [3] $ ((\crtc|ycnt[2]~3 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , \crtc|Equal16~0_combout , )
// \crtc|ycnt[3]~9  = CARRY(((!\crtc|ycnt[2]~3 ) # (!\crtc|ycnt [3])))
// \crtc|ycnt[3]~9COUT1_22  = CARRY(((!\crtc|ycnt[2]~3COUT1_20 ) # (!\crtc|ycnt [3])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|ycnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal16~0_combout ),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(\crtc|ycnt[2]~3 ),
	.cin1(\crtc|ycnt[2]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycnt [3]),
	.cout(),
	.cout0(\crtc|ycnt[3]~9 ),
	.cout1(\crtc|ycnt[3]~9COUT1_22 ));
// synopsys translate_off
defparam \crtc|ycnt[3] .cin0_used = "true";
defparam \crtc|ycnt[3] .cin1_used = "true";
defparam \crtc|ycnt[3] .lut_mask = "3c3f";
defparam \crtc|ycnt[3] .operation_mode = "arithmetic";
defparam \crtc|ycnt[3] .output_mode = "reg_only";
defparam \crtc|ycnt[3] .register_cascade_mode = "off";
defparam \crtc|ycnt[3] .sum_lutc_input = "cin";
defparam \crtc|ycnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y16_N4
cyclone_lcell \crtc|ycnt[4] (
// Equation(s):
// \crtc|ycnt [4] = DFFEAS((\crtc|ycnt [4] $ ((!\crtc|ycnt[3]~9 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal15~2_combout , , , \crtc|Equal16~0_combout , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|ycnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\crtc|Equal16~0_combout ),
	.sload(gnd),
	.ena(\crtc|Equal15~2_combout ),
	.cin(gnd),
	.cin0(\crtc|ycnt[3]~9 ),
	.cin1(\crtc|ycnt[3]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycnt[4] .cin0_used = "true";
defparam \crtc|ycnt[4] .cin1_used = "true";
defparam \crtc|ycnt[4] .lut_mask = "c3c3";
defparam \crtc|ycnt[4] .operation_mode = "normal";
defparam \crtc|ycnt[4] .output_mode = "reg_only";
defparam \crtc|ycnt[4] .register_cascade_mode = "off";
defparam \crtc|ycnt[4] .sum_lutc_input = "cin";
defparam \crtc|ycnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y20_N5
cyclone_lcell \crtc|ycurs[3] (
// Equation(s):
// \crtc|ycurs [3] = DFFEAS((\Z80|Mux4~1 ) # ((\Z80|selal[2]~7_combout  & ((\Z80|Mux23~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux23~2_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|ycurs[4]~11_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux4~1 ),
	.datab(\Z80|Mux23~2_combout ),
	.datac(\Z80|Mux23~1_combout ),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|ycurs[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycurs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[3] .lut_mask = "faee";
defparam \crtc|ycurs[3] .operation_mode = "normal";
defparam \crtc|ycurs[3] .output_mode = "reg_only";
defparam \crtc|ycurs[3] .register_cascade_mode = "off";
defparam \crtc|ycurs[3] .sum_lutc_input = "datac";
defparam \crtc|ycurs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N9
cyclone_lcell \crtc|qcurs~5 (
// Equation(s):
// \crtc|qcurs~5_combout  = (\crtc|ycurs [4] & (\crtc|ycnt [4] & (\crtc|ycnt [3] $ (!\crtc|ycurs [3])))) # (!\crtc|ycurs [4] & (!\crtc|ycnt [4] & (\crtc|ycnt [3] $ (!\crtc|ycurs [3]))))

	.clk(gnd),
	.dataa(\crtc|ycurs [4]),
	.datab(\crtc|ycnt [4]),
	.datac(\crtc|ycnt [3]),
	.datad(\crtc|ycurs [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qcurs~5 .lut_mask = "9009";
defparam \crtc|qcurs~5 .operation_mode = "normal";
defparam \crtc|qcurs~5 .output_mode = "comb_only";
defparam \crtc|qcurs~5 .register_cascade_mode = "off";
defparam \crtc|qcurs~5 .sum_lutc_input = "datac";
defparam \crtc|qcurs~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N8
cyclone_lcell \crtc|vcnt[4]~15 (
// Equation(s):
// \crtc|vcnt[4]~15_combout  = (\crtc|Equal15~0_combout  & (\crtc|Equal15~1  & (\crtc|Equal7~2_combout  & \crtc|dotcnt [7])))

	.clk(gnd),
	.dataa(\crtc|Equal15~0_combout ),
	.datab(\crtc|Equal15~1 ),
	.datac(\crtc|Equal7~2_combout ),
	.datad(\crtc|dotcnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|vcnt[4]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|vcnt[4]~15 .lut_mask = "8000";
defparam \crtc|vcnt[4]~15 .operation_mode = "normal";
defparam \crtc|vcnt[4]~15 .output_mode = "comb_only";
defparam \crtc|vcnt[4]~15 .register_cascade_mode = "off";
defparam \crtc|vcnt[4]~15 .sum_lutc_input = "datac";
defparam \crtc|vcnt[4]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y12_N4
cyclone_lcell \crtc|vcnt[0] (
// Equation(s):
// \crtc|vcnt [0] = DFFEAS((\crtc|vcnt [0] $ (((\crtc|Equal15~2_combout  & \crtc|Equal7~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|vcnt [0]),
	.datac(\crtc|Equal15~2_combout ),
	.datad(\crtc|Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|vcnt[0] .lut_mask = "3ccc";
defparam \crtc|vcnt[0] .operation_mode = "normal";
defparam \crtc|vcnt[0] .output_mode = "reg_only";
defparam \crtc|vcnt[0] .register_cascade_mode = "off";
defparam \crtc|vcnt[0] .sum_lutc_input = "datac";
defparam \crtc|vcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N1
cyclone_lcell \crtc|vcnt[1] (
// Equation(s):
// \crtc|vcnt [1] = DFFEAS(\crtc|vcnt [1] $ ((\crtc|vcnt [0])), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|vcnt[4]~15_combout , , , , )
// \crtc|vcnt[1]~13  = CARRY((\crtc|vcnt [1] & (\crtc|vcnt [0])))
// \crtc|vcnt[1]~13COUT1_22  = CARRY((\crtc|vcnt [1] & (\crtc|vcnt [0])))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|vcnt [1]),
	.datab(\crtc|vcnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|vcnt[4]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [1]),
	.cout(),
	.cout0(\crtc|vcnt[1]~13 ),
	.cout1(\crtc|vcnt[1]~13COUT1_22 ));
// synopsys translate_off
defparam \crtc|vcnt[1] .lut_mask = "6688";
defparam \crtc|vcnt[1] .operation_mode = "arithmetic";
defparam \crtc|vcnt[1] .output_mode = "reg_only";
defparam \crtc|vcnt[1] .register_cascade_mode = "off";
defparam \crtc|vcnt[1] .sum_lutc_input = "datac";
defparam \crtc|vcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N2
cyclone_lcell \crtc|vcnt[2] (
// Equation(s):
// \crtc|vcnt [2] = DFFEAS(\crtc|vcnt [2] $ ((((\crtc|vcnt[1]~13 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|vcnt[4]~15_combout , , , , )
// \crtc|vcnt[2]~11  = CARRY(((!\crtc|vcnt[1]~13 )) # (!\crtc|vcnt [2]))
// \crtc|vcnt[2]~11COUT1_24  = CARRY(((!\crtc|vcnt[1]~13COUT1_22 )) # (!\crtc|vcnt [2]))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|vcnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|vcnt[4]~15_combout ),
	.cin(gnd),
	.cin0(\crtc|vcnt[1]~13 ),
	.cin1(\crtc|vcnt[1]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [2]),
	.cout(),
	.cout0(\crtc|vcnt[2]~11 ),
	.cout1(\crtc|vcnt[2]~11COUT1_24 ));
// synopsys translate_off
defparam \crtc|vcnt[2] .cin0_used = "true";
defparam \crtc|vcnt[2] .cin1_used = "true";
defparam \crtc|vcnt[2] .lut_mask = "5a5f";
defparam \crtc|vcnt[2] .operation_mode = "arithmetic";
defparam \crtc|vcnt[2] .output_mode = "reg_only";
defparam \crtc|vcnt[2] .register_cascade_mode = "off";
defparam \crtc|vcnt[2] .sum_lutc_input = "cin";
defparam \crtc|vcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N3
cyclone_lcell \crtc|vcnt[3] (
// Equation(s):
// \crtc|vcnt [3] = DFFEAS((\crtc|vcnt [3] $ ((!\crtc|vcnt[2]~11 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|vcnt[4]~15_combout , , , , )
// \crtc|vcnt[3]~9  = CARRY(((\crtc|vcnt [3] & !\crtc|vcnt[2]~11 )))
// \crtc|vcnt[3]~9COUT1_26  = CARRY(((\crtc|vcnt [3] & !\crtc|vcnt[2]~11COUT1_24 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|vcnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|vcnt[4]~15_combout ),
	.cin(gnd),
	.cin0(\crtc|vcnt[2]~11 ),
	.cin1(\crtc|vcnt[2]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [3]),
	.cout(),
	.cout0(\crtc|vcnt[3]~9 ),
	.cout1(\crtc|vcnt[3]~9COUT1_26 ));
// synopsys translate_off
defparam \crtc|vcnt[3] .cin0_used = "true";
defparam \crtc|vcnt[3] .cin1_used = "true";
defparam \crtc|vcnt[3] .lut_mask = "c30c";
defparam \crtc|vcnt[3] .operation_mode = "arithmetic";
defparam \crtc|vcnt[3] .output_mode = "reg_only";
defparam \crtc|vcnt[3] .register_cascade_mode = "off";
defparam \crtc|vcnt[3] .sum_lutc_input = "cin";
defparam \crtc|vcnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N4
cyclone_lcell \crtc|vcnt[4] (
// Equation(s):
// \crtc|vcnt [4] = DFFEAS((\crtc|vcnt [4] $ ((\crtc|vcnt[3]~9 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|vcnt[4]~15_combout , , , , )
// \crtc|vcnt[4]~7  = CARRY(((!\crtc|vcnt[3]~9COUT1_26 ) # (!\crtc|vcnt [4])))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|vcnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|vcnt[4]~15_combout ),
	.cin(gnd),
	.cin0(\crtc|vcnt[3]~9 ),
	.cin1(\crtc|vcnt[3]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [4]),
	.cout(\crtc|vcnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|vcnt[4] .cin0_used = "true";
defparam \crtc|vcnt[4] .cin1_used = "true";
defparam \crtc|vcnt[4] .lut_mask = "3c3f";
defparam \crtc|vcnt[4] .operation_mode = "arithmetic";
defparam \crtc|vcnt[4] .output_mode = "reg_only";
defparam \crtc|vcnt[4] .register_cascade_mode = "off";
defparam \crtc|vcnt[4] .sum_lutc_input = "cin";
defparam \crtc|vcnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N5
cyclone_lcell \crtc|vcnt[5] (
// Equation(s):
// \crtc|vcnt [5] = DFFEAS((\crtc|vcnt [5] $ ((!\crtc|vcnt[4]~7 ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|vcnt[4]~15_combout , , , , )
// \crtc|vcnt[5]~3  = CARRY(((\crtc|vcnt [5] & !\crtc|vcnt[4]~7 )))
// \crtc|vcnt[5]~3COUT1_28  = CARRY(((\crtc|vcnt [5] & !\crtc|vcnt[4]~7 )))

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|vcnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|vcnt[4]~15_combout ),
	.cin(\crtc|vcnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [5]),
	.cout(),
	.cout0(\crtc|vcnt[5]~3 ),
	.cout1(\crtc|vcnt[5]~3COUT1_28 ));
// synopsys translate_off
defparam \crtc|vcnt[5] .cin_used = "true";
defparam \crtc|vcnt[5] .lut_mask = "c30c";
defparam \crtc|vcnt[5] .operation_mode = "arithmetic";
defparam \crtc|vcnt[5] .output_mode = "reg_only";
defparam \crtc|vcnt[5] .register_cascade_mode = "off";
defparam \crtc|vcnt[5] .sum_lutc_input = "cin";
defparam \crtc|vcnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N0
cyclone_lcell \crtc|ycurs[2] (
// Equation(s):
// \crtc|ycurs [2] = DFFEAS((\Z80|Mux5~1 ) # ((\Z80|selal[2]~7_combout  & ((\Z80|Mux23~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux23~2_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|ycurs[4]~11_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|selal[2]~7_combout ),
	.datab(\Z80|Mux23~2_combout ),
	.datac(\Z80|Mux23~1_combout ),
	.datad(\Z80|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|ycurs[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycurs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[2] .lut_mask = "ffe4";
defparam \crtc|ycurs[2] .operation_mode = "normal";
defparam \crtc|ycurs[2] .output_mode = "reg_only";
defparam \crtc|ycurs[2] .register_cascade_mode = "off";
defparam \crtc|ycurs[2] .sum_lutc_input = "datac";
defparam \crtc|ycurs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N1
cyclone_lcell \crtc|ycurs[1] (
// Equation(s):
// \crtc|ycurs [1] = DFFEAS((\Z80|Mux6~1 ) # ((\Z80|selal[2]~7_combout  & (\Z80|Mux23~1_combout )) # (!\Z80|selal[2]~7_combout  & ((\Z80|Mux23~2_combout )))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|ycurs[4]~11_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux23~1_combout ),
	.datab(\Z80|Mux23~2_combout ),
	.datac(\Z80|Mux6~1 ),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|ycurs[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycurs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[1] .lut_mask = "fafc";
defparam \crtc|ycurs[1] .operation_mode = "normal";
defparam \crtc|ycurs[1] .output_mode = "reg_only";
defparam \crtc|ycurs[1] .register_cascade_mode = "off";
defparam \crtc|ycurs[1] .sum_lutc_input = "datac";
defparam \crtc|ycurs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N8
cyclone_lcell \crtc|qcurs~4 (
// Equation(s):
// \crtc|qcurs~4_combout  = (\crtc|ycnt [1] & (\crtc|ycurs [1] & (\crtc|ycurs [2] $ (!\crtc|ycnt [2])))) # (!\crtc|ycnt [1] & (!\crtc|ycurs [1] & (\crtc|ycurs [2] $ (!\crtc|ycnt [2]))))

	.clk(gnd),
	.dataa(\crtc|ycnt [1]),
	.datab(\crtc|ycurs [2]),
	.datac(\crtc|ycnt [2]),
	.datad(\crtc|ycurs [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qcurs~4 .lut_mask = "8241";
defparam \crtc|qcurs~4 .operation_mode = "normal";
defparam \crtc|qcurs~4 .output_mode = "comb_only";
defparam \crtc|qcurs~4 .register_cascade_mode = "off";
defparam \crtc|qcurs~4 .sum_lutc_input = "datac";
defparam \crtc|qcurs~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N6
cyclone_lcell \crtc|ycurs[0] (
// Equation(s):
// \crtc|ycurs [0] = DFFEAS((\Z80|Mux7~1 ) # ((\Z80|selal[2]~7_combout  & ((\Z80|Mux23~1_combout ))) # (!\Z80|selal[2]~7_combout  & (\Z80|Mux23~2_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|ycurs[4]~11_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|selal[2]~7_combout ),
	.datab(\Z80|Mux23~2_combout ),
	.datac(\Z80|Mux23~1_combout ),
	.datad(\Z80|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|ycurs[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|ycurs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ycurs[0] .lut_mask = "ffe4";
defparam \crtc|ycurs[0] .operation_mode = "normal";
defparam \crtc|ycurs[0] .output_mode = "reg_only";
defparam \crtc|ycurs[0] .register_cascade_mode = "off";
defparam \crtc|ycurs[0] .sum_lutc_input = "datac";
defparam \crtc|ycurs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N2
cyclone_lcell \crtc|qcurs~3 (
// Equation(s):
// \crtc|qcurs~3_combout  = (\crtc|ycurs [0] & (\crtc|ycnt [0] & (\crtc|xcurs [6] $ (!\crtc|text_adr [6])))) # (!\crtc|ycurs [0] & (!\crtc|ycnt [0] & (\crtc|xcurs [6] $ (!\crtc|text_adr [6]))))

	.clk(gnd),
	.dataa(\crtc|ycurs [0]),
	.datab(\crtc|ycnt [0]),
	.datac(\crtc|xcurs [6]),
	.datad(\crtc|text_adr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qcurs~3 .lut_mask = "9009";
defparam \crtc|qcurs~3 .operation_mode = "normal";
defparam \crtc|qcurs~3 .output_mode = "comb_only";
defparam \crtc|qcurs~3 .register_cascade_mode = "off";
defparam \crtc|qcurs~3 .sum_lutc_input = "datac";
defparam \crtc|qcurs~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y20_N3
cyclone_lcell \crtc|qcurs~6 (
// Equation(s):
// \crtc|qcurs~6_combout  = (\crtc|qcurs~5_combout  & (\crtc|vcnt [5] & (\crtc|qcurs~4_combout  & \crtc|qcurs~3_combout )))

	.clk(gnd),
	.dataa(\crtc|qcurs~5_combout ),
	.datab(\crtc|vcnt [5]),
	.datac(\crtc|qcurs~4_combout ),
	.datad(\crtc|qcurs~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|qcurs~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qcurs~6 .lut_mask = "8000";
defparam \crtc|qcurs~6 .operation_mode = "normal";
defparam \crtc|qcurs~6 .output_mode = "comb_only";
defparam \crtc|qcurs~6 .register_cascade_mode = "off";
defparam \crtc|qcurs~6 .sum_lutc_input = "datac";
defparam \crtc|qcurs~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N7
cyclone_lcell \crtc|qcurs (
// Equation(s):
// \crtc|qcurs~regout  = DFFEAS((\crtc|qcurs~2_combout  & (\crtc|qcurs~0  & (!\crtc|hvalid~1  & \crtc|qcurs~6_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|always5~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|qcurs~2_combout ),
	.datab(\crtc|qcurs~0 ),
	.datac(\crtc|hvalid~1 ),
	.datad(\crtc|qcurs~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|always5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|qcurs~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qcurs .lut_mask = "0800";
defparam \crtc|qcurs .operation_mode = "normal";
defparam \crtc|qcurs .output_mode = "reg_only";
defparam \crtc|qcurs .register_cascade_mode = "off";
defparam \crtc|qcurs .sum_lutc_input = "datac";
defparam \crtc|qcurs .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N6
cyclone_lcell \crtc|vcnt[6] (
// Equation(s):
// \crtc|vcnt [6] = DFFEAS((((!\crtc|vcnt[4]~7  & \crtc|vcnt[5]~3 ) # (\crtc|vcnt[4]~7  & \crtc|vcnt[5]~3COUT1_28 ) $ (\crtc|vcnt [6]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|vcnt[4]~15_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|vcnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|vcnt[4]~15_combout ),
	.cin(\crtc|vcnt[4]~7 ),
	.cin0(\crtc|vcnt[5]~3 ),
	.cin1(\crtc|vcnt[5]~3COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|vcnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|vcnt[6] .cin0_used = "true";
defparam \crtc|vcnt[6] .cin1_used = "true";
defparam \crtc|vcnt[6] .cin_used = "true";
defparam \crtc|vcnt[6] .lut_mask = "0ff0";
defparam \crtc|vcnt[6] .operation_mode = "normal";
defparam \crtc|vcnt[6] .output_mode = "reg_only";
defparam \crtc|vcnt[6] .register_cascade_mode = "off";
defparam \crtc|vcnt[6] .sum_lutc_input = "cin";
defparam \crtc|vcnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y15_N7
cyclone_lcell \crtc|atr_data[0] (
// Equation(s):
// \crtc|atr_data [0] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [0], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[0] .lut_mask = "0000";
defparam \crtc|atr_data[0] .operation_mode = "normal";
defparam \crtc|atr_data[0] .output_mode = "reg_only";
defparam \crtc|atr_data[0] .register_cascade_mode = "off";
defparam \crtc|atr_data[0] .sum_lutc_input = "datac";
defparam \crtc|atr_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y15_N8
cyclone_lcell \crtc|atr0[0] (
// Equation(s):
// \crtc|atr0 [0] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , \crtc|atr [0], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[0] .lut_mask = "0000";
defparam \crtc|atr0[0] .operation_mode = "normal";
defparam \crtc|atr0[0] .output_mode = "reg_only";
defparam \crtc|atr0[0] .register_cascade_mode = "off";
defparam \crtc|atr0[0] .sum_lutc_input = "datac";
defparam \crtc|atr0[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y15_N0
cyclone_lcell \crtc|atr[0] (
// Equation(s):
// \crtc|atr [0] = DFFEAS((\crtc|atr~2_combout  & (((\crtc|atr0 [0])))) # (!\crtc|atr~2_combout  & (((\crtc|atr_data [0])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr[0]~7 , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|atr~2_combout ),
	.datab(vcc),
	.datac(\crtc|atr_data [0]),
	.datad(\crtc|atr0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr[0]~7 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[0] .lut_mask = "fa50";
defparam \crtc|atr[0] .operation_mode = "normal";
defparam \crtc|atr[0] .output_mode = "reg_only";
defparam \crtc|atr[0] .register_cascade_mode = "off";
defparam \crtc|atr[0] .sum_lutc_input = "datac";
defparam \crtc|atr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y15_N5
cyclone_lcell \crtc|atr0[1] (
// Equation(s):
// \crtc|atr0 [1] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , \crtc|atr [1], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[1] .lut_mask = "0000";
defparam \crtc|atr0[1] .operation_mode = "normal";
defparam \crtc|atr0[1] .output_mode = "reg_only";
defparam \crtc|atr0[1] .register_cascade_mode = "off";
defparam \crtc|atr0[1] .sum_lutc_input = "datac";
defparam \crtc|atr0[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y15_N5
cyclone_lcell \crtc|atr_data[1] (
// Equation(s):
// \crtc|atr_data [1] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [1], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[1] .lut_mask = "0000";
defparam \crtc|atr_data[1] .operation_mode = "normal";
defparam \crtc|atr_data[1] .output_mode = "reg_only";
defparam \crtc|atr_data[1] .register_cascade_mode = "off";
defparam \crtc|atr_data[1] .sum_lutc_input = "datac";
defparam \crtc|atr_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X43_Y15_N8
cyclone_lcell \crtc|atr[1] (
// Equation(s):
// \crtc|atr [1] = DFFEAS((\crtc|atr~2_combout  & (\crtc|atr0 [1])) # (!\crtc|atr~2_combout  & (((\crtc|atr_data [1])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr[0]~7 , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|atr~2_combout ),
	.datab(\crtc|atr0 [1]),
	.datac(vcc),
	.datad(\crtc|atr_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr[0]~7 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[1] .lut_mask = "dd88";
defparam \crtc|atr[1] .operation_mode = "normal";
defparam \crtc|atr[1] .output_mode = "reg_only";
defparam \crtc|atr[1] .register_cascade_mode = "off";
defparam \crtc|atr[1] .sum_lutc_input = "datac";
defparam \crtc|atr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N9
cyclone_lcell \crtc|qinh (
// Equation(s):
// \crtc|qinh~regout  = DFFEAS((\crtc|atr [0]) # ((!\crtc|vcnt [6] & (!\crtc|vcnt [5] & \crtc|atr [1]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|always5~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|vcnt [6]),
	.datab(\crtc|vcnt [5]),
	.datac(\crtc|atr [0]),
	.datad(\crtc|atr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|always5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|qinh~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|qinh .lut_mask = "f1f0";
defparam \crtc|qinh .operation_mode = "normal";
defparam \crtc|qinh .output_mode = "reg_only";
defparam \crtc|qinh .register_cascade_mode = "off";
defparam \crtc|qinh .sum_lutc_input = "datac";
defparam \crtc|qinh .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N1
cyclone_lcell \crtc|Mux0~0 (
// Equation(s):
// \crtc|Mux0~0_combout  = (\crtc|chcnt [1] & (((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1]) # (\crtc|chcnt [2])))) # (!\crtc|chcnt [1] & (\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0] & ((!\crtc|chcnt [2]))))

	.clk(gnd),
	.dataa(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0]),
	.datab(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1]),
	.datac(\crtc|chcnt [1]),
	.datad(\crtc|chcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Mux0~0 .lut_mask = "f0ca";
defparam \crtc|Mux0~0 .operation_mode = "normal";
defparam \crtc|Mux0~0 .output_mode = "comb_only";
defparam \crtc|Mux0~0 .register_cascade_mode = "off";
defparam \crtc|Mux0~0 .sum_lutc_input = "datac";
defparam \crtc|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N7
cyclone_lcell \crtc|Mux0~1 (
// Equation(s):
// \crtc|Mux0~1_combout  = (\crtc|Mux0~0_combout  & (((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3]) # (!\crtc|chcnt [2])))) # (!\crtc|Mux0~0_combout  & (\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2] & ((\crtc|chcnt [2]))))

	.clk(gnd),
	.dataa(\crtc|Mux0~0_combout ),
	.datab(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2]),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3]),
	.datad(\crtc|chcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Mux0~1 .lut_mask = "e4aa";
defparam \crtc|Mux0~1 .operation_mode = "normal";
defparam \crtc|Mux0~1 .output_mode = "comb_only";
defparam \crtc|Mux0~1 .register_cascade_mode = "off";
defparam \crtc|Mux0~1 .sum_lutc_input = "datac";
defparam \crtc|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y15_N3
cyclone_lcell \crtc|atr0[3] (
// Equation(s):
// \crtc|atr0 [3] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , \crtc|atr [3], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[3] .lut_mask = "0000";
defparam \crtc|atr0[3] .operation_mode = "normal";
defparam \crtc|atr0[3] .output_mode = "reg_only";
defparam \crtc|atr0[3] .register_cascade_mode = "off";
defparam \crtc|atr0[3] .sum_lutc_input = "datac";
defparam \crtc|atr0[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N8
cyclone_lcell \crtc|atr_data[4] (
// Equation(s):
// \crtc|atr~13  = (\crtc|always4~5_combout  & ((\crtc|atr_data [3] & (D1_atr_data[4])) # (!\crtc|atr_data [3] & ((\crtc|atr [3]))))) # (!\crtc|always4~5_combout  & (((\crtc|atr [3]))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|always4~5_combout ),
	.datab(\crtc|atr_data [3]),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4]),
	.datad(\crtc|atr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr~13 ),
	.regout(\crtc|atr_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[4] .lut_mask = "f780";
defparam \crtc|atr_data[4] .operation_mode = "normal";
defparam \crtc|atr_data[4] .output_mode = "comb_only";
defparam \crtc|atr_data[4] .register_cascade_mode = "off";
defparam \crtc|atr_data[4] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N5
cyclone_lcell \crtc|atr_data[7] (
// Equation(s):
// \crtc|atr~14  = (\crtc|always4~5_combout  & ((\crtc|colormode~regout  & (\crtc|atr~13 )) # (!\crtc|colormode~regout  & ((D1_atr_data[7]))))) # (!\crtc|always4~5_combout  & (\crtc|atr~13 ))
// \crtc|atr_data [7] = DFFEAS(\crtc|atr~14 , GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [7], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|always4~5_combout ),
	.datab(\crtc|atr~13 ),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7]),
	.datad(\crtc|colormode~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|atr~14 ),
	.regout(\crtc|atr_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[7] .lut_mask = "cce4";
defparam \crtc|atr_data[7] .operation_mode = "normal";
defparam \crtc|atr_data[7] .output_mode = "reg_and_comb";
defparam \crtc|atr_data[7] .register_cascade_mode = "off";
defparam \crtc|atr_data[7] .sum_lutc_input = "qfbk";
defparam \crtc|atr_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y15_N9
cyclone_lcell \crtc|atr[3] (
// Equation(s):
// \crtc|atr [3] = DFFEAS(((\crtc|atr~2_combout  & (\crtc|atr0 [3])) # (!\crtc|atr~2_combout  & ((\crtc|atr~14 )))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(\crtc|atr0 [3]),
	.datac(\crtc|atr~2_combout ),
	.datad(\crtc|atr~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[3] .lut_mask = "cfc0";
defparam \crtc|atr[3] .operation_mode = "normal";
defparam \crtc|atr[3] .output_mode = "reg_only";
defparam \crtc|atr[3] .register_cascade_mode = "off";
defparam \crtc|atr[3] .sum_lutc_input = "datac";
defparam \crtc|atr[3] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y12
cyclone_ram_block \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\I_CLK_21M~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4],
\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0],\crtc|chcnt [2],\crtc|chcnt [1],\crtc|chcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .init_file = "db/PC8001.rom0_cg_cbc.hdl.mif";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated|ALTSYNCRAM";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000082000800DDC2AAA2000082A2AAA6009000960000AA00AA002A0008000A802807FFF000BFFFDE0000C300C3000000C30002A0008200800A82AA80000200000AA0020208220000020008820000A00080000020000008000080AAA2A80000000000000200000200000002020A820802020000A0008200220880008200800202020000000080808000000A8080000020000000000000000000000000000000000000000008800000000000000000000000003000000030000000300000003000000000000000300000300000300030003000300FFFFFFFFFFFFFFFFFFFFFFFF5555FFFFFFFCFFF0FFC0FF00FC00F000C000;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000008200200000000202002A020200AA002A00AA0002020802AA00280AAA00A802AA02AA000002AAA200000002AAA028000800A800A800A802AAA080000002000000000000000000028020000280A2AAA002A0AAA000008282AAA02A02AAA02A02AAA2AAA2AAA2AAA080000002AAA02A02AAA2AAA200202A020022AA002A000082002022000800000000000280A28000A0AA0082A02000808280800000AA82000000000800000000000000000000000000A28202800000220000000000000000000000080008002AA022A02AA002802AA022A02AA02AA02AA02AA02AA02AA022A022A002800A802AA02AA02AA02AA02AA02A8037702AA02AA022A022A0000;
// synopsys translate_on

// Location: LC_X39_Y10_N1
cyclone_lcell \crtc|chrline~2 (
// Equation(s):
// \crtc|chrline~2_combout  = (\crtc|atr [3] & (\crtc|Mux0~1_combout )) # (!\crtc|atr [3] & (((\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout ))))

	.clk(gnd),
	.dataa(\crtc|Mux0~1_combout ),
	.datab(\crtc|atr [3]),
	.datac(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~2 .lut_mask = "b8b8";
defparam \crtc|chrline~2 .operation_mode = "normal";
defparam \crtc|chrline~2 .output_mode = "comb_only";
defparam \crtc|chrline~2 .register_cascade_mode = "off";
defparam \crtc|chrline~2 .sum_lutc_input = "datac";
defparam \crtc|chrline~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N6
cyclone_lcell \crtc|chrline~6 (
// Equation(s):
// \crtc|chrline~6_combout  = (\crtc|atr [3] & (\crtc|Mux0~1_combout )) # (!\crtc|atr [3] & (((\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a6 ))))

	.clk(gnd),
	.dataa(\crtc|Mux0~1_combout ),
	.datab(\crtc|atr [3]),
	.datac(vcc),
	.datad(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~6 .lut_mask = "bb88";
defparam \crtc|chrline~6 .operation_mode = "normal";
defparam \crtc|chrline~6 .output_mode = "comb_only";
defparam \crtc|chrline~6 .register_cascade_mode = "off";
defparam \crtc|chrline~6 .sum_lutc_input = "datac";
defparam \crtc|chrline~6 .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y14
cyclone_ram_block \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\I_CLK_21M~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4],
\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0],\crtc|chcnt [2],\crtc|chcnt [1],\crtc|chcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/PC8001.rom0_cg_cbc.hdl.mif";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated|ALTSYNCRAM";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h000000000000000000000000000000002BBB1B18055430C307770DCC00C3069000900600300C3FFC31FA0BF80BFF3BF807FF00BFFFD0FE000C300C3000000C30003B0012300C200C300C355505552000203330C3300C15752AEC18800C600CCC0903050C0018300C303000021800060C188C300C18302AAA183330A830CC18963010255D060330CC205D300C200D180600CC1AAE018C300C300C01801A8300C00140333030802AE018C030C001C00600203030CC02800900300000AA3700000001800000090000000300000003000000000000000300000300000300030003000300FFFFFFFFFFFFFFFF555500000000FFFFFFFCFFF0FFC0FF00FC00F000C000;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000003300300000A683630CC0006403000240030000ABA333000600C30096030300060003020020600C00020200060CC302AE83330303030302460333000003000001830030CE53557318300950190068029403000000330C300C3240600C32406002400A4300000C03000200200C0240600C330C33557240635D700C624862203380B03300B788000000030C330C32A0330C63033036030833303301831830600280000C0800000C006E4180902A0002030C306140C9817750015000000000900006009D800C02B33ABB3AB3300C3033303B300242303030303030303030303B32BB300C30303AABA030002BA03330333AAB92B110333633363B303B30000;
// synopsys translate_on

// Location: LC_X39_Y10_N9
cyclone_lcell \crtc|chrline~8 (
// Equation(s):
// \crtc|chrline~8_combout  = (\crtc|atr [3] & (\crtc|Mux0~1_combout )) # (!\crtc|atr [3] & (((\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.clk(gnd),
	.dataa(\crtc|Mux0~1_combout ),
	.datab(\crtc|atr [3]),
	.datac(vcc),
	.datad(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~8 .lut_mask = "bb88";
defparam \crtc|chrline~8 .operation_mode = "normal";
defparam \crtc|chrline~8 .output_mode = "comb_only";
defparam \crtc|chrline~8 .register_cascade_mode = "off";
defparam \crtc|chrline~8 .sum_lutc_input = "datac";
defparam \crtc|chrline~8 .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y11
cyclone_ram_block \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\I_CLK_21M~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4],
\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0],\crtc|chcnt [2],\crtc|chcnt [1],\crtc|chcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .init_file = "db/PC8001.rom0_cg_cbc.hdl.mif";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated|ALTSYNCRAM";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000000000000000000000000000000021B12B241CEE30C303331DDC00D7096009000060300C3FFC35FF1FFD1FFE3FFD007F0BFFFD00FFE055555D755D750C30000000040600180C300C06001D551800063330C33554023030CC09800D060CCC1183155D0090060C303000240180176D098C300C017502400173060005D601830600308C0963180006AE300C055C018315DD200C155D355C180D1558018300C031403BB03AC008C02BE035C030D01560073018CC01401000154000031500000000150095500058000155035555005700000055550300000357555555570003555755FFFFFFFF55550000000000000000FFFFFFFCFFF0FFC0FF00FC00F000C000;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000002405941405300331B0C600098025401800180030303330003006900C30303000301560355524606AB235510030C69000C333301890303030301BB00000300000093AAB1DE03003306315C00260094016803000155730C309C3190900C3180902400058300009181AAB355700C030C3004330431809300330C300C9339300C307B4033034071410041018C330C3006330C318932BAE30C330C3355530630060140000C0140005D417F5015024060006191428601DDD2BBA002A105500001D54157400C006E4C300CCC024005D41DDC05D005D553654C8D4D8D48254AAD4EB00C3005DC1D58324005DC0AB008AC4AA442600C0C0AB00260026005D400000;
// synopsys translate_on

// Location: LC_X39_Y11_N8
cyclone_lcell \crtc|Mux1~0 (
// Equation(s):
// \crtc|Mux1~0_combout  = (\crtc|chcnt [1] & (((\crtc|chcnt [2])))) # (!\crtc|chcnt [1] & ((\crtc|chcnt [2] & (\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6])) # (!\crtc|chcnt [2] & ((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4])))))

	.clk(gnd),
	.dataa(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6]),
	.datab(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4]),
	.datac(\crtc|chcnt [1]),
	.datad(\crtc|chcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Mux1~0 .lut_mask = "fa0c";
defparam \crtc|Mux1~0 .operation_mode = "normal";
defparam \crtc|Mux1~0 .output_mode = "comb_only";
defparam \crtc|Mux1~0 .register_cascade_mode = "off";
defparam \crtc|Mux1~0 .sum_lutc_input = "datac";
defparam \crtc|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N0
cyclone_lcell \crtc|Mux1~1 (
// Equation(s):
// \crtc|Mux1~1_combout  = (\crtc|Mux1~0_combout  & ((\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7]) # ((!\crtc|chcnt [1])))) # (!\crtc|Mux1~0_combout  & (((\crtc|chcnt [1] & \crtc|rowbuf|altsyncram_component|auto_generated|q_a [5]))))

	.clk(gnd),
	.dataa(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7]),
	.datab(\crtc|Mux1~0_combout ),
	.datac(\crtc|chcnt [1]),
	.datad(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|Mux1~1 .lut_mask = "bc8c";
defparam \crtc|Mux1~1 .operation_mode = "normal";
defparam \crtc|Mux1~1 .output_mode = "comb_only";
defparam \crtc|Mux1~1 .register_cascade_mode = "off";
defparam \crtc|Mux1~1 .sum_lutc_input = "datac";
defparam \crtc|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N9
cyclone_lcell \crtc|chrline~12 (
// Equation(s):
// \crtc|chrline~12_combout  = ((\crtc|atr [3] & ((\crtc|Mux1~1_combout ))) # (!\crtc|atr [3] & (\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout )))

	.clk(gnd),
	.dataa(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\crtc|Mux1~1_combout ),
	.datac(vcc),
	.datad(\crtc|atr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~12 .lut_mask = "ccaa";
defparam \crtc|chrline~12 .operation_mode = "normal";
defparam \crtc|chrline~12 .output_mode = "comb_only";
defparam \crtc|chrline~12 .register_cascade_mode = "off";
defparam \crtc|chrline~12 .sum_lutc_input = "datac";
defparam \crtc|chrline~12 .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X33_Y10
cyclone_ram_block \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\I_CLK_21M~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\crtc|rowbuf|altsyncram_component|auto_generated|q_a [7],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [5],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [4],
\crtc|rowbuf|altsyncram_component|auto_generated|q_a [3],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [2],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [1],\crtc|rowbuf|altsyncram_component|auto_generated|q_a [0],\crtc|chcnt [2],\crtc|chcnt [1],\crtc|chcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .init_file = "db/PC8001.rom0_cg_cbc.hdl.mif";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated|ALTSYNCRAM";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000000000000000000000000000007F500405DC43AEB2BBB04042AEB9006900000060550055013F001D001FD13D00007BFFFD000FFFE00000C300C300C30000000000050015415540040014001550050155510000050104400141000100000150504050000541010154000150404001410000010000000100054004000150055101410050140000415540004001500440554000410040154000100150040054000001000014000401040054000000050015400000000000000000000000000000300000003000000030000000300AAAA000003000003030000000300030003005555000000000000000000000000FFFFFFFCFFF0FFC0FF00FC00F000C000;
defparam \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000180000000010011010155010101AA00150155004000410004055500140054015402A9000000000000000001540155000040140155504400540100000001000001000000445000010050015140515550015055500010504101411500014015015551555100010010001000015550544000110010150040405141550105400140040011010010000000001540514000505000101010005141014100005540004000000400000004004440000000000001100140401040110000000000000010000400040004041001100AE00BA006640BA0091807540EEC0C640D540CCC0410014009640C000AE0000400100ECC0C0004040950001004040404055400000;
// synopsys translate_on

// Location: LC_X39_Y11_N4
cyclone_lcell \crtc|chrline~17 (
// Equation(s):
// \crtc|chrline~17_combout  = ((\crtc|atr [3] & (\crtc|Mux1~1_combout )) # (!\crtc|atr [3] & ((\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|Mux1~1_combout ),
	.datac(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\crtc|atr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~17 .lut_mask = "ccf0";
defparam \crtc|chrline~17 .operation_mode = "normal";
defparam \crtc|chrline~17 .output_mode = "comb_only";
defparam \crtc|chrline~17 .register_cascade_mode = "off";
defparam \crtc|chrline~17 .sum_lutc_input = "datac";
defparam \crtc|chrline~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y18_N9
cyclone_lcell \crtc|chrline[2]~5 (
// Equation(s):
// \crtc|chrline[2]~5_combout  = (\crtc|width80~regout ) # (((\crtc|dotcnt [0])))

	.clk(gnd),
	.dataa(\crtc|width80~regout ),
	.datab(vcc),
	.datac(\crtc|dotcnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[2]~5 .lut_mask = "fafa";
defparam \crtc|chrline[2]~5 .operation_mode = "normal";
defparam \crtc|chrline[2]~5 .output_mode = "comb_only";
defparam \crtc|chrline[2]~5 .register_cascade_mode = "off";
defparam \crtc|chrline[2]~5 .sum_lutc_input = "datac";
defparam \crtc|chrline[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N5
cyclone_lcell \crtc|chrline~16 (
// Equation(s):
// \crtc|chrline~16_combout  = ((\crtc|chrline [0] & ((!\crtc|always5~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|chrline [0]),
	.datac(vcc),
	.datad(\crtc|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~16 .lut_mask = "00cc";
defparam \crtc|chrline~16 .operation_mode = "normal";
defparam \crtc|chrline~16 .output_mode = "comb_only";
defparam \crtc|chrline~16 .register_cascade_mode = "off";
defparam \crtc|chrline~16 .sum_lutc_input = "datac";
defparam \crtc|chrline~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N7
cyclone_lcell \crtc|chrline~18 (
// Equation(s):
// \crtc|chrline~18_combout  = (\crtc|always5~0_combout  & ((\crtc|atr [3] & (\crtc|Mux1~1_combout )) # (!\crtc|atr [3] & ((\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a0 )))))

	.clk(gnd),
	.dataa(\crtc|Mux1~1_combout ),
	.datab(\crtc|always5~0_combout ),
	.datac(\crtc|atr [3]),
	.datad(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~18 .lut_mask = "8c80";
defparam \crtc|chrline~18 .operation_mode = "normal";
defparam \crtc|chrline~18 .output_mode = "comb_only";
defparam \crtc|chrline~18 .register_cascade_mode = "off";
defparam \crtc|chrline~18 .sum_lutc_input = "datac";
defparam \crtc|chrline~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y15_N2
cyclone_lcell \crtc|chrline~3 (
// Equation(s):
// \crtc|chrline~3_combout  = (!\crtc|chcnt [3] & (!\crtc|hvalid~1  & (!\crtc|vvalid~2_combout  & \crtc|always5~0_combout )))

	.clk(gnd),
	.dataa(\crtc|chcnt [3]),
	.datab(\crtc|hvalid~1 ),
	.datac(\crtc|vvalid~2_combout ),
	.datad(\crtc|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~3 .lut_mask = "0100";
defparam \crtc|chrline~3 .operation_mode = "normal";
defparam \crtc|chrline~3 .output_mode = "comb_only";
defparam \crtc|chrline~3 .register_cascade_mode = "off";
defparam \crtc|chrline~3 .sum_lutc_input = "datac";
defparam \crtc|chrline~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N3
cyclone_lcell \crtc|chrline[0] (
// Equation(s):
// \crtc|chrline [0] = DFFEAS((\crtc|chrline[2]~5_combout  & (((\crtc|chrline~18_combout  & \crtc|chrline~3_combout )))) # (!\crtc|chrline[2]~5_combout  & ((\crtc|chrline~16_combout ) # ((\crtc|chrline~18_combout  & \crtc|chrline~3_combout )))), 
// GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline[2]~5_combout ),
	.datab(\crtc|chrline~16_combout ),
	.datac(\crtc|chrline~18_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[0] .lut_mask = "f444";
defparam \crtc|chrline[0] .operation_mode = "normal";
defparam \crtc|chrline[0] .output_mode = "reg_only";
defparam \crtc|chrline[0] .register_cascade_mode = "off";
defparam \crtc|chrline[0] .sum_lutc_input = "datac";
defparam \crtc|chrline[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N6
cyclone_lcell \crtc|chrline[1] (
// Equation(s):
// \crtc|chrline [1] = DFFEAS((\crtc|always5~0_combout  & (\crtc|chrline~17_combout  & ((\crtc|chrline~3_combout )))) # (!\crtc|always5~0_combout  & ((\crtc|chrline [0]) # ((\crtc|chrline~17_combout  & \crtc|chrline~3_combout )))), GLOBAL(\I_CLK_21M~combout 
// ), VCC, , \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|always5~0_combout ),
	.datab(\crtc|chrline~17_combout ),
	.datac(\crtc|chrline [0]),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[1] .lut_mask = "dc50";
defparam \crtc|chrline[1] .operation_mode = "normal";
defparam \crtc|chrline[1] .output_mode = "reg_only";
defparam \crtc|chrline[1] .register_cascade_mode = "off";
defparam \crtc|chrline[1] .sum_lutc_input = "datac";
defparam \crtc|chrline[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N5
cyclone_lcell \crtc|chrline~14 (
// Equation(s):
// \crtc|chrline~14_combout  = ((\crtc|atr [3] & ((\crtc|Mux1~1_combout ))) # (!\crtc|atr [3] & (\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a2 )))

	.clk(gnd),
	.dataa(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\crtc|Mux1~1_combout ),
	.datac(vcc),
	.datad(\crtc|atr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~14 .lut_mask = "ccaa";
defparam \crtc|chrline~14 .operation_mode = "normal";
defparam \crtc|chrline~14 .output_mode = "comb_only";
defparam \crtc|chrline~14 .register_cascade_mode = "off";
defparam \crtc|chrline~14 .sum_lutc_input = "datac";
defparam \crtc|chrline~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N3
cyclone_lcell \crtc|chrline[2] (
// Equation(s):
// \crtc|chrline [2] = DFFEAS((\crtc|chrline [1] & (((\crtc|chrline~14_combout  & \crtc|chrline~3_combout )) # (!\crtc|always5~0_combout ))) # (!\crtc|chrline [1] & (\crtc|chrline~14_combout  & ((\crtc|chrline~3_combout )))), GLOBAL(\I_CLK_21M~combout ), 
// VCC, , \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline [1]),
	.datab(\crtc|chrline~14_combout ),
	.datac(\crtc|always5~0_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[2] .lut_mask = "ce0a";
defparam \crtc|chrline[2] .operation_mode = "normal";
defparam \crtc|chrline[2] .output_mode = "reg_only";
defparam \crtc|chrline[2] .register_cascade_mode = "off";
defparam \crtc|chrline[2] .sum_lutc_input = "datac";
defparam \crtc|chrline[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y11_N2
cyclone_lcell \crtc|chrline[3] (
// Equation(s):
// \crtc|chrline [3] = DFFEAS((\crtc|chrline~12_combout  & ((\crtc|chrline~3_combout ) # ((\crtc|chrline [2] & !\crtc|always5~0_combout )))) # (!\crtc|chrline~12_combout  & (\crtc|chrline [2] & (!\crtc|always5~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, 
// , \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline~12_combout ),
	.datab(\crtc|chrline [2]),
	.datac(\crtc|always5~0_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[3] .lut_mask = "ae0c";
defparam \crtc|chrline[3] .operation_mode = "normal";
defparam \crtc|chrline[3] .output_mode = "reg_only";
defparam \crtc|chrline[3] .register_cascade_mode = "off";
defparam \crtc|chrline[3] .sum_lutc_input = "datac";
defparam \crtc|chrline[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N4
cyclone_lcell \crtc|chrline~10 (
// Equation(s):
// \crtc|chrline~10_combout  = (\crtc|atr [3] & (\crtc|Mux0~1_combout )) # (!\crtc|atr [3] & (((\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a4 ))))

	.clk(gnd),
	.dataa(\crtc|Mux0~1_combout ),
	.datab(\crtc|atr [3]),
	.datac(\crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|chrline~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline~10 .lut_mask = "b8b8";
defparam \crtc|chrline~10 .operation_mode = "normal";
defparam \crtc|chrline~10 .output_mode = "comb_only";
defparam \crtc|chrline~10 .register_cascade_mode = "off";
defparam \crtc|chrline~10 .sum_lutc_input = "datac";
defparam \crtc|chrline~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N5
cyclone_lcell \crtc|chrline[4] (
// Equation(s):
// \crtc|chrline [4] = DFFEAS((\crtc|chrline [3] & (((\crtc|chrline~10_combout  & \crtc|chrline~3_combout )) # (!\crtc|always5~0_combout ))) # (!\crtc|chrline [3] & (\crtc|chrline~10_combout  & ((\crtc|chrline~3_combout )))), GLOBAL(\I_CLK_21M~combout ), 
// VCC, , \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline [3]),
	.datab(\crtc|chrline~10_combout ),
	.datac(\crtc|always5~0_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[4] .lut_mask = "ce0a";
defparam \crtc|chrline[4] .operation_mode = "normal";
defparam \crtc|chrline[4] .output_mode = "reg_only";
defparam \crtc|chrline[4] .register_cascade_mode = "off";
defparam \crtc|chrline[4] .sum_lutc_input = "datac";
defparam \crtc|chrline[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N0
cyclone_lcell \crtc|chrline[5] (
// Equation(s):
// \crtc|chrline [5] = DFFEAS((\crtc|chrline~8_combout  & ((\crtc|chrline~3_combout ) # ((\crtc|chrline [4] & !\crtc|always5~0_combout )))) # (!\crtc|chrline~8_combout  & (\crtc|chrline [4] & (!\crtc|always5~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline~8_combout ),
	.datab(\crtc|chrline [4]),
	.datac(\crtc|always5~0_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[5] .lut_mask = "ae0c";
defparam \crtc|chrline[5] .operation_mode = "normal";
defparam \crtc|chrline[5] .output_mode = "reg_only";
defparam \crtc|chrline[5] .register_cascade_mode = "off";
defparam \crtc|chrline[5] .sum_lutc_input = "datac";
defparam \crtc|chrline[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N8
cyclone_lcell \crtc|chrline[6] (
// Equation(s):
// \crtc|chrline [6] = DFFEAS((\crtc|chrline~6_combout  & ((\crtc|chrline~3_combout ) # ((\crtc|chrline [5] & !\crtc|always5~0_combout )))) # (!\crtc|chrline~6_combout  & (\crtc|chrline [5] & (!\crtc|always5~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline~6_combout ),
	.datab(\crtc|chrline [5]),
	.datac(\crtc|always5~0_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[6] .lut_mask = "ae0c";
defparam \crtc|chrline[6] .operation_mode = "normal";
defparam \crtc|chrline[6] .output_mode = "reg_only";
defparam \crtc|chrline[6] .register_cascade_mode = "off";
defparam \crtc|chrline[6] .sum_lutc_input = "datac";
defparam \crtc|chrline[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y10_N2
cyclone_lcell \crtc|chrline[7] (
// Equation(s):
// \crtc|chrline [7] = DFFEAS((\crtc|chrline~2_combout  & ((\crtc|chrline~3_combout ) # ((\crtc|chrline [6] & !\crtc|always5~0_combout )))) # (!\crtc|chrline~2_combout  & (\crtc|chrline [6] & (!\crtc|always5~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , 
// \crtc|chrline[2]~5_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|chrline~2_combout ),
	.datab(\crtc|chrline [6]),
	.datac(\crtc|always5~0_combout ),
	.datad(\crtc|chrline~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|chrline[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|chrline [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|chrline[7] .lut_mask = "ae0c";
defparam \crtc|chrline[7] .operation_mode = "normal";
defparam \crtc|chrline[7] .output_mode = "reg_only";
defparam \crtc|chrline[7] .register_cascade_mode = "off";
defparam \crtc|chrline[7] .sum_lutc_input = "datac";
defparam \crtc|chrline[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y9_N2
cyclone_lcell \crtc|y0~0 (
// Equation(s):
// \crtc|y0~0_combout  = \crtc|qrev~regout  $ (\crtc|qcurs~regout  $ (((!\crtc|qinh~regout  & \crtc|chrline [7]))))

	.clk(gnd),
	.dataa(\crtc|qrev~regout ),
	.datab(\crtc|qcurs~regout ),
	.datac(\crtc|qinh~regout ),
	.datad(\crtc|chrline [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|y0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|y0~0 .lut_mask = "6966";
defparam \crtc|y0~0 .operation_mode = "normal";
defparam \crtc|y0~0 .output_mode = "comb_only";
defparam \crtc|y0~0 .register_cascade_mode = "off";
defparam \crtc|y0~0 .sum_lutc_input = "datac";
defparam \crtc|y0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N7
cyclone_lcell \crtc|y_out[0]~0 (
// Equation(s):
// \crtc|y_out[0]~0_combout  = (((\crtc|color [0] & \crtc|y0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|color [0]),
	.datad(\crtc|y0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|y_out[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|y_out[0]~0 .lut_mask = "f000";
defparam \crtc|y_out[0]~0 .operation_mode = "normal";
defparam \crtc|y_out[0]~0 .output_mode = "comb_only";
defparam \crtc|y_out[0]~0 .register_cascade_mode = "off";
defparam \crtc|y_out[0]~0 .sum_lutc_input = "datac";
defparam \crtc|y_out[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y15_N2
cyclone_lcell \crtc|atr0[5] (
// Equation(s):
// \crtc|atr0 [5] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , \crtc|atr [5], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[5] .lut_mask = "0000";
defparam \crtc|atr0[5] .operation_mode = "normal";
defparam \crtc|atr0[5] .output_mode = "reg_only";
defparam \crtc|atr0[5] .register_cascade_mode = "off";
defparam \crtc|atr0[5] .sum_lutc_input = "datac";
defparam \crtc|atr0[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N1
cyclone_lcell \crtc|atr_data[6] (
// Equation(s):
// \crtc|atr_data [6] = DFFEAS(GND, GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|Equal12~1_combout , \crtc|rowbuf|altsyncram_component|auto_generated|q_a [6], , , VCC)

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|rowbuf|altsyncram_component|auto_generated|q_a [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crtc|Equal12~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr_data[6] .lut_mask = "0000";
defparam \crtc|atr_data[6] .operation_mode = "normal";
defparam \crtc|atr_data[6] .output_mode = "reg_only";
defparam \crtc|atr_data[6] .register_cascade_mode = "off";
defparam \crtc|atr_data[6] .sum_lutc_input = "datac";
defparam \crtc|atr_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X44_Y16_N0
cyclone_lcell \crtc|atr[5] (
// Equation(s):
// \crtc|atr [5] = DFFEAS((\crtc|atr~2_combout  & (((\crtc|atr0 [5])))) # (!\crtc|atr~2_combout  & (\crtc|colormode~regout  & ((!\crtc|atr_data [6])))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr[6]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|colormode~regout ),
	.datab(\crtc|atr0 [5]),
	.datac(\crtc|atr~2_combout ),
	.datad(\crtc|atr_data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr[6]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[5] .lut_mask = "c0ca";
defparam \crtc|atr[5] .operation_mode = "normal";
defparam \crtc|atr[5] .output_mode = "reg_only";
defparam \crtc|atr[5] .register_cascade_mode = "off";
defparam \crtc|atr[5] .sum_lutc_input = "datac";
defparam \crtc|atr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N4
cyclone_lcell \crtc|color[1] (
// Equation(s):
// \crtc|color [1] = DFFEAS((((!\crtc|atr [5]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|always5~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|always5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|color [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|color[1] .lut_mask = "0f0f";
defparam \crtc|color[1] .operation_mode = "normal";
defparam \crtc|color[1] .output_mode = "reg_only";
defparam \crtc|color[1] .register_cascade_mode = "off";
defparam \crtc|color[1] .sum_lutc_input = "datac";
defparam \crtc|color[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N1
cyclone_lcell \crtc|y_out[1]~1 (
// Equation(s):
// \crtc|y_out[1]~1_combout  = (((\crtc|color [1] & \crtc|y0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|color [1]),
	.datad(\crtc|y0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|y_out[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|y_out[1]~1 .lut_mask = "f000";
defparam \crtc|y_out[1]~1 .operation_mode = "normal";
defparam \crtc|y_out[1]~1 .output_mode = "comb_only";
defparam \crtc|y_out[1]~1 .register_cascade_mode = "off";
defparam \crtc|y_out[1]~1 .sum_lutc_input = "datac";
defparam \crtc|y_out[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y15_N7
cyclone_lcell \crtc|atr0[6] (
// Equation(s):
// \crtc|atr0 [6] = DFFEAS((((\crtc|atr [6]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr0[4]~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|atr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr0[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr0[6] .lut_mask = "ff00";
defparam \crtc|atr0[6] .operation_mode = "normal";
defparam \crtc|atr0[6] .output_mode = "reg_only";
defparam \crtc|atr0[6] .register_cascade_mode = "off";
defparam \crtc|atr0[6] .sum_lutc_input = "datac";
defparam \crtc|atr0[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X44_Y16_N7
cyclone_lcell \crtc|atr[6] (
// Equation(s):
// \crtc|atr [6] = DFFEAS((\crtc|atr~2_combout  & (((\crtc|atr0 [6])))) # (!\crtc|atr~2_combout  & (\crtc|colormode~regout  & (!\crtc|atr_data [7]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|atr[6]~12_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|colormode~regout ),
	.datab(\crtc|atr_data [7]),
	.datac(\crtc|atr~2_combout ),
	.datad(\crtc|atr0 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|atr[6]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|atr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|atr[6] .lut_mask = "f202";
defparam \crtc|atr[6] .operation_mode = "normal";
defparam \crtc|atr[6] .output_mode = "reg_only";
defparam \crtc|atr[6] .register_cascade_mode = "off";
defparam \crtc|atr[6] .sum_lutc_input = "datac";
defparam \crtc|atr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N0
cyclone_lcell \crtc|color[2] (
// Equation(s):
// \crtc|color [2] = DFFEAS((((!\crtc|atr [6]))), GLOBAL(\I_CLK_21M~combout ), VCC, , \crtc|always5~0_combout , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|atr [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crtc|always5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|color [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|color[2] .lut_mask = "0f0f";
defparam \crtc|color[2] .operation_mode = "normal";
defparam \crtc|color[2] .output_mode = "reg_only";
defparam \crtc|color[2] .register_cascade_mode = "off";
defparam \crtc|color[2] .sum_lutc_input = "datac";
defparam \crtc|color[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N8
cyclone_lcell \crtc|LessThan6~0 (
// Equation(s):
// \crtc|LessThan6~0_combout  = (!\crtc|dotcnt [2] & (!\crtc|dotcnt [3] & (\crtc|burst~2  & !\crtc|Equal12~0_combout )))

	.clk(gnd),
	.dataa(\crtc|dotcnt [2]),
	.datab(\crtc|dotcnt [3]),
	.datac(\crtc|burst~2 ),
	.datad(\crtc|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|LessThan6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|LessThan6~0 .lut_mask = "0010";
defparam \crtc|LessThan6~0 .operation_mode = "normal";
defparam \crtc|LessThan6~0 .output_mode = "comb_only";
defparam \crtc|LessThan6~0 .register_cascade_mode = "off";
defparam \crtc|LessThan6~0 .sum_lutc_input = "datac";
defparam \crtc|LessThan6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X43_Y13_N5
cyclone_lcell \crtc|hvalid~0 (
// Equation(s):
// \crtc|hvalid~0_combout  = (((!\crtc|dotcnt [9] & !\crtc|dotcnt [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\crtc|dotcnt [9]),
	.datad(\crtc|dotcnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|hvalid~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|hvalid~0 .lut_mask = "000f";
defparam \crtc|hvalid~0 .operation_mode = "normal";
defparam \crtc|hvalid~0 .output_mode = "comb_only";
defparam \crtc|hvalid~0 .register_cascade_mode = "off";
defparam \crtc|hvalid~0 .sum_lutc_input = "datac";
defparam \crtc|hvalid~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N0
cyclone_lcell \crtc|LessThan6~1 (
// Equation(s):
// \crtc|LessThan6~1_combout  = (!\crtc|dotcnt [7] & (\crtc|hvalid~0_combout  & ((\crtc|LessThan6~0_combout ) # (!\crtc|dotcnt [6]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [7]),
	.datab(\crtc|LessThan6~0_combout ),
	.datac(\crtc|hvalid~0_combout ),
	.datad(\crtc|dotcnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|LessThan6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|LessThan6~1 .lut_mask = "4050";
defparam \crtc|LessThan6~1 .operation_mode = "normal";
defparam \crtc|LessThan6~1 .output_mode = "comb_only";
defparam \crtc|LessThan6~1 .register_cascade_mode = "off";
defparam \crtc|LessThan6~1 .sum_lutc_input = "datac";
defparam \crtc|LessThan6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N1
cyclone_lcell \crtc|q0 (
// Equation(s):
// \crtc|q0~regout  = DFFEAS(\crtc|LessThan6~1_combout  $ ((((\crtc|hcnt [0] & \crtc|hcnt [1])) # (!\crtc|LessThan7~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|hcnt [0]),
	.datab(\crtc|LessThan6~1_combout ),
	.datac(\crtc|LessThan7~0_combout ),
	.datad(\crtc|hcnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|q0 .lut_mask = "63c3";
defparam \crtc|q0 .operation_mode = "normal";
defparam \crtc|q0 .output_mode = "reg_only";
defparam \crtc|q0 .register_cascade_mode = "off";
defparam \crtc|q0 .sum_lutc_input = "datac";
defparam \crtc|q0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N2
cyclone_lcell \crtc|y_out[2]~2 (
// Equation(s):
// \crtc|y_out[2]~2_combout  = (\crtc|y0~0_combout  & (\crtc|color [2])) # (!\crtc|y0~0_combout  & (((!\crtc|q0~regout ))))

	.clk(gnd),
	.dataa(\crtc|y0~0_combout ),
	.datab(\crtc|color [2]),
	.datac(vcc),
	.datad(\crtc|q0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|y_out[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|y_out[2]~2 .lut_mask = "88dd";
defparam \crtc|y_out[2]~2 .operation_mode = "normal";
defparam \crtc|y_out[2]~2 .output_mode = "comb_only";
defparam \crtc|y_out[2]~2 .register_cascade_mode = "off";
defparam \crtc|y_out[2]~2 .sum_lutc_input = "datac";
defparam \crtc|y_out[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N3
cyclone_lcell \crtc|y_out[3]~3 (
// Equation(s):
// \crtc|y_out[3]~3_combout  = (\crtc|y0~0_combout ) # (((\crtc|q0~regout )))

	.clk(gnd),
	.dataa(\crtc|y0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\crtc|q0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|y_out[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|y_out[3]~3 .lut_mask = "ffaa";
defparam \crtc|y_out[3]~3 .operation_mode = "normal";
defparam \crtc|y_out[3]~3 .output_mode = "comb_only";
defparam \crtc|y_out[3]~3 .register_cascade_mode = "off";
defparam \crtc|y_out[3]~3 .sum_lutc_input = "datac";
defparam \crtc|y_out[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N8
cyclone_lcell \crtc|burst~1 (
// Equation(s):
// \crtc|burst~1_combout  = (\crtc|dotcnt [7]) # (((\crtc|burst~0 ) # (!\crtc|dotcnt [6])) # (!\crtc|hvalid~0_combout ))

	.clk(gnd),
	.dataa(\crtc|dotcnt [7]),
	.datab(\crtc|hvalid~0_combout ),
	.datac(\crtc|burst~0 ),
	.datad(\crtc|dotcnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|burst~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|burst~1 .lut_mask = "fbff";
defparam \crtc|burst~1 .operation_mode = "normal";
defparam \crtc|burst~1 .output_mode = "comb_only";
defparam \crtc|burst~1 .register_cascade_mode = "off";
defparam \crtc|burst~1 .sum_lutc_input = "datac";
defparam \crtc|burst~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N2
cyclone_lcell \crtc|colordata|Decoder1~2 (
// Equation(s):
// \crtc|colordata|Decoder1~2_combout  = (\crtc|burst~1_combout  & (\crtc|dotcnt [0] & (\crtc|color [0] $ (\crtc|color [2]))))

	.clk(gnd),
	.dataa(\crtc|color [0]),
	.datab(\crtc|color [2]),
	.datac(\crtc|burst~1_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|Decoder1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|Decoder1~2 .lut_mask = "6000";
defparam \crtc|colordata|Decoder1~2 .operation_mode = "normal";
defparam \crtc|colordata|Decoder1~2 .output_mode = "comb_only";
defparam \crtc|colordata|Decoder1~2 .register_cascade_mode = "off";
defparam \crtc|colordata|Decoder1~2 .sum_lutc_input = "datac";
defparam \crtc|colordata|Decoder1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N9
cyclone_lcell \crtc|colordata|data[0] (
// Equation(s):
// \crtc|c_out[0]~0  = ((X1_data[0] & ((\crtc|y0~0_combout ) # (!\crtc|burst~1_combout ))))

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|y0~0_combout ),
	.datab(vcc),
	.datac(\crtc|colordata|Decoder1~2_combout ),
	.datad(\crtc|burst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|c_out[0]~0 ),
	.regout(\crtc|colordata|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|data[0] .lut_mask = "a0f0";
defparam \crtc|colordata|data[0] .operation_mode = "normal";
defparam \crtc|colordata|data[0] .output_mode = "comb_only";
defparam \crtc|colordata|data[0] .register_cascade_mode = "off";
defparam \crtc|colordata|data[0] .sum_lutc_input = "qfbk";
defparam \crtc|colordata|data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y9_N6
cyclone_lcell \crtc|colordata|Decoder0~0 (
// Equation(s):
// \crtc|colordata|Decoder0~0_combout  = ((\crtc|burst~1_combout  & (\crtc|color [2] $ (\crtc|color [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|color [2]),
	.datac(\crtc|color [1]),
	.datad(\crtc|burst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|Decoder0~0 .lut_mask = "3c00";
defparam \crtc|colordata|Decoder0~0 .operation_mode = "normal";
defparam \crtc|colordata|Decoder0~0 .output_mode = "comb_only";
defparam \crtc|colordata|Decoder0~0 .register_cascade_mode = "off";
defparam \crtc|colordata|Decoder0~0 .sum_lutc_input = "datac";
defparam \crtc|colordata|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N1
cyclone_lcell \crtc|ctmp~1 (
// Equation(s):
// \crtc|ctmp~1_combout  = (\crtc|color [2] $ ((\crtc|color [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|color [2]),
	.datac(\crtc|color [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|ctmp~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ctmp~1 .lut_mask = "3c3c";
defparam \crtc|ctmp~1 .operation_mode = "normal";
defparam \crtc|ctmp~1 .output_mode = "comb_only";
defparam \crtc|ctmp~1 .register_cascade_mode = "off";
defparam \crtc|ctmp~1 .sum_lutc_input = "datac";
defparam \crtc|ctmp~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N3
cyclone_lcell \crtc|comb~0 (
// Equation(s):
// \crtc|comb~0_combout  = \crtc|hcnt [0] $ (\crtc|dotcnt [1] $ (((\crtc|burst~1_combout  & \crtc|color [2]))))

	.clk(gnd),
	.dataa(\crtc|hcnt [0]),
	.datab(\crtc|burst~1_combout ),
	.datac(\crtc|dotcnt [1]),
	.datad(\crtc|color [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|comb~0 .lut_mask = "965a";
defparam \crtc|comb~0 .operation_mode = "normal";
defparam \crtc|comb~0 .output_mode = "comb_only";
defparam \crtc|comb~0 .register_cascade_mode = "off";
defparam \crtc|comb~0 .sum_lutc_input = "datac";
defparam \crtc|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N4
cyclone_lcell \crtc|ctmp~0 (
// Equation(s):
// \crtc|ctmp~0_combout  = \crtc|color [0] $ ((((\crtc|color [2]))))

	.clk(gnd),
	.dataa(\crtc|color [0]),
	.datab(vcc),
	.datac(\crtc|color [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|ctmp~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|ctmp~0 .lut_mask = "5a5a";
defparam \crtc|ctmp~0 .operation_mode = "normal";
defparam \crtc|ctmp~0 .output_mode = "comb_only";
defparam \crtc|ctmp~0 .register_cascade_mode = "off";
defparam \crtc|ctmp~0 .sum_lutc_input = "datac";
defparam \crtc|ctmp~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N9
cyclone_lcell \crtc|colordata|Decoder0~1 (
// Equation(s):
// \crtc|colordata|Decoder0~1_combout  = (!\crtc|dotcnt [0] & (\crtc|ctmp~1_combout  & (!\crtc|ctmp~0_combout  & \crtc|burst~1_combout )))

	.clk(gnd),
	.dataa(\crtc|dotcnt [0]),
	.datab(\crtc|ctmp~1_combout ),
	.datac(\crtc|ctmp~0_combout ),
	.datad(\crtc|burst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|Decoder0~1 .lut_mask = "0400";
defparam \crtc|colordata|Decoder0~1 .operation_mode = "normal";
defparam \crtc|colordata|Decoder0~1 .output_mode = "comb_only";
defparam \crtc|colordata|Decoder0~1 .register_cascade_mode = "off";
defparam \crtc|colordata|Decoder0~1 .sum_lutc_input = "datac";
defparam \crtc|colordata|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N5
cyclone_lcell \crtc|colordata|WideOr2~3 (
// Equation(s):
// \crtc|colordata|WideOr2~3_combout  = (\crtc|comb~0_combout  & (((!\crtc|colordata|Decoder0~1_combout )))) # (!\crtc|comb~0_combout  & ((\crtc|ctmp~1_combout ) # ((!\crtc|colordata|Decoder1~2_combout ))))

	.clk(gnd),
	.dataa(\crtc|ctmp~1_combout ),
	.datab(\crtc|comb~0_combout ),
	.datac(\crtc|colordata|Decoder0~1_combout ),
	.datad(\crtc|colordata|Decoder1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|WideOr2~3 .lut_mask = "2e3f";
defparam \crtc|colordata|WideOr2~3 .operation_mode = "normal";
defparam \crtc|colordata|WideOr2~3 .output_mode = "comb_only";
defparam \crtc|colordata|WideOr2~3 .register_cascade_mode = "off";
defparam \crtc|colordata|WideOr2~3 .sum_lutc_input = "datac";
defparam \crtc|colordata|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N7
cyclone_lcell \crtc|colordata|WideOr2~5 (
// Equation(s):
// \crtc|colordata|WideOr2~5_combout  = (\crtc|comb~0_combout  & (\crtc|dotcnt [0])) # (!\crtc|comb~0_combout  & ((\crtc|color [0] $ (!\crtc|color [2]))))

	.clk(gnd),
	.dataa(\crtc|dotcnt [0]),
	.datab(\crtc|color [0]),
	.datac(\crtc|color [2]),
	.datad(\crtc|comb~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|WideOr2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|WideOr2~5 .lut_mask = "aac3";
defparam \crtc|colordata|WideOr2~5 .operation_mode = "normal";
defparam \crtc|colordata|WideOr2~5 .output_mode = "comb_only";
defparam \crtc|colordata|WideOr2~5 .register_cascade_mode = "off";
defparam \crtc|colordata|WideOr2~5 .sum_lutc_input = "datac";
defparam \crtc|colordata|WideOr2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N0
cyclone_lcell \crtc|colordata|WideOr2~2 (
// Equation(s):
// \crtc|colordata|WideOr2~2_combout  = (!\crtc|dotcnt [0] & (((!\crtc|ctmp~1_combout  & \crtc|ctmp~0_combout )) # (!\crtc|burst~1_combout )))

	.clk(gnd),
	.dataa(\crtc|burst~1_combout ),
	.datab(\crtc|ctmp~1_combout ),
	.datac(\crtc|ctmp~0_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|WideOr2~2 .lut_mask = "0075";
defparam \crtc|colordata|WideOr2~2 .operation_mode = "normal";
defparam \crtc|colordata|WideOr2~2 .output_mode = "comb_only";
defparam \crtc|colordata|WideOr2~2 .register_cascade_mode = "off";
defparam \crtc|colordata|WideOr2~2 .sum_lutc_input = "datac";
defparam \crtc|colordata|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N2
cyclone_lcell \crtc|colordata|data[1] (
// Equation(s):
// \crtc|colordata|data [1] = DFFEAS(((\crtc|colordata|WideOr2~2_combout ) # ((\crtc|colordata|Decoder0~0_combout  & \crtc|colordata|WideOr2~5_combout ))) # (!\crtc|colordata|WideOr2~3_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|colordata|Decoder0~0_combout ),
	.datab(\crtc|colordata|WideOr2~3_combout ),
	.datac(\crtc|colordata|WideOr2~5_combout ),
	.datad(\crtc|colordata|WideOr2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|colordata|data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|data[1] .lut_mask = "ffb3";
defparam \crtc|colordata|data[1] .operation_mode = "normal";
defparam \crtc|colordata|data[1] .output_mode = "reg_only";
defparam \crtc|colordata|data[1] .register_cascade_mode = "off";
defparam \crtc|colordata|data[1] .sum_lutc_input = "datac";
defparam \crtc|colordata|data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y10_N6
cyclone_lcell \crtc|c_out[1]~1 (
// Equation(s):
// \crtc|c_out[1]~1_combout  = ((\crtc|colordata|data [1] & ((\crtc|y0~0_combout ) # (!\crtc|burst~1_combout ))))

	.clk(gnd),
	.dataa(\crtc|y0~0_combout ),
	.datab(vcc),
	.datac(\crtc|colordata|data [1]),
	.datad(\crtc|burst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|c_out[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|c_out[1]~1 .lut_mask = "a0f0";
defparam \crtc|c_out[1]~1 .operation_mode = "normal";
defparam \crtc|c_out[1]~1 .output_mode = "comb_only";
defparam \crtc|c_out[1]~1 .register_cascade_mode = "off";
defparam \crtc|c_out[1]~1 .sum_lutc_input = "datac";
defparam \crtc|c_out[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y10_N7
cyclone_lcell \crtc|colordata|WideOr1~4 (
// Equation(s):
// \crtc|colordata|WideOr1~4_combout  = (\crtc|burst~1_combout  & (!\crtc|dotcnt [0] & (\crtc|color [0] $ (\crtc|color [2]))))

	.clk(gnd),
	.dataa(\crtc|color [0]),
	.datab(\crtc|color [2]),
	.datac(\crtc|burst~1_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|WideOr1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|WideOr1~4 .lut_mask = "0060";
defparam \crtc|colordata|WideOr1~4 .operation_mode = "normal";
defparam \crtc|colordata|WideOr1~4 .output_mode = "comb_only";
defparam \crtc|colordata|WideOr1~4 .register_cascade_mode = "off";
defparam \crtc|colordata|WideOr1~4 .sum_lutc_input = "datac";
defparam \crtc|colordata|WideOr1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N4
cyclone_lcell \crtc|colordata|WideOr1~2 (
// Equation(s):
// \crtc|colordata|WideOr1~2_combout  = (\crtc|burst~1_combout  & ((\crtc|ctmp~1_combout  & ((!\crtc|dotcnt [0]))) # (!\crtc|ctmp~1_combout  & ((\crtc|dotcnt [0]) # (!\crtc|ctmp~0_combout ))))) # (!\crtc|burst~1_combout  & (((\crtc|dotcnt [0]))))

	.clk(gnd),
	.dataa(\crtc|burst~1_combout ),
	.datab(\crtc|ctmp~1_combout ),
	.datac(\crtc|ctmp~0_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|WideOr1~2 .lut_mask = "778a";
defparam \crtc|colordata|WideOr1~2 .operation_mode = "normal";
defparam \crtc|colordata|WideOr1~2 .output_mode = "comb_only";
defparam \crtc|colordata|WideOr1~2 .register_cascade_mode = "off";
defparam \crtc|colordata|WideOr1~2 .sum_lutc_input = "datac";
defparam \crtc|colordata|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N8
cyclone_lcell \crtc|colordata|data[2] (
// Equation(s):
// \crtc|colordata|data [2] = DFFEAS((\crtc|colordata|WideOr1~4_combout  $ (((!\crtc|colordata|WideOr1~2_combout  & !\crtc|comb~0_combout )))) # (!\crtc|colordata|WideOr2~3_combout ), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|colordata|WideOr1~4_combout ),
	.datab(\crtc|colordata|WideOr2~3_combout ),
	.datac(\crtc|colordata|WideOr1~2_combout ),
	.datad(\crtc|comb~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|colordata|data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|data[2] .lut_mask = "bbb7";
defparam \crtc|colordata|data[2] .operation_mode = "normal";
defparam \crtc|colordata|data[2] .output_mode = "reg_only";
defparam \crtc|colordata|data[2] .register_cascade_mode = "off";
defparam \crtc|colordata|data[2] .sum_lutc_input = "datac";
defparam \crtc|colordata|data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y9_N5
cyclone_lcell \crtc|c_out[2]~2 (
// Equation(s):
// \crtc|c_out[2]~2_combout  = (\crtc|colordata|data [2] & (((\crtc|y0~0_combout ) # (!\crtc|burst~1_combout ))))

	.clk(gnd),
	.dataa(\crtc|colordata|data [2]),
	.datab(vcc),
	.datac(\crtc|y0~0_combout ),
	.datad(\crtc|burst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|c_out[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|c_out[2]~2 .lut_mask = "a0aa";
defparam \crtc|c_out[2]~2 .operation_mode = "normal";
defparam \crtc|c_out[2]~2 .output_mode = "comb_only";
defparam \crtc|c_out[2]~2 .register_cascade_mode = "off";
defparam \crtc|c_out[2]~2 .sum_lutc_input = "datac";
defparam \crtc|c_out[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N3
cyclone_lcell \crtc|colordata|WideOr0~0 (
// Equation(s):
// \crtc|colordata|WideOr0~0_combout  = (\crtc|comb~0_combout  & (\crtc|burst~1_combout  $ (((!\crtc|dotcnt [0]))))) # (!\crtc|comb~0_combout  & (\crtc|burst~1_combout  & (\crtc|ctmp~0_combout  & !\crtc|dotcnt [0])))

	.clk(gnd),
	.dataa(\crtc|burst~1_combout ),
	.datab(\crtc|comb~0_combout ),
	.datac(\crtc|ctmp~0_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|colordata|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|WideOr0~0 .lut_mask = "8864";
defparam \crtc|colordata|WideOr0~0 .operation_mode = "normal";
defparam \crtc|colordata|WideOr0~0 .output_mode = "comb_only";
defparam \crtc|colordata|WideOr0~0 .register_cascade_mode = "off";
defparam \crtc|colordata|WideOr0~0 .sum_lutc_input = "datac";
defparam \crtc|colordata|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y9_N9
cyclone_lcell \crtc|colordata|data[3] (
// Equation(s):
// \crtc|colordata|data [3] = DFFEAS((\crtc|colordata|WideOr2~3_combout  & (((!\crtc|ctmp~1_combout  & \crtc|dotcnt [0])) # (!\crtc|colordata|WideOr0~0_combout ))), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\crtc|ctmp~1_combout ),
	.datab(\crtc|colordata|WideOr2~3_combout ),
	.datac(\crtc|colordata|WideOr0~0_combout ),
	.datad(\crtc|dotcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\crtc|colordata|data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|colordata|data[3] .lut_mask = "4c0c";
defparam \crtc|colordata|data[3] .operation_mode = "normal";
defparam \crtc|colordata|data[3] .output_mode = "reg_only";
defparam \crtc|colordata|data[3] .register_cascade_mode = "off";
defparam \crtc|colordata|data[3] .sum_lutc_input = "datac";
defparam \crtc|colordata|data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y9_N4
cyclone_lcell \crtc|c_out[3]~3 (
// Equation(s):
// \crtc|c_out[3]~3_combout  = ((\crtc|colordata|data [3]) # ((!\crtc|y0~0_combout  & \crtc|burst~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\crtc|colordata|data [3]),
	.datac(\crtc|y0~0_combout ),
	.datad(\crtc|burst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\crtc|c_out[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \crtc|c_out[3]~3 .lut_mask = "cfcc";
defparam \crtc|c_out[3]~3 .operation_mode = "normal";
defparam \crtc|c_out[3]~3 .output_mode = "comb_only";
defparam \crtc|c_out[3]~3 .register_cascade_mode = "off";
defparam \crtc|c_out[3]~3 .sum_lutc_input = "datac";
defparam \crtc|c_out[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N2
cyclone_lcell \cin[3]~3 (
// Equation(s):
// \cin[3]~3_combout  = (\always7~0_combout  & ((\Z80|selal[2]~7_combout  & (!\Z80|Mux17~1_combout )) # (!\Z80|selal[2]~7_combout  & ((!\Z80|Mux17~2_combout )))))

	.clk(gnd),
	.dataa(\always7~0_combout ),
	.datab(\Z80|Mux17~1_combout ),
	.datac(\Z80|Mux17~2_combout ),
	.datad(\Z80|selal[2]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cin[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cin[3]~3 .lut_mask = "220a";
defparam \cin[3]~3 .operation_mode = "normal";
defparam \cin[3]~3 .output_mode = "comb_only";
defparam \cin[3]~3 .register_cascade_mode = "off";
defparam \cin[3]~3 .sum_lutc_input = "datac";
defparam \cin[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y12_N3
cyclone_lcell \motor~reg0 (
// Equation(s):
// \motor~reg0_regout  = DFFEAS((\Z80|Mux18~3_combout  & ((\cin[3]~3_combout  & ((\Z80|Mux4~1 ))) # (!\cin[3]~3_combout  & (\motor~reg0_regout )))) # (!\Z80|Mux18~3_combout  & (\motor~reg0_regout )), GLOBAL(\I_CLK_21M~combout ), VCC, , , , , , )

	.clk(\I_CLK_21M~combout ),
	.dataa(\Z80|Mux18~3_combout ),
	.datab(\motor~reg0_regout ),
	.datac(\cin[3]~3_combout ),
	.datad(\Z80|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\motor~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \motor~reg0 .lut_mask = "ec4c";
defparam \motor~reg0 .operation_mode = "normal";
defparam \motor~reg0 .output_mode = "reg_only";
defparam \motor~reg0 .register_cascade_mode = "off";
defparam \motor~reg0 .sum_lutc_input = "datac";
defparam \motor~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_227,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \vtune~I (
	.datain(\ukp|clockgen|phase_a~0_regout ),
	.oe(\ukp|clockgen|vtune~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vtune));
// synopsys translate_off
defparam \vtune~I .input_async_reset = "none";
defparam \vtune~I .input_power_up = "low";
defparam \vtune~I .input_register_mode = "none";
defparam \vtune~I .input_sync_reset = "none";
defparam \vtune~I .oe_async_reset = "none";
defparam \vtune~I .oe_power_up = "low";
defparam \vtune~I .oe_register_mode = "none";
defparam \vtune~I .oe_sync_reset = "none";
defparam \vtune~I .operation_mode = "output";
defparam \vtune~I .output_async_reset = "none";
defparam \vtune~I .output_power_up = "low";
defparam \vtune~I .output_register_mode = "none";
defparam \vtune~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[0]~I (
	.datain(\Z80|Mux7~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[0]));
// synopsys translate_off
defparam \IO_D[0]~I .input_async_reset = "none";
defparam \IO_D[0]~I .input_power_up = "low";
defparam \IO_D[0]~I .input_register_mode = "none";
defparam \IO_D[0]~I .input_sync_reset = "none";
defparam \IO_D[0]~I .oe_async_reset = "none";
defparam \IO_D[0]~I .oe_power_up = "low";
defparam \IO_D[0]~I .oe_register_mode = "none";
defparam \IO_D[0]~I .oe_sync_reset = "none";
defparam \IO_D[0]~I .operation_mode = "bidir";
defparam \IO_D[0]~I .output_async_reset = "none";
defparam \IO_D[0]~I .output_power_up = "low";
defparam \IO_D[0]~I .output_register_mode = "none";
defparam \IO_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[1]~I (
	.datain(\Z80|Mux6~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[1]));
// synopsys translate_off
defparam \IO_D[1]~I .input_async_reset = "none";
defparam \IO_D[1]~I .input_power_up = "low";
defparam \IO_D[1]~I .input_register_mode = "none";
defparam \IO_D[1]~I .input_sync_reset = "none";
defparam \IO_D[1]~I .oe_async_reset = "none";
defparam \IO_D[1]~I .oe_power_up = "low";
defparam \IO_D[1]~I .oe_register_mode = "none";
defparam \IO_D[1]~I .oe_sync_reset = "none";
defparam \IO_D[1]~I .operation_mode = "bidir";
defparam \IO_D[1]~I .output_async_reset = "none";
defparam \IO_D[1]~I .output_power_up = "low";
defparam \IO_D[1]~I .output_register_mode = "none";
defparam \IO_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_174,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[2]~I (
	.datain(\Z80|Mux5~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[2]));
// synopsys translate_off
defparam \IO_D[2]~I .input_async_reset = "none";
defparam \IO_D[2]~I .input_power_up = "low";
defparam \IO_D[2]~I .input_register_mode = "none";
defparam \IO_D[2]~I .input_sync_reset = "none";
defparam \IO_D[2]~I .oe_async_reset = "none";
defparam \IO_D[2]~I .oe_power_up = "low";
defparam \IO_D[2]~I .oe_register_mode = "none";
defparam \IO_D[2]~I .oe_sync_reset = "none";
defparam \IO_D[2]~I .operation_mode = "bidir";
defparam \IO_D[2]~I .output_async_reset = "none";
defparam \IO_D[2]~I .output_power_up = "low";
defparam \IO_D[2]~I .output_register_mode = "none";
defparam \IO_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[3]~I (
	.datain(\Z80|Mux4~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[3]));
// synopsys translate_off
defparam \IO_D[3]~I .input_async_reset = "none";
defparam \IO_D[3]~I .input_power_up = "low";
defparam \IO_D[3]~I .input_register_mode = "none";
defparam \IO_D[3]~I .input_sync_reset = "none";
defparam \IO_D[3]~I .oe_async_reset = "none";
defparam \IO_D[3]~I .oe_power_up = "low";
defparam \IO_D[3]~I .oe_register_mode = "none";
defparam \IO_D[3]~I .oe_sync_reset = "none";
defparam \IO_D[3]~I .operation_mode = "bidir";
defparam \IO_D[3]~I .output_async_reset = "none";
defparam \IO_D[3]~I .output_power_up = "low";
defparam \IO_D[3]~I .output_register_mode = "none";
defparam \IO_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[4]~I (
	.datain(\Z80|Mux3~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[4]));
// synopsys translate_off
defparam \IO_D[4]~I .input_async_reset = "none";
defparam \IO_D[4]~I .input_power_up = "low";
defparam \IO_D[4]~I .input_register_mode = "none";
defparam \IO_D[4]~I .input_sync_reset = "none";
defparam \IO_D[4]~I .oe_async_reset = "none";
defparam \IO_D[4]~I .oe_power_up = "low";
defparam \IO_D[4]~I .oe_register_mode = "none";
defparam \IO_D[4]~I .oe_sync_reset = "none";
defparam \IO_D[4]~I .operation_mode = "bidir";
defparam \IO_D[4]~I .output_async_reset = "none";
defparam \IO_D[4]~I .output_power_up = "low";
defparam \IO_D[4]~I .output_register_mode = "none";
defparam \IO_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[5]~I (
	.datain(\Z80|Mux2~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[5]));
// synopsys translate_off
defparam \IO_D[5]~I .input_async_reset = "none";
defparam \IO_D[5]~I .input_power_up = "low";
defparam \IO_D[5]~I .input_register_mode = "none";
defparam \IO_D[5]~I .input_sync_reset = "none";
defparam \IO_D[5]~I .oe_async_reset = "none";
defparam \IO_D[5]~I .oe_power_up = "low";
defparam \IO_D[5]~I .oe_register_mode = "none";
defparam \IO_D[5]~I .oe_sync_reset = "none";
defparam \IO_D[5]~I .operation_mode = "bidir";
defparam \IO_D[5]~I .output_async_reset = "none";
defparam \IO_D[5]~I .output_power_up = "low";
defparam \IO_D[5]~I .output_register_mode = "none";
defparam \IO_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_178,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[6]~I (
	.datain(\Z80|Mux1~1 ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[6]));
// synopsys translate_off
defparam \IO_D[6]~I .input_async_reset = "none";
defparam \IO_D[6]~I .input_power_up = "low";
defparam \IO_D[6]~I .input_register_mode = "none";
defparam \IO_D[6]~I .input_sync_reset = "none";
defparam \IO_D[6]~I .oe_async_reset = "none";
defparam \IO_D[6]~I .oe_power_up = "low";
defparam \IO_D[6]~I .oe_register_mode = "none";
defparam \IO_D[6]~I .oe_sync_reset = "none";
defparam \IO_D[6]~I .operation_mode = "bidir";
defparam \IO_D[6]~I .output_async_reset = "none";
defparam \IO_D[6]~I .output_power_up = "low";
defparam \IO_D[6]~I .output_register_mode = "none";
defparam \IO_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_177,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \IO_D[7]~I (
	.datain(\Z80|Mux0~1_combout ),
	.oe(\w_io_data~24_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(IO_D[7]));
// synopsys translate_off
defparam \IO_D[7]~I .input_async_reset = "none";
defparam \IO_D[7]~I .input_power_up = "low";
defparam \IO_D[7]~I .input_register_mode = "none";
defparam \IO_D[7]~I .input_sync_reset = "none";
defparam \IO_D[7]~I .oe_async_reset = "none";
defparam \IO_D[7]~I .oe_power_up = "low";
defparam \IO_D[7]~I .oe_register_mode = "none";
defparam \IO_D[7]~I .oe_sync_reset = "none";
defparam \IO_D[7]~I .operation_mode = "bidir";
defparam \IO_D[7]~I .output_async_reset = "none";
defparam \IO_D[7]~I .output_power_up = "low";
defparam \IO_D[7]~I .output_register_mode = "none";
defparam \IO_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \clk_out~I (
	.datain(\ukp|clockgen|cnt [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(clk_out));
// synopsys translate_off
defparam \clk_out~I .input_async_reset = "none";
defparam \clk_out~I .input_power_up = "low";
defparam \clk_out~I .input_register_mode = "none";
defparam \clk_out~I .input_sync_reset = "none";
defparam \clk_out~I .oe_async_reset = "none";
defparam \clk_out~I .oe_power_up = "low";
defparam \clk_out~I .oe_register_mode = "none";
defparam \clk_out~I .oe_sync_reset = "none";
defparam \clk_out~I .operation_mode = "output";
defparam \clk_out~I .output_async_reset = "none";
defparam \clk_out~I .output_power_up = "low";
defparam \clk_out~I .output_register_mode = "none";
defparam \clk_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ind~I (
	.datain(!\ukp|record~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ind));
// synopsys translate_off
defparam \ind~I .input_async_reset = "none";
defparam \ind~I .input_power_up = "low";
defparam \ind~I .input_register_mode = "none";
defparam \ind~I .input_sync_reset = "none";
defparam \ind~I .oe_async_reset = "none";
defparam \ind~I .oe_power_up = "low";
defparam \ind~I .oe_register_mode = "none";
defparam \ind~I .oe_sync_reset = "none";
defparam \ind~I .operation_mode = "output";
defparam \ind~I .output_async_reset = "none";
defparam \ind~I .output_power_up = "low";
defparam \ind~I .output_register_mode = "none";
defparam \ind~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[0]~I (
	.datain(\w_o_address~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[0]));
// synopsys translate_off
defparam \O_A[0]~I .input_async_reset = "none";
defparam \O_A[0]~I .input_power_up = "low";
defparam \O_A[0]~I .input_register_mode = "none";
defparam \O_A[0]~I .input_sync_reset = "none";
defparam \O_A[0]~I .oe_async_reset = "none";
defparam \O_A[0]~I .oe_power_up = "low";
defparam \O_A[0]~I .oe_register_mode = "none";
defparam \O_A[0]~I .oe_sync_reset = "none";
defparam \O_A[0]~I .operation_mode = "output";
defparam \O_A[0]~I .output_async_reset = "none";
defparam \O_A[0]~I .output_power_up = "low";
defparam \O_A[0]~I .output_register_mode = "none";
defparam \O_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[1]~I (
	.datain(\w_o_address~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[1]));
// synopsys translate_off
defparam \O_A[1]~I .input_async_reset = "none";
defparam \O_A[1]~I .input_power_up = "low";
defparam \O_A[1]~I .input_register_mode = "none";
defparam \O_A[1]~I .input_sync_reset = "none";
defparam \O_A[1]~I .oe_async_reset = "none";
defparam \O_A[1]~I .oe_power_up = "low";
defparam \O_A[1]~I .oe_register_mode = "none";
defparam \O_A[1]~I .oe_sync_reset = "none";
defparam \O_A[1]~I .operation_mode = "output";
defparam \O_A[1]~I .output_async_reset = "none";
defparam \O_A[1]~I .output_power_up = "low";
defparam \O_A[1]~I .output_register_mode = "none";
defparam \O_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[2]~I (
	.datain(\w_o_address~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[2]));
// synopsys translate_off
defparam \O_A[2]~I .input_async_reset = "none";
defparam \O_A[2]~I .input_power_up = "low";
defparam \O_A[2]~I .input_register_mode = "none";
defparam \O_A[2]~I .input_sync_reset = "none";
defparam \O_A[2]~I .oe_async_reset = "none";
defparam \O_A[2]~I .oe_power_up = "low";
defparam \O_A[2]~I .oe_register_mode = "none";
defparam \O_A[2]~I .oe_sync_reset = "none";
defparam \O_A[2]~I .operation_mode = "output";
defparam \O_A[2]~I .output_async_reset = "none";
defparam \O_A[2]~I .output_power_up = "low";
defparam \O_A[2]~I .output_register_mode = "none";
defparam \O_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[3]~I (
	.datain(\w_o_address~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[3]));
// synopsys translate_off
defparam \O_A[3]~I .input_async_reset = "none";
defparam \O_A[3]~I .input_power_up = "low";
defparam \O_A[3]~I .input_register_mode = "none";
defparam \O_A[3]~I .input_sync_reset = "none";
defparam \O_A[3]~I .oe_async_reset = "none";
defparam \O_A[3]~I .oe_power_up = "low";
defparam \O_A[3]~I .oe_register_mode = "none";
defparam \O_A[3]~I .oe_sync_reset = "none";
defparam \O_A[3]~I .operation_mode = "output";
defparam \O_A[3]~I .output_async_reset = "none";
defparam \O_A[3]~I .output_power_up = "low";
defparam \O_A[3]~I .output_register_mode = "none";
defparam \O_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[4]~I (
	.datain(\w_o_address~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[4]));
// synopsys translate_off
defparam \O_A[4]~I .input_async_reset = "none";
defparam \O_A[4]~I .input_power_up = "low";
defparam \O_A[4]~I .input_register_mode = "none";
defparam \O_A[4]~I .input_sync_reset = "none";
defparam \O_A[4]~I .oe_async_reset = "none";
defparam \O_A[4]~I .oe_power_up = "low";
defparam \O_A[4]~I .oe_register_mode = "none";
defparam \O_A[4]~I .oe_sync_reset = "none";
defparam \O_A[4]~I .operation_mode = "output";
defparam \O_A[4]~I .output_async_reset = "none";
defparam \O_A[4]~I .output_power_up = "low";
defparam \O_A[4]~I .output_register_mode = "none";
defparam \O_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[5]~I (
	.datain(\w_o_address~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[5]));
// synopsys translate_off
defparam \O_A[5]~I .input_async_reset = "none";
defparam \O_A[5]~I .input_power_up = "low";
defparam \O_A[5]~I .input_register_mode = "none";
defparam \O_A[5]~I .input_sync_reset = "none";
defparam \O_A[5]~I .oe_async_reset = "none";
defparam \O_A[5]~I .oe_power_up = "low";
defparam \O_A[5]~I .oe_register_mode = "none";
defparam \O_A[5]~I .oe_sync_reset = "none";
defparam \O_A[5]~I .operation_mode = "output";
defparam \O_A[5]~I .output_async_reset = "none";
defparam \O_A[5]~I .output_power_up = "low";
defparam \O_A[5]~I .output_register_mode = "none";
defparam \O_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[6]~I (
	.datain(\w_o_address~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[6]));
// synopsys translate_off
defparam \O_A[6]~I .input_async_reset = "none";
defparam \O_A[6]~I .input_power_up = "low";
defparam \O_A[6]~I .input_register_mode = "none";
defparam \O_A[6]~I .input_sync_reset = "none";
defparam \O_A[6]~I .oe_async_reset = "none";
defparam \O_A[6]~I .oe_power_up = "low";
defparam \O_A[6]~I .oe_register_mode = "none";
defparam \O_A[6]~I .oe_sync_reset = "none";
defparam \O_A[6]~I .operation_mode = "output";
defparam \O_A[6]~I .output_async_reset = "none";
defparam \O_A[6]~I .output_power_up = "low";
defparam \O_A[6]~I .output_register_mode = "none";
defparam \O_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_156,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[7]~I (
	.datain(\w_o_address~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[7]));
// synopsys translate_off
defparam \O_A[7]~I .input_async_reset = "none";
defparam \O_A[7]~I .input_power_up = "low";
defparam \O_A[7]~I .input_register_mode = "none";
defparam \O_A[7]~I .input_sync_reset = "none";
defparam \O_A[7]~I .oe_async_reset = "none";
defparam \O_A[7]~I .oe_power_up = "low";
defparam \O_A[7]~I .oe_register_mode = "none";
defparam \O_A[7]~I .oe_sync_reset = "none";
defparam \O_A[7]~I .operation_mode = "output";
defparam \O_A[7]~I .output_async_reset = "none";
defparam \O_A[7]~I .output_power_up = "low";
defparam \O_A[7]~I .output_register_mode = "none";
defparam \O_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[8]~I (
	.datain(\w_o_address~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[8]));
// synopsys translate_off
defparam \O_A[8]~I .input_async_reset = "none";
defparam \O_A[8]~I .input_power_up = "low";
defparam \O_A[8]~I .input_register_mode = "none";
defparam \O_A[8]~I .input_sync_reset = "none";
defparam \O_A[8]~I .oe_async_reset = "none";
defparam \O_A[8]~I .oe_power_up = "low";
defparam \O_A[8]~I .oe_register_mode = "none";
defparam \O_A[8]~I .oe_sync_reset = "none";
defparam \O_A[8]~I .operation_mode = "output";
defparam \O_A[8]~I .output_async_reset = "none";
defparam \O_A[8]~I .output_power_up = "low";
defparam \O_A[8]~I .output_register_mode = "none";
defparam \O_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[9]~I (
	.datain(\w_o_address~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[9]));
// synopsys translate_off
defparam \O_A[9]~I .input_async_reset = "none";
defparam \O_A[9]~I .input_power_up = "low";
defparam \O_A[9]~I .input_register_mode = "none";
defparam \O_A[9]~I .input_sync_reset = "none";
defparam \O_A[9]~I .oe_async_reset = "none";
defparam \O_A[9]~I .oe_power_up = "low";
defparam \O_A[9]~I .oe_register_mode = "none";
defparam \O_A[9]~I .oe_sync_reset = "none";
defparam \O_A[9]~I .operation_mode = "output";
defparam \O_A[9]~I .output_async_reset = "none";
defparam \O_A[9]~I .output_power_up = "low";
defparam \O_A[9]~I .output_register_mode = "none";
defparam \O_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[10]~I (
	.datain(\w_o_address~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[10]));
// synopsys translate_off
defparam \O_A[10]~I .input_async_reset = "none";
defparam \O_A[10]~I .input_power_up = "low";
defparam \O_A[10]~I .input_register_mode = "none";
defparam \O_A[10]~I .input_sync_reset = "none";
defparam \O_A[10]~I .oe_async_reset = "none";
defparam \O_A[10]~I .oe_power_up = "low";
defparam \O_A[10]~I .oe_register_mode = "none";
defparam \O_A[10]~I .oe_sync_reset = "none";
defparam \O_A[10]~I .operation_mode = "output";
defparam \O_A[10]~I .output_async_reset = "none";
defparam \O_A[10]~I .output_power_up = "low";
defparam \O_A[10]~I .output_register_mode = "none";
defparam \O_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[11]~I (
	.datain(\w_o_address~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[11]));
// synopsys translate_off
defparam \O_A[11]~I .input_async_reset = "none";
defparam \O_A[11]~I .input_power_up = "low";
defparam \O_A[11]~I .input_register_mode = "none";
defparam \O_A[11]~I .input_sync_reset = "none";
defparam \O_A[11]~I .oe_async_reset = "none";
defparam \O_A[11]~I .oe_power_up = "low";
defparam \O_A[11]~I .oe_register_mode = "none";
defparam \O_A[11]~I .oe_sync_reset = "none";
defparam \O_A[11]~I .operation_mode = "output";
defparam \O_A[11]~I .output_async_reset = "none";
defparam \O_A[11]~I .output_power_up = "low";
defparam \O_A[11]~I .output_register_mode = "none";
defparam \O_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[12]~I (
	.datain(\w_o_address~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[12]));
// synopsys translate_off
defparam \O_A[12]~I .input_async_reset = "none";
defparam \O_A[12]~I .input_power_up = "low";
defparam \O_A[12]~I .input_register_mode = "none";
defparam \O_A[12]~I .input_sync_reset = "none";
defparam \O_A[12]~I .oe_async_reset = "none";
defparam \O_A[12]~I .oe_power_up = "low";
defparam \O_A[12]~I .oe_register_mode = "none";
defparam \O_A[12]~I .oe_sync_reset = "none";
defparam \O_A[12]~I .operation_mode = "output";
defparam \O_A[12]~I .output_async_reset = "none";
defparam \O_A[12]~I .output_power_up = "low";
defparam \O_A[12]~I .output_register_mode = "none";
defparam \O_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[13]~I (
	.datain(\w_o_address~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[13]));
// synopsys translate_off
defparam \O_A[13]~I .input_async_reset = "none";
defparam \O_A[13]~I .input_power_up = "low";
defparam \O_A[13]~I .input_register_mode = "none";
defparam \O_A[13]~I .input_sync_reset = "none";
defparam \O_A[13]~I .oe_async_reset = "none";
defparam \O_A[13]~I .oe_power_up = "low";
defparam \O_A[13]~I .oe_register_mode = "none";
defparam \O_A[13]~I .oe_sync_reset = "none";
defparam \O_A[13]~I .operation_mode = "output";
defparam \O_A[13]~I .output_async_reset = "none";
defparam \O_A[13]~I .output_power_up = "low";
defparam \O_A[13]~I .output_register_mode = "none";
defparam \O_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[14]~I (
	.datain(\w_o_address~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[14]));
// synopsys translate_off
defparam \O_A[14]~I .input_async_reset = "none";
defparam \O_A[14]~I .input_power_up = "low";
defparam \O_A[14]~I .input_register_mode = "none";
defparam \O_A[14]~I .input_sync_reset = "none";
defparam \O_A[14]~I .oe_async_reset = "none";
defparam \O_A[14]~I .oe_power_up = "low";
defparam \O_A[14]~I .oe_register_mode = "none";
defparam \O_A[14]~I .oe_sync_reset = "none";
defparam \O_A[14]~I .operation_mode = "output";
defparam \O_A[14]~I .output_async_reset = "none";
defparam \O_A[14]~I .output_power_up = "low";
defparam \O_A[14]~I .output_register_mode = "none";
defparam \O_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[15]~I (
	.datain(\w_o_address~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[15]));
// synopsys translate_off
defparam \O_A[15]~I .input_async_reset = "none";
defparam \O_A[15]~I .input_power_up = "low";
defparam \O_A[15]~I .input_register_mode = "none";
defparam \O_A[15]~I .input_sync_reset = "none";
defparam \O_A[15]~I .oe_async_reset = "none";
defparam \O_A[15]~I .oe_power_up = "low";
defparam \O_A[15]~I .oe_register_mode = "none";
defparam \O_A[15]~I .oe_sync_reset = "none";
defparam \O_A[15]~I .operation_mode = "output";
defparam \O_A[15]~I .output_async_reset = "none";
defparam \O_A[15]~I .output_power_up = "low";
defparam \O_A[15]~I .output_register_mode = "none";
defparam \O_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_A[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_A[16]));
// synopsys translate_off
defparam \O_A[16]~I .input_async_reset = "none";
defparam \O_A[16]~I .input_power_up = "low";
defparam \O_A[16]~I .input_register_mode = "none";
defparam \O_A[16]~I .input_sync_reset = "none";
defparam \O_A[16]~I .oe_async_reset = "none";
defparam \O_A[16]~I .oe_power_up = "low";
defparam \O_A[16]~I .oe_register_mode = "none";
defparam \O_A[16]~I .oe_sync_reset = "none";
defparam \O_A[16]~I .operation_mode = "output";
defparam \O_A[16]~I .output_async_reset = "none";
defparam \O_A[16]~I .output_power_up = "low";
defparam \O_A[16]~I .output_register_mode = "none";
defparam \O_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_nRD~I (
	.datain(\w_romram_n_oe~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_nRD));
// synopsys translate_off
defparam \O_nRD~I .input_async_reset = "none";
defparam \O_nRD~I .input_power_up = "low";
defparam \O_nRD~I .input_register_mode = "none";
defparam \O_nRD~I .input_sync_reset = "none";
defparam \O_nRD~I .oe_async_reset = "none";
defparam \O_nRD~I .oe_power_up = "low";
defparam \O_nRD~I .oe_register_mode = "none";
defparam \O_nRD~I .oe_sync_reset = "none";
defparam \O_nRD~I .operation_mode = "output";
defparam \O_nRD~I .output_async_reset = "none";
defparam \O_nRD~I .output_power_up = "low";
defparam \O_nRD~I .output_register_mode = "none";
defparam \O_nRD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_nWR~I (
	.datain(\w_ram_n_we~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_nWR));
// synopsys translate_off
defparam \O_nWR~I .input_async_reset = "none";
defparam \O_nWR~I .input_power_up = "low";
defparam \O_nWR~I .input_register_mode = "none";
defparam \O_nWR~I .input_sync_reset = "none";
defparam \O_nWR~I .oe_async_reset = "none";
defparam \O_nWR~I .oe_power_up = "low";
defparam \O_nWR~I .oe_register_mode = "none";
defparam \O_nWR~I .oe_sync_reset = "none";
defparam \O_nWR~I .operation_mode = "output";
defparam \O_nWR~I .output_async_reset = "none";
defparam \O_nWR~I .output_power_up = "low";
defparam \O_nWR~I .output_register_mode = "none";
defparam \O_nWR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_nCS1~I (
	.datain(\Z80|Mux8~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_nCS1));
// synopsys translate_off
defparam \O_nCS1~I .input_async_reset = "none";
defparam \O_nCS1~I .input_power_up = "low";
defparam \O_nCS1~I .input_register_mode = "none";
defparam \O_nCS1~I .input_sync_reset = "none";
defparam \O_nCS1~I .oe_async_reset = "none";
defparam \O_nCS1~I .oe_power_up = "low";
defparam \O_nCS1~I .oe_register_mode = "none";
defparam \O_nCS1~I .oe_sync_reset = "none";
defparam \O_nCS1~I .operation_mode = "output";
defparam \O_nCS1~I .output_async_reset = "none";
defparam \O_nCS1~I .output_power_up = "low";
defparam \O_nCS1~I .output_register_mode = "none";
defparam \O_nCS1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
cyclone_io \O_nCS2~I (
	.datain(\w_ram_n_ce~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(O_nCS2));
// synopsys translate_off
defparam \O_nCS2~I .input_async_reset = "none";
defparam \O_nCS2~I .input_power_up = "low";
defparam \O_nCS2~I .input_register_mode = "none";
defparam \O_nCS2~I .input_sync_reset = "none";
defparam \O_nCS2~I .oe_async_reset = "none";
defparam \O_nCS2~I .oe_power_up = "low";
defparam \O_nCS2~I .oe_register_mode = "none";
defparam \O_nCS2~I .oe_sync_reset = "none";
defparam \O_nCS2~I .operation_mode = "output";
defparam \O_nCS2~I .output_async_reset = "none";
defparam \O_nCS2~I .output_power_up = "low";
defparam \O_nCS2~I .output_register_mode = "none";
defparam \O_nCS2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \y_out[0]~I (
	.datain(\crtc|y_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(y_out[0]));
// synopsys translate_off
defparam \y_out[0]~I .input_async_reset = "none";
defparam \y_out[0]~I .input_power_up = "low";
defparam \y_out[0]~I .input_register_mode = "none";
defparam \y_out[0]~I .input_sync_reset = "none";
defparam \y_out[0]~I .oe_async_reset = "none";
defparam \y_out[0]~I .oe_power_up = "low";
defparam \y_out[0]~I .oe_register_mode = "none";
defparam \y_out[0]~I .oe_sync_reset = "none";
defparam \y_out[0]~I .operation_mode = "output";
defparam \y_out[0]~I .output_async_reset = "none";
defparam \y_out[0]~I .output_power_up = "low";
defparam \y_out[0]~I .output_register_mode = "none";
defparam \y_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \y_out[1]~I (
	.datain(\crtc|y_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(y_out[1]));
// synopsys translate_off
defparam \y_out[1]~I .input_async_reset = "none";
defparam \y_out[1]~I .input_power_up = "low";
defparam \y_out[1]~I .input_register_mode = "none";
defparam \y_out[1]~I .input_sync_reset = "none";
defparam \y_out[1]~I .oe_async_reset = "none";
defparam \y_out[1]~I .oe_power_up = "low";
defparam \y_out[1]~I .oe_register_mode = "none";
defparam \y_out[1]~I .oe_sync_reset = "none";
defparam \y_out[1]~I .operation_mode = "output";
defparam \y_out[1]~I .output_async_reset = "none";
defparam \y_out[1]~I .output_power_up = "low";
defparam \y_out[1]~I .output_register_mode = "none";
defparam \y_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \y_out[2]~I (
	.datain(\crtc|y_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(y_out[2]));
// synopsys translate_off
defparam \y_out[2]~I .input_async_reset = "none";
defparam \y_out[2]~I .input_power_up = "low";
defparam \y_out[2]~I .input_register_mode = "none";
defparam \y_out[2]~I .input_sync_reset = "none";
defparam \y_out[2]~I .oe_async_reset = "none";
defparam \y_out[2]~I .oe_power_up = "low";
defparam \y_out[2]~I .oe_register_mode = "none";
defparam \y_out[2]~I .oe_sync_reset = "none";
defparam \y_out[2]~I .operation_mode = "output";
defparam \y_out[2]~I .output_async_reset = "none";
defparam \y_out[2]~I .output_power_up = "low";
defparam \y_out[2]~I .output_register_mode = "none";
defparam \y_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \y_out[3]~I (
	.datain(\crtc|y_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(y_out[3]));
// synopsys translate_off
defparam \y_out[3]~I .input_async_reset = "none";
defparam \y_out[3]~I .input_power_up = "low";
defparam \y_out[3]~I .input_register_mode = "none";
defparam \y_out[3]~I .input_sync_reset = "none";
defparam \y_out[3]~I .oe_async_reset = "none";
defparam \y_out[3]~I .oe_power_up = "low";
defparam \y_out[3]~I .oe_register_mode = "none";
defparam \y_out[3]~I .oe_sync_reset = "none";
defparam \y_out[3]~I .operation_mode = "output";
defparam \y_out[3]~I .output_async_reset = "none";
defparam \y_out[3]~I .output_power_up = "low";
defparam \y_out[3]~I .output_register_mode = "none";
defparam \y_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \c_out[0]~I (
	.datain(\crtc|c_out[0]~0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(c_out[0]));
// synopsys translate_off
defparam \c_out[0]~I .input_async_reset = "none";
defparam \c_out[0]~I .input_power_up = "low";
defparam \c_out[0]~I .input_register_mode = "none";
defparam \c_out[0]~I .input_sync_reset = "none";
defparam \c_out[0]~I .oe_async_reset = "none";
defparam \c_out[0]~I .oe_power_up = "low";
defparam \c_out[0]~I .oe_register_mode = "none";
defparam \c_out[0]~I .oe_sync_reset = "none";
defparam \c_out[0]~I .operation_mode = "output";
defparam \c_out[0]~I .output_async_reset = "none";
defparam \c_out[0]~I .output_power_up = "low";
defparam \c_out[0]~I .output_register_mode = "none";
defparam \c_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \c_out[1]~I (
	.datain(\crtc|c_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(c_out[1]));
// synopsys translate_off
defparam \c_out[1]~I .input_async_reset = "none";
defparam \c_out[1]~I .input_power_up = "low";
defparam \c_out[1]~I .input_register_mode = "none";
defparam \c_out[1]~I .input_sync_reset = "none";
defparam \c_out[1]~I .oe_async_reset = "none";
defparam \c_out[1]~I .oe_power_up = "low";
defparam \c_out[1]~I .oe_register_mode = "none";
defparam \c_out[1]~I .oe_sync_reset = "none";
defparam \c_out[1]~I .operation_mode = "output";
defparam \c_out[1]~I .output_async_reset = "none";
defparam \c_out[1]~I .output_power_up = "low";
defparam \c_out[1]~I .output_register_mode = "none";
defparam \c_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \c_out[2]~I (
	.datain(\crtc|c_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(c_out[2]));
// synopsys translate_off
defparam \c_out[2]~I .input_async_reset = "none";
defparam \c_out[2]~I .input_power_up = "low";
defparam \c_out[2]~I .input_register_mode = "none";
defparam \c_out[2]~I .input_sync_reset = "none";
defparam \c_out[2]~I .oe_async_reset = "none";
defparam \c_out[2]~I .oe_power_up = "low";
defparam \c_out[2]~I .oe_register_mode = "none";
defparam \c_out[2]~I .oe_sync_reset = "none";
defparam \c_out[2]~I .operation_mode = "output";
defparam \c_out[2]~I .output_async_reset = "none";
defparam \c_out[2]~I .output_power_up = "low";
defparam \c_out[2]~I .output_register_mode = "none";
defparam \c_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \c_out[3]~I (
	.datain(\crtc|c_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(c_out[3]));
// synopsys translate_off
defparam \c_out[3]~I .input_async_reset = "none";
defparam \c_out[3]~I .input_power_up = "low";
defparam \c_out[3]~I .input_register_mode = "none";
defparam \c_out[3]~I .input_sync_reset = "none";
defparam \c_out[3]~I .oe_async_reset = "none";
defparam \c_out[3]~I .oe_power_up = "low";
defparam \c_out[3]~I .oe_register_mode = "none";
defparam \c_out[3]~I .oe_sync_reset = "none";
defparam \c_out[3]~I .operation_mode = "output";
defparam \c_out[3]~I .output_async_reset = "none";
defparam \c_out[3]~I .output_power_up = "low";
defparam \c_out[3]~I .output_register_mode = "none";
defparam \c_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \beep_out~I (
	.datain(\beep_gate~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(beep_out));
// synopsys translate_off
defparam \beep_out~I .input_async_reset = "none";
defparam \beep_out~I .input_power_up = "low";
defparam \beep_out~I .input_register_mode = "none";
defparam \beep_out~I .input_sync_reset = "none";
defparam \beep_out~I .oe_async_reset = "none";
defparam \beep_out~I .oe_power_up = "low";
defparam \beep_out~I .oe_register_mode = "none";
defparam \beep_out~I .oe_sync_reset = "none";
defparam \beep_out~I .operation_mode = "output";
defparam \beep_out~I .output_async_reset = "none";
defparam \beep_out~I .output_power_up = "low";
defparam \beep_out~I .output_register_mode = "none";
defparam \beep_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \motor~I (
	.datain(\motor~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(motor));
// synopsys translate_off
defparam \motor~I .input_async_reset = "none";
defparam \motor~I .input_power_up = "low";
defparam \motor~I .input_register_mode = "none";
defparam \motor~I .input_sync_reset = "none";
defparam \motor~I .oe_async_reset = "none";
defparam \motor~I .oe_power_up = "low";
defparam \motor~I .oe_register_mode = "none";
defparam \motor~I .oe_sync_reset = "none";
defparam \motor~I .operation_mode = "output";
defparam \motor~I .output_async_reset = "none";
defparam \motor~I .output_power_up = "low";
defparam \motor~I .output_register_mode = "none";
defparam \motor~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \I_SW_0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(I_SW_0));
// synopsys translate_off
defparam \I_SW_0~I .input_async_reset = "none";
defparam \I_SW_0~I .input_power_up = "low";
defparam \I_SW_0~I .input_register_mode = "none";
defparam \I_SW_0~I .input_sync_reset = "none";
defparam \I_SW_0~I .oe_async_reset = "none";
defparam \I_SW_0~I .oe_power_up = "low";
defparam \I_SW_0~I .oe_register_mode = "none";
defparam \I_SW_0~I .oe_sync_reset = "none";
defparam \I_SW_0~I .operation_mode = "input";
defparam \I_SW_0~I .output_async_reset = "none";
defparam \I_SW_0~I .output_power_up = "low";
defparam \I_SW_0~I .output_register_mode = "none";
defparam \I_SW_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \I_SW_1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(I_SW_1));
// synopsys translate_off
defparam \I_SW_1~I .input_async_reset = "none";
defparam \I_SW_1~I .input_power_up = "low";
defparam \I_SW_1~I .input_register_mode = "none";
defparam \I_SW_1~I .input_sync_reset = "none";
defparam \I_SW_1~I .oe_async_reset = "none";
defparam \I_SW_1~I .oe_power_up = "low";
defparam \I_SW_1~I .oe_register_mode = "none";
defparam \I_SW_1~I .oe_sync_reset = "none";
defparam \I_SW_1~I .operation_mode = "input";
defparam \I_SW_1~I .output_async_reset = "none";
defparam \I_SW_1~I .output_power_up = "low";
defparam \I_SW_1~I .output_register_mode = "none";
defparam \I_SW_1~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
