#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001426d249620 .scope module, "a7_tb" "a7_tb" 2 2;
 .timescale 0 0;
v000001426d33ba00_0 .var "clk", 0 0;
v000001426d33ae20_0 .var "reset", 0 0;
v000001426d33b280_0 .net "result", 31 0, L_000001426d2e2cc0;  1 drivers
S_000001426d2f43b0 .scope module, "uut" "top" 2 6, 3 4 0, S_000001426d249620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "result";
v000001426d33b140_0 .var "PC", 31 0;
v000001426d33c360_0 .net "clk", 0 0, v000001426d33ba00_0;  1 drivers
v000001426d33b500_0 .net "funct", 5 0, L_000001426d33af60;  1 drivers
v000001426d33b3c0_0 .net "imm", 15 0, L_000001426d33b000;  1 drivers
v000001426d33aa60_0 .net "instruction", 31 0, L_000001426d2e2be0;  1 drivers
v000001426d33bfa0_0 .net "nextPC", 31 0, v000001426d2e8830_0;  1 drivers
L_000001426d362828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001426d2f8d98 .resolv tri, L_000001426d362828, v000001426d2e92d0_0;
v000001426d33c680_0 .net8 "nextPC1", 31 0, RS_000001426d2f8d98;  2 drivers
v000001426d33a920_0 .var "nextPC2", 31 0;
v000001426d33b1e0_0 .net "opcode", 5 0, L_000001426d33ac40;  1 drivers
RS_000001426d2f89a8 .resolv tri, v000001426d2e9c30_0, v000001426d2e83d0_0, v000001426d2e8470_0;
v000001426d33a7e0_0 .net8 "out1", 31 0, RS_000001426d2f89a8;  3 drivers
v000001426d33bdc0_0 .net "out2", 31 0, v000001426d2e9690_0;  1 drivers
v000001426d33c400_0 .net "rd", 4 0, L_000001426d33b960;  1 drivers
v000001426d33aec0_0 .var "res", 31 0;
v000001426d33bb40_0 .net "reset", 0 0, v000001426d33ae20_0;  1 drivers
v000001426d33baa0_0 .net "result", 31 0, L_000001426d2e2cc0;  alias, 1 drivers
v000001426d33c2c0_0 .net "rs", 4 0, L_000001426d33c220;  1 drivers
v000001426d33be60_0 .net "rt", 4 0, L_000001426d33c180;  1 drivers
v000001426d33ad80_0 .net "shamt", 4 0, L_000001426d33c0e0;  1 drivers
v000001426d33c040_0 .var "temp", 31 0;
E_000001426d2eeb70 .event anyedge, v000001426d2e97d0_0;
E_000001426d2edef0 .event anyedge, v000001426d2e97d0_0, v000001426d2e9b90_0;
E_000001426d2eebb0/0 .event anyedge, v000001426d2e8790_0;
E_000001426d2eebb0/1 .event posedge, v000001426d2e9410_0;
E_000001426d2eebb0 .event/or E_000001426d2eebb0/0, E_000001426d2eebb0/1;
L_000001426d33af60 .part L_000001426d2e2be0, 0, 6;
L_000001426d33c0e0 .part L_000001426d2e2be0, 6, 5;
L_000001426d33b960 .part L_000001426d2e2be0, 11, 5;
L_000001426d33c180 .part L_000001426d2e2be0, 16, 5;
L_000001426d33c220 .part L_000001426d2e2be0, 21, 5;
L_000001426d33ac40 .part L_000001426d2e2be0, 26, 6;
L_000001426d33b000 .part L_000001426d2e2be0, 0, 16;
S_000001426d2f4540 .scope module, "u1" "instruction_fetch" 3 51, 4 3 0, S_000001426d2f43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "nextPC";
    .port_info 4 /OUTPUT 32 "instruction";
v000001426d2e8e70_0 .net "PC", 31 0, v000001426d33b140_0;  1 drivers
v000001426d2e9410_0 .net "clk", 0 0, v000001426d33ba00_0;  alias, 1 drivers
v000001426d2e9190_0 .net "instruction", 31 0, L_000001426d2e2be0;  alias, 1 drivers
v000001426d2e8830_0 .var "nextPC", 31 0;
v000001426d2e9050_0 .net "reset", 0 0, v000001426d33ae20_0;  alias, 1 drivers
E_000001426d2ee730 .event posedge, v000001426d2e9410_0;
S_000001426d2c1ca0 .scope module, "u1" "instruction_memory" 4 10, 5 1 0, S_000001426d2f4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001426d2e2be0 .functor BUFZ 32, L_000001426d33b0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001426d2e86f0_0 .net *"_ivl_0", 31 0, L_000001426d33b0a0;  1 drivers
v000001426d2e8790_0 .net "address", 31 0, v000001426d2e8830_0;  alias, 1 drivers
v000001426d2e9b90_0 .net "instruction", 31 0, L_000001426d2e2be0;  alias, 1 drivers
v000001426d2e90f0 .array "memory", 15 0, 31 0;
L_000001426d33b0a0 .array/port v000001426d2e90f0, v000001426d2e8830_0;
S_000001426d2c1e30 .scope module, "u2" "data_memory" 3 52, 6 1 0, S_000001426d2f43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read1";
    .port_info 3 /INPUT 5 "read2";
    .port_info 4 /INPUT 5 "write";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out1";
    .port_info 9 /OUTPUT 32 "data_out2";
v000001426d2e85b0_0 .net "clk", 0 0, v000001426d33ba00_0;  alias, 1 drivers
L_000001426d362900 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001426d2e8f10_0 .net "data_in", 31 0, L_000001426d362900;  1 drivers
v000001426d2e9c30_0 .var "data_out1", 31 0;
v000001426d2e9690_0 .var "data_out2", 31 0;
v000001426d2e8fb0 .array "memory", 15 0, 31 0;
L_000001426d3628b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001426d2e9cd0_0 .net "re", 0 0, L_000001426d3628b8;  1 drivers
v000001426d2e9550_0 .net "read1", 4 0, L_000001426d33c220;  alias, 1 drivers
v000001426d2e8150_0 .net "read2", 4 0, L_000001426d33c180;  alias, 1 drivers
v000001426d2e8650_0 .net "reset", 0 0, v000001426d33ae20_0;  alias, 1 drivers
L_000001426d362870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d2e9d70_0 .net "we", 0 0, L_000001426d362870;  1 drivers
v000001426d2e9e10_0 .net "write", 4 0, L_000001426d33b960;  alias, 1 drivers
S_000001426d29f070 .scope module, "u3" "alu" 3 53, 7 1 0, S_000001426d2f43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 32 "nextPC2";
L_000001426d2e2cc0 .functor BUFZ 32, v000001426d2e81f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001426d2e99b0_0 .net "PC", 31 0, v000001426d2e8830_0;  alias, 1 drivers
v000001426d2e9230_0 .net8 "a", 31 0, RS_000001426d2f89a8;  alias, 3 drivers
v000001426d2e7f70_0 .net "b", 31 0, v000001426d2e9690_0;  alias, 1 drivers
v000001426d2e9a50_0 .net "funct", 5 0, L_000001426d33d010;  1 drivers
v000001426d2e88d0_0 .net "imm", 15 0, L_000001426d33d970;  1 drivers
v000001426d2e8970_0 .net "instruction", 31 0, L_000001426d2e2be0;  alias, 1 drivers
v000001426d2e8010_0 .var "nextPC", 31 0;
v000001426d2e92d0_0 .var "nextPC1", 31 0;
v000001426d2e8a10_0 .net8 "nextPC2", 31 0, RS_000001426d2f8d98;  alias, 2 drivers
v000001426d2e9370_0 .net "offset", 25 0, L_000001426d33ca70;  1 drivers
v000001426d2e94b0_0 .net "opcode", 5 0, L_000001426d33d3d0;  1 drivers
v000001426d2e9730_0 .var "ra", 31 0;
v000001426d2e8ab0_0 .net "rd", 4 0, L_000001426d33d5b0;  1 drivers
v000001426d2e97d0_0 .net "result", 31 0, L_000001426d2e2cc0;  alias, 1 drivers
v000001426d2e9870_0 .net "rs", 4 0, L_000001426d33ccf0;  1 drivers
v000001426d2e80b0_0 .net "rt", 4 0, L_000001426d33d650;  1 drivers
v000001426d2e9910_0 .net "shamt", 4 0, L_000001426d33dc90;  1 drivers
v000001426d2e81f0_0 .var "temp_mem", 31 0;
E_000001426d2ee1b0 .event anyedge, v000001426d2e8010_0;
E_000001426d2ee070 .event anyedge, v000001426d2e9b90_0;
L_000001426d33d010 .part L_000001426d2e2be0, 0, 6;
L_000001426d33dc90 .part L_000001426d2e2be0, 6, 5;
L_000001426d33d5b0 .part L_000001426d2e2be0, 11, 5;
L_000001426d33d650 .part L_000001426d2e2be0, 16, 5;
L_000001426d33ccf0 .part L_000001426d2e2be0, 21, 5;
L_000001426d33d3d0 .part L_000001426d2e2be0, 26, 6;
L_000001426d33d970 .part L_000001426d2e2be0, 0, 16;
L_000001426d33ca70 .part L_000001426d2e2be0, 0, 26;
S_000001426d29f200 .scope module, "u4" "data_memory" 3 54, 6 1 0, S_000001426d2f43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read1";
    .port_info 3 /INPUT 5 "read2";
    .port_info 4 /INPUT 5 "write";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out1";
    .port_info 9 /OUTPUT 32 "data_out2";
v000001426d2e8290_0 .net "clk", 0 0, v000001426d33ba00_0;  alias, 1 drivers
v000001426d2e8330_0 .net "data_in", 31 0, v000001426d33aec0_0;  1 drivers
v000001426d2e83d0_0 .var "data_out1", 31 0;
v000001426d2e8470_0 .var "data_out2", 31 0;
v000001426d2e8b50 .array "memory", 15 0, 31 0;
L_000001426d362990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d2e8bf0_0 .net "re", 0 0, L_000001426d362990;  1 drivers
v000001426d2e8c90_0 .net "read1", 4 0, L_000001426d33c220;  alias, 1 drivers
v000001426d2e8d30_0 .net "read2", 4 0, L_000001426d33c180;  alias, 1 drivers
v000001426d2d5870_0 .net "reset", 0 0, v000001426d33ae20_0;  alias, 1 drivers
L_000001426d362948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001426d2d5230_0 .net "we", 0 0, L_000001426d362948;  1 drivers
v000001426d33c5e0_0 .net "write", 4 0, L_000001426d33b960;  alias, 1 drivers
S_000001426d2ebf40 .scope module, "decode" "decode" 8 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
v000001426d33bc80_0 .net *"_ivl_1", 5 0, L_000001426d33e2d0;  1 drivers
L_000001426d362a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d33c540_0 .net *"_ivl_11", 0 0, L_000001426d362a20;  1 drivers
v000001426d33bf00_0 .net *"_ivl_13", 4 0, L_000001426d33dfb0;  1 drivers
L_000001426d362a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d33bd20_0 .net *"_ivl_17", 0 0, L_000001426d362a68;  1 drivers
v000001426d33c4a0_0 .net *"_ivl_19", 4 0, L_000001426d33d0b0;  1 drivers
L_000001426d362ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d33b320_0 .net *"_ivl_23", 0 0, L_000001426d362ab0;  1 drivers
v000001426d33b5a0_0 .net *"_ivl_25", 4 0, L_000001426d33cd90;  1 drivers
L_000001426d362af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d33b640_0 .net *"_ivl_29", 0 0, L_000001426d362af8;  1 drivers
v000001426d33b6e0_0 .net *"_ivl_31", 5 0, L_000001426d33dab0;  1 drivers
L_000001426d362b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d33a880_0 .net *"_ivl_35", 0 0, L_000001426d362b40;  1 drivers
L_000001426d3629d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001426d33a9c0_0 .net *"_ivl_5", 0 0, L_000001426d3629d8;  1 drivers
v000001426d33ab00_0 .net *"_ivl_7", 4 0, L_000001426d33de70;  1 drivers
v000001426d33b780_0 .net "funct", 6 0, L_000001426d33c7f0;  1 drivers
o000001426d2f9728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001426d33b820_0 .net "instruction", 31 0, o000001426d2f9728;  0 drivers
v000001426d33aba0_0 .net "opcode", 6 0, L_000001426d33cf70;  1 drivers
v000001426d33ace0_0 .net "rd", 5 0, L_000001426d33e370;  1 drivers
v000001426d33bbe0_0 .net "rs", 5 0, L_000001426d33da10;  1 drivers
v000001426d33b8c0_0 .net "rt", 5 0, L_000001426d33e410;  1 drivers
v000001426d33b460_0 .net "shamt", 5 0, L_000001426d33ced0;  1 drivers
E_000001426d2edff0 .event anyedge, v000001426d33b820_0;
L_000001426d33e2d0 .part o000001426d2f9728, 0, 6;
L_000001426d33c7f0 .concat [ 6 1 0 0], L_000001426d33e2d0, L_000001426d3629d8;
L_000001426d33de70 .part o000001426d2f9728, 6, 5;
L_000001426d33ced0 .concat [ 5 1 0 0], L_000001426d33de70, L_000001426d362a20;
L_000001426d33dfb0 .part o000001426d2f9728, 11, 5;
L_000001426d33e370 .concat [ 5 1 0 0], L_000001426d33dfb0, L_000001426d362a68;
L_000001426d33d0b0 .part o000001426d2f9728, 16, 5;
L_000001426d33e410 .concat [ 5 1 0 0], L_000001426d33d0b0, L_000001426d362ab0;
L_000001426d33cd90 .part o000001426d2f9728, 21, 5;
L_000001426d33da10 .concat [ 5 1 0 0], L_000001426d33cd90, L_000001426d362af8;
L_000001426d33dab0 .part o000001426d2f9728, 26, 6;
L_000001426d33cf70 .concat [ 6 1 0 0], L_000001426d33dab0, L_000001426d362b40;
    .scope S_000001426d2c1ca0;
T_0 ;
    %pushi/vec4 69664, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 71715, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 73764, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 75813, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 77952, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 77861, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 335609864, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 1342177288, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 536870944, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e90f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001426d2f4540;
T_1 ;
    %wait E_000001426d2ee730;
    %load/vec4 v000001426d2e9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001426d2e8830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001426d2e8830_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001426d2e8830_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001426d2c1e30;
T_2 ;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8fb0, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001426d2c1e30;
T_3 ;
    %wait E_000001426d2ee730;
    %load/vec4 v000001426d2e9d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001426d2e8f10_0;
    %load/vec4 v000001426d2e9e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001426d2e8fb0, 4, 0;
T_3.0 ;
    %load/vec4 v000001426d2e9cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001426d2e9550_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001426d2e8fb0, 4;
    %store/vec4 v000001426d2e9c30_0, 0, 32;
    %load/vec4 v000001426d2e8150_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001426d2e8fb0, 4;
    %store/vec4 v000001426d2e9690_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e9c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e9690_0, 0, 32;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001426d29f070;
T_4 ;
    %wait E_000001426d2ee070;
    %vpi_call 7 26 "$display", "a=%d b=%d", v000001426d2e9230_0, v000001426d2e7f70_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e94b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.0 ;
    %load/vec4 v000001426d2e9a50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %jmp T_4.25;
T_4.15 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %add;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e99b0_0;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 34 "$display", "R-Type instruction- add\012" {0 0 0};
    %jmp T_4.25;
T_4.16 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %add;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e99b0_0;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 40 "$display", "R-Type instruction- addu\012" {0 0 0};
    %jmp T_4.25;
T_4.17 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %sub;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e99b0_0;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 46 "$display", "R-Type instruction- sub\012" {0 0 0};
    %jmp T_4.25;
T_4.18 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %sub;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e99b0_0;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 52 "$display", "R-Type instruction- subu\012" {0 0 0};
    %jmp T_4.25;
T_4.19 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %and;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e99b0_0;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 58 "$display", "R-Type instruction- and\012" {0 0 0};
    %jmp T_4.25;
T_4.20 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %or;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %load/vec4 v000001426d2e99b0_0;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 64 "$display", "R-Type instruction- or\012" {0 0 0};
    %jmp T_4.25;
T_4.21 ;
    %load/vec4 v000001426d2e9230_0;
    %ix/getv 4, v000001426d2e9910_0;
    %shiftl 4;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %vpi_call 7 69 "$display", "R-Type instruction- sll\012" {0 0 0};
    %jmp T_4.25;
T_4.22 ;
    %load/vec4 v000001426d2e9230_0;
    %ix/getv 4, v000001426d2e9910_0;
    %shiftr 4;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.25;
T_4.23 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %cmp/u;
    %jmp/0xz  T_4.26, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001426d2e9870_0;
    %pad/u 32;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %jmp T_4.25;
T_4.25 ;
    %pop/vec4 1;
    %jmp T_4.14;
T_4.1 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.14;
T_4.2 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.14;
T_4.3 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %and;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.14;
T_4.4 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %or;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.14;
T_4.5 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %cmp/e;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e8010_0, 0, 32;
T_4.28 ;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %cmp/ne;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e8010_0, 0, 32;
T_4.30 ;
    %vpi_call 7 108 "$display", "Branch to %d", v000001426d2e8010_0 {0 0 0};
    %jmp T_4.14;
T_4.7 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e9230_0;
    %cmp/u;
    %jmp/0xz  T_4.32, 5;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e8010_0, 0, 32;
T_4.32 ;
    %jmp T_4.14;
T_4.8 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e9230_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.34, 5;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e8010_0, 0, 32;
T_4.34 ;
    %jmp T_4.14;
T_4.9 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %cmp/u;
    %jmp/0xz  T_4.36, 5;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e8010_0, 0, 32;
T_4.36 ;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v000001426d2e9230_0;
    %load/vec4 v000001426d2e7f70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.38, 5;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001426d2e8010_0, 0, 32;
T_4.38 ;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v000001426d2e7f70_0;
    %load/vec4 v000001426d2e88d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_4.40, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e81f0_0, 0, 32;
T_4.41 ;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v000001426d2e9370_0;
    %pad/u 32;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %vpi_call 7 141 "$display", "Jump to", v000001426d2e8010_0 {0 0 0};
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v000001426d2e99b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001426d2e9730_0, 0, 32;
    %load/vec4 v000001426d2e9370_0;
    %pad/u 32;
    %store/vec4 v000001426d2e8010_0, 0, 32;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001426d29f070;
T_5 ;
    %wait E_000001426d2ee1b0;
    %load/vec4 v000001426d2e8010_0;
    %store/vec4 v000001426d2e92d0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001426d29f200;
T_6 ;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001426d2e8b50, 4, 0;
    %end;
    .thread T_6;
    .scope S_000001426d29f200;
T_7 ;
    %wait E_000001426d2ee730;
    %load/vec4 v000001426d2d5230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001426d2e8330_0;
    %load/vec4 v000001426d33c5e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001426d2e8b50, 4, 0;
T_7.0 ;
    %load/vec4 v000001426d2e8bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001426d2e8c90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001426d2e8b50, 4;
    %store/vec4 v000001426d2e83d0_0, 0, 32;
    %load/vec4 v000001426d2e8d30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001426d2e8b50, 4;
    %store/vec4 v000001426d2e8470_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e83d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d2e8470_0, 0, 32;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001426d2f43b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d33c040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d33aec0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_000001426d2f43b0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d33b140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001426d33a920_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_000001426d2f43b0;
T_10 ;
    %wait E_000001426d2eebb0;
    %load/vec4 v000001426d33bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001426d33b140_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001426d33c680_0;
    %store/vec4 v000001426d33a920_0, 0, 32;
    %load/vec4 v000001426d33a920_0;
    %subi 1, 0, 32;
    %store/vec4 v000001426d33c040_0, 0, 32;
    %load/vec4 v000001426d33bfa0_0;
    %load/vec4 v000001426d33c040_0;
    %add;
    %assign/vec4 v000001426d33b140_0, 0;
    %vpi_call 3 42 "$display", "nextPC=%d ", v000001426d33bfa0_0 {0 0 0};
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001426d2f43b0;
T_11 ;
    %wait E_000001426d2ee730;
    %load/vec4 v000001426d33bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001426d33b140_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001426d2f43b0;
T_12 ;
    %wait E_000001426d2edef0;
    %vpi_call 3 57 "$display", "instr=%b", v000001426d33aa60_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001426d2f43b0;
T_13 ;
    %wait E_000001426d2eeb70;
    %load/vec4 v000001426d33baa0_0;
    %store/vec4 v000001426d33aec0_0, 0, 32;
    %vpi_call 3 61 "$display", " result=%d\012", v000001426d33baa0_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001426d249620;
T_14 ;
    %delay 15, 0;
    %load/vec4 v000001426d33ba00_0;
    %inv;
    %store/vec4 v000001426d33ba00_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001426d249620;
T_15 ;
    %vpi_call 2 9 "$dumpfile", "a7_tb.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001426d249620 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001426d33ba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001426d33ae20_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001426d33ae20_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001426d2ebf40;
T_16 ;
    %wait E_000001426d2edff0;
    %load/vec4 v000001426d33aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v000001426d33b780_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %jmp T_16.27;
T_16.17 ;
    %vpi_call 8 15 "$display", "R-Type instruction- add\012" {0 0 0};
    %jmp T_16.27;
T_16.18 ;
    %vpi_call 8 16 "$display", "R-Type instruction- addu\012" {0 0 0};
    %jmp T_16.27;
T_16.19 ;
    %vpi_call 8 17 "$display", "R-Type instruction- sub\012" {0 0 0};
    %jmp T_16.27;
T_16.20 ;
    %vpi_call 8 18 "$display", "R-Type instruction- subu\012" {0 0 0};
    %jmp T_16.27;
T_16.21 ;
    %vpi_call 8 19 "$display", "R-Type instruction- and\012" {0 0 0};
    %jmp T_16.27;
T_16.22 ;
    %vpi_call 8 20 "$display", "R-Type instruction- or\012" {0 0 0};
    %jmp T_16.27;
T_16.23 ;
    %vpi_call 8 21 "$display", "R-Type instruction- sll\012" {0 0 0};
    %jmp T_16.27;
T_16.24 ;
    %vpi_call 8 22 "$display", "R-Type instruction- srl\012" {0 0 0};
    %jmp T_16.27;
T_16.25 ;
    %vpi_call 8 23 "$display", "R-Type instruction- slt\012" {0 0 0};
    %jmp T_16.27;
T_16.26 ;
    %vpi_call 8 24 "$display", "J-Type instruction- jr\012" {0 0 0};
    %jmp T_16.27;
T_16.27 ;
    %pop/vec4 1;
    %jmp T_16.16;
T_16.1 ;
    %vpi_call 8 26 "$display", "I-Type instruction- addi\012" {0 0 0};
    %jmp T_16.16;
T_16.2 ;
    %vpi_call 8 27 "$display", "I-Type instruction- addiu\012" {0 0 0};
    %jmp T_16.16;
T_16.3 ;
    %vpi_call 8 28 "$display", "I-Type instruction- andi\012" {0 0 0};
    %jmp T_16.16;
T_16.4 ;
    %vpi_call 8 29 "$display", "I-Type instruction- ori\012" {0 0 0};
    %jmp T_16.16;
T_16.5 ;
    %vpi_call 8 30 "$display", "I-Type instruction- lw\012" {0 0 0};
    %jmp T_16.16;
T_16.6 ;
    %vpi_call 8 31 "$display", "I-Type instruction- sw\012" {0 0 0};
    %jmp T_16.16;
T_16.7 ;
    %vpi_call 8 32 "$display", "I-Type instruction- beq\012" {0 0 0};
    %jmp T_16.16;
T_16.8 ;
    %vpi_call 8 33 "$display", "I-Type instruction- bne\012" {0 0 0};
    %jmp T_16.16;
T_16.9 ;
    %vpi_call 8 34 "$display", "I-Type instruction- bgt\012" {0 0 0};
    %jmp T_16.16;
T_16.10 ;
    %vpi_call 8 35 "$display", "I-Type instruction- bgte\012" {0 0 0};
    %jmp T_16.16;
T_16.11 ;
    %vpi_call 8 36 "$display", "I-Type instruction- ble\012" {0 0 0};
    %jmp T_16.16;
T_16.12 ;
    %vpi_call 8 37 "$display", "I-Type instruction- bleq\012" {0 0 0};
    %jmp T_16.16;
T_16.13 ;
    %vpi_call 8 38 "$display", "I-Type instruction- slti\012" {0 0 0};
    %jmp T_16.16;
T_16.14 ;
    %vpi_call 8 39 "$display", "J-Type instruction- j\012" {0 0 0};
    %jmp T_16.16;
T_16.15 ;
    %vpi_call 8 40 "$display", "J-Type instruction- jal\012" {0 0 0};
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "a7_tb.v";
    "./a7_controller.v";
    "./a7_instruction_fetch.v";
    "./a7_instruction_memory.v";
    "./a7_data_memory.v";
    "./a7_alu.v";
    "./a7_decode.v";
