-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    theta_V : IN STD_LOGIC_VECTOR (11 downto 0);
    s_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    s_V_ap_vld : OUT STD_LOGIC;
    c_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    c_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of cordic is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cordic,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.619000,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=161,HLS_SYN_LUT=3620,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_324 : STD_LOGIC_VECTOR (11 downto 0) := "001100100100";
    constant ap_const_lv12_CDC : STD_LOGIC_VECTOR (11 downto 0) := "110011011100";
    constant ap_const_lv10_3A4 : STD_LOGIC_VECTOR (9 downto 0) := "1110100100";
    constant ap_const_lv10_137 : STD_LOGIC_VECTOR (9 downto 0) := "0100110111";
    constant ap_const_lv11_6C9 : STD_LOGIC_VECTOR (10 downto 0) := "11011001001";
    constant ap_const_lv11_3A3 : STD_LOGIC_VECTOR (10 downto 0) := "01110100011";
    constant ap_const_lv10_136 : STD_LOGIC_VECTOR (9 downto 0) := "0100110110";
    constant ap_const_lv10_3A3 : STD_LOGIC_VECTOR (9 downto 0) := "1110100011";
    constant ap_const_lv11_45D : STD_LOGIC_VECTOR (10 downto 0) := "10001011101";
    constant ap_const_lv11_137 : STD_LOGIC_VECTOR (10 downto 0) := "00100110111";
    constant ap_const_lv12_3B4 : STD_LOGIC_VECTOR (11 downto 0) := "001110110100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_E26 : STD_LOGIC_VECTOR (11 downto 0) := "111000100110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_1F4 : STD_LOGIC_VECTOR (11 downto 0) := "000111110100";
    constant ap_const_lv12_F06 : STD_LOGIC_VECTOR (11 downto 0) := "111100000110";
    constant ap_const_lv12_FE : STD_LOGIC_VECTOR (11 downto 0) := "000011111110";
    constant ap_const_lv12_F81 : STD_LOGIC_VECTOR (11 downto 0) := "111110000001";
    constant ap_const_lv12_7E : STD_LOGIC_VECTOR (11 downto 0) := "000001111110";
    constant ap_const_lv12_FC1 : STD_LOGIC_VECTOR (11 downto 0) := "111111000001";
    constant ap_const_lv12_3E : STD_LOGIC_VECTOR (11 downto 0) := "000000111110";
    constant ap_const_lv12_FE1 : STD_LOGIC_VECTOR (11 downto 0) := "111111100001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv12_1E : STD_LOGIC_VECTOR (11 downto 0) := "000000011110";
    constant ap_const_lv12_FF1 : STD_LOGIC_VECTOR (11 downto 0) := "111111110001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv12_FF9 : STD_LOGIC_VECTOR (11 downto 0) := "111111111001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_ln1496_12_fu_628_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_12_reg_2604 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_13_fu_636_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_13_reg_2610 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_9_fu_666_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_9_reg_2616 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_7_reg_2621 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1333_8_reg_2626 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_2631 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2637 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_2642 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln1496_29_fu_1210_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_29_reg_2686 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_30_fu_1218_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_30_reg_2692 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_2703 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_39_fu_1556_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_39_reg_2708 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln1496_40_fu_1563_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_40_reg_2714 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_reg_2720 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2725 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_49_fu_1900_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_49_reg_2730 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln1496_50_fu_1907_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_50_reg_2736 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_reg_2742 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_2747 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_59_fu_2244_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_59_reg_2752 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln1496_60_fu_2251_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_60_reg_2758 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_2769 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_fu_138_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln24_fu_146_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln24_fu_154_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln703_3_fu_192_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln703_1_fu_176_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1496_fu_200_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln703_2_fu_184_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln703_fu_168_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1496_1_fu_212_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_2_fu_232_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_fu_240_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln_fu_252_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_266_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1496_1_fu_246_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1496_fu_220_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1496_1_fu_276_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1371_fu_262_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1496_fu_208_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_1_fu_306_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_fu_294_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_1_fu_300_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln703_fu_288_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1496_4_fu_320_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_5_fu_340_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_2_fu_348_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_360_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1496_3_fu_312_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_2_fu_374_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1496_3_fu_354_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1496_1_fu_328_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_fu_384_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1371_1_fu_370_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_3_fu_414_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_2_fu_402_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_3_fu_408_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_2_fu_396_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_8_fu_444_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_4_fu_452_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_7_fu_428_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_3_fu_464_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1496_6_fu_420_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_4_fu_478_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1496_5_fu_458_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_2_fu_488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_1_fu_474_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_5_fu_518_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_4_fu_506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_5_fu_512_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_4_fu_500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_11_fu_548_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_6_fu_556_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_10_fu_532_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_5_fu_568_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln1496_9_fu_524_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_6_fu_582_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1496_7_fu_562_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_4_fu_592_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_3_fu_578_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_7_fu_622_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_6_fu_610_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_7_fu_616_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_6_fu_604_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_14_fu_652_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_8_fu_660_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_6_fu_711_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_5_fu_708_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_9_fu_729_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_8_fu_719_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_9_fu_724_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_8_fu_714_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_17_fu_748_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_10_fu_755_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_16_fu_741_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_9_fu_766_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln1496_15_fu_734_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_s_fu_780_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1496_11_fu_760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_8_fu_790_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_7_fu_776_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_fu_794_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_11_fu_820_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_10_fu_808_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_11_fu_814_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_10_fu_802_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_fu_842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_20_fu_850_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_12_fu_858_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_19_fu_834_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_1_fu_870_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln1496_18_fu_826_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_10_fu_884_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1496_13_fu_864_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_10_fu_894_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_9_fu_880_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_13_fu_924_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_12_fu_912_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_13_fu_918_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_12_fu_906_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_23_fu_954_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_14_fu_962_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_22_fu_938_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_11_fu_974_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1496_21_fu_930_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_12_fu_988_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1496_15_fu_968_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_12_fu_998_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_11_fu_984_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_1002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_15_fu_1028_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_14_fu_1016_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_15_fu_1022_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_14_fu_1010_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_fu_1050_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_26_fu_1058_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1496_16_fu_1066_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_25_fu_1042_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_13_fu_1078_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1496_24_fu_1034_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_14_fu_1092_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln1496_17_fu_1072_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_14_fu_1102_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_13_fu_1088_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_17_fu_1132_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_16_fu_1120_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_17_fu_1126_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_16_fu_1114_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_28_fu_1146_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_1154_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_27_fu_1138_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_1170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_1_fu_1178_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_fu_1162_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_19_fu_1204_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_18_fu_1192_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_19_fu_1198_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_18_fu_1186_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_3_fu_1249_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_2_fu_1242_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_21_fu_1271_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_20_fu_1261_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_21_fu_1266_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_20_fu_1256_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_32_fu_1283_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_fu_1290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_31_fu_1276_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_27_fu_1306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_5_fu_1314_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_4_fu_1298_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_23_fu_1340_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_22_fu_1328_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_23_fu_1334_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_22_fu_1322_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_34_fu_1353_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_fu_1360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_33_fu_1346_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_1376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_7_fu_1384_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_6_fu_1368_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_25_fu_1410_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_24_fu_1398_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_25_fu_1404_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_24_fu_1392_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_36_fu_1423_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_1430_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_35_fu_1416_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_31_fu_1446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_9_fu_1454_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_8_fu_1438_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_27_fu_1480_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_26_fu_1468_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_27_fu_1474_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_26_fu_1462_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_38_fu_1493_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_1500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_37_fu_1486_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_1516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_11_fu_1524_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_10_fu_1508_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_29_fu_1550_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_28_fu_1538_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_29_fu_1544_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_28_fu_1532_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_13_fu_1593_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_12_fu_1586_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_31_fu_1615_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_30_fu_1605_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_31_fu_1610_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_30_fu_1600_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_42_fu_1627_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_1634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_41_fu_1620_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_fu_1650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_15_fu_1658_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_14_fu_1642_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_33_fu_1684_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_32_fu_1672_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_33_fu_1678_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_32_fu_1666_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_44_fu_1697_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_1704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_43_fu_1690_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_1720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_17_fu_1728_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_16_fu_1712_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_35_fu_1754_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_34_fu_1742_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_35_fu_1748_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_34_fu_1736_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_46_fu_1767_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_40_fu_1774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_45_fu_1760_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_41_fu_1790_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1333_1_fu_1798_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1333_fu_1782_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_37_fu_1824_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_36_fu_1812_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_37_fu_1818_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_36_fu_1806_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_48_fu_1837_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_fu_1844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_47_fu_1830_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_fu_1860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_19_fu_1868_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_18_fu_1852_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_39_fu_1894_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_38_fu_1882_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_39_fu_1888_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_38_fu_1876_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_21_fu_1937_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_20_fu_1930_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_41_fu_1959_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_40_fu_1949_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_41_fu_1954_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_40_fu_1944_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_52_fu_1971_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_46_fu_1978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_51_fu_1964_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_fu_1994_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_23_fu_2002_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_22_fu_1986_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_43_fu_2028_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_42_fu_2016_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_43_fu_2022_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_42_fu_2010_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_54_fu_2041_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_fu_2048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_53_fu_2034_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_fu_2064_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_25_fu_2072_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_24_fu_2056_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_45_fu_2098_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_44_fu_2086_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_45_fu_2092_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_44_fu_2080_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_56_fu_2111_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_50_fu_2118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_55_fu_2104_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_51_fu_2134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_27_fu_2142_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_26_fu_2126_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_47_fu_2168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_46_fu_2156_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_47_fu_2162_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_46_fu_2150_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_58_fu_2181_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_fu_2188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_57_fu_2174_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_fu_2204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_29_fu_2212_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_28_fu_2196_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_49_fu_2238_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_48_fu_2226_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_49_fu_2232_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_48_fu_2220_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_31_fu_2281_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_30_fu_2274_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_51_fu_2303_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_50_fu_2293_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_51_fu_2298_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_50_fu_2288_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_62_fu_2315_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_56_fu_2322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_61_fu_2308_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_fu_2338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_33_fu_2346_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_32_fu_2330_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_53_fu_2372_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_52_fu_2360_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_53_fu_2366_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_52_fu_2354_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_64_fu_2385_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_58_fu_2392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_63_fu_2378_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_fu_2408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_35_fu_2416_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_34_fu_2400_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_55_fu_2442_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_54_fu_2430_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_55_fu_2436_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_54_fu_2424_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_66_fu_2455_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_fu_2462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_65_fu_2448_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_fu_2478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_37_fu_2486_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_36_fu_2470_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_57_fu_2512_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_56_fu_2500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_57_fu_2506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_56_fu_2494_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1496_68_fu_2525_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_62_fu_2532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1496_67_fu_2518_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_fu_2548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_39_fu_2556_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_38_fu_2540_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_59_fu_2582_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_58_fu_2570_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_59_fu_2576_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_58_fu_2564_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                add_ln1496_9_reg_2616 <= add_ln1496_9_fu_666_p2;
                select_ln1496_12_reg_2604 <= select_ln1496_12_fu_628_p3;
                select_ln1496_13_reg_2610 <= select_ln1496_13_fu_636_p3;
                tmp_13_reg_2631 <= add_ln1496_9_fu_666_p2(11 downto 11);
                tmp_14_reg_2637 <= add_ln1496_9_fu_666_p2(11 downto 11);
                trunc_ln1333_7_reg_2621 <= select_ln1496_13_fu_636_p3(11 downto 6);
                trunc_ln1333_8_reg_2626 <= select_ln1496_12_fu_628_p3(11 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                select_ln1496_29_reg_2686 <= select_ln1496_29_fu_1210_p3;
                select_ln1496_30_reg_2692 <= select_ln1496_30_fu_1218_p3;
                tmp_21_reg_2642 <= add_ln1496_17_fu_1072_p2(11 downto 11);
                tmp_24_reg_2698 <= select_ln1496_30_fu_1218_p3(11 downto 11);
                tmp_25_reg_2703 <= select_ln1496_29_fu_1210_p3(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                select_ln1496_39_reg_2708 <= select_ln1496_39_fu_1556_p3;
                select_ln1496_40_reg_2714 <= select_ln1496_40_fu_1563_p3;
                tmp_34_reg_2720 <= select_ln1496_40_fu_1563_p3(11 downto 11);
                tmp_35_reg_2725 <= select_ln1496_39_fu_1556_p3(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                select_ln1496_49_reg_2730 <= select_ln1496_49_fu_1900_p3;
                select_ln1496_50_reg_2736 <= select_ln1496_50_fu_1907_p3;
                tmp_44_reg_2742 <= select_ln1496_50_fu_1907_p3(11 downto 11);
                tmp_45_reg_2747 <= select_ln1496_49_fu_1900_p3(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                select_ln1496_59_reg_2752 <= select_ln1496_59_fu_2244_p3;
                select_ln1496_60_reg_2758 <= select_ln1496_60_fu_2251_p3;
                tmp_54_reg_2764 <= select_ln1496_60_fu_2251_p3(11 downto 11);
                tmp_55_reg_2769 <= select_ln1496_59_fu_2244_p3(11 downto 11);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln1496_10_fu_755_p2 <= std_logic_vector(signed(ap_const_lv12_FF1) + signed(add_ln1496_9_reg_2616));
    add_ln1496_11_fu_760_p2 <= std_logic_vector(unsigned(select_ln1496_17_fu_748_p3) + unsigned(add_ln1496_10_fu_755_p2));
    add_ln1496_12_fu_858_p2 <= std_logic_vector(signed(ap_const_lv12_FF9) + signed(add_ln1496_11_fu_760_p2));
    add_ln1496_13_fu_864_p2 <= std_logic_vector(unsigned(select_ln1496_20_fu_850_p3) + unsigned(add_ln1496_12_fu_858_p2));
    add_ln1496_14_fu_962_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(add_ln1496_13_fu_864_p2));
    add_ln1496_15_fu_968_p2 <= std_logic_vector(unsigned(select_ln1496_23_fu_954_p3) + unsigned(add_ln1496_14_fu_962_p2));
    add_ln1496_16_fu_1066_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(add_ln1496_15_fu_968_p2));
    add_ln1496_17_fu_1072_p2 <= std_logic_vector(unsigned(select_ln1496_26_fu_1058_p3) + unsigned(add_ln1496_16_fu_1066_p2));
    add_ln1496_1_fu_246_p2 <= std_logic_vector(unsigned(select_ln1496_2_fu_232_p3) + unsigned(add_ln1496_fu_240_p2));
    add_ln1496_2_fu_348_p2 <= std_logic_vector(signed(ap_const_lv12_F06) + signed(add_ln1496_1_fu_246_p2));
    add_ln1496_3_fu_354_p2 <= std_logic_vector(unsigned(select_ln1496_5_fu_340_p3) + unsigned(add_ln1496_2_fu_348_p2));
    add_ln1496_4_fu_452_p2 <= std_logic_vector(signed(ap_const_lv12_F81) + signed(add_ln1496_3_fu_354_p2));
    add_ln1496_5_fu_458_p2 <= std_logic_vector(unsigned(select_ln1496_8_fu_444_p3) + unsigned(add_ln1496_4_fu_452_p2));
    add_ln1496_6_fu_556_p2 <= std_logic_vector(signed(ap_const_lv12_FC1) + signed(add_ln1496_5_fu_458_p2));
    add_ln1496_7_fu_562_p2 <= std_logic_vector(unsigned(select_ln1496_11_fu_548_p3) + unsigned(add_ln1496_6_fu_556_p2));
    add_ln1496_8_fu_660_p2 <= std_logic_vector(signed(ap_const_lv12_FE1) + signed(add_ln1496_7_fu_562_p2));
    add_ln1496_9_fu_666_p2 <= std_logic_vector(unsigned(select_ln1496_14_fu_652_p3) + unsigned(add_ln1496_8_fu_660_p2));
    add_ln1496_fu_240_p2 <= std_logic_vector(signed(ap_const_lv12_E26) + signed(add_ln24_fu_154_p2));
    add_ln24_fu_154_p2 <= std_logic_vector(unsigned(theta_V) + unsigned(select_ln24_fu_146_p3));
    add_ln703_10_fu_808_p2 <= std_logic_vector(signed(sext_ln1371_7_fu_776_p1) + signed(select_ln1496_15_fu_734_p3));
    add_ln703_11_fu_814_p2 <= std_logic_vector(signed(sext_ln1371_8_fu_790_p1) + signed(select_ln1496_16_fu_741_p3));
    add_ln703_12_fu_912_p2 <= std_logic_vector(signed(sext_ln1371_9_fu_880_p1) + signed(select_ln1496_18_fu_826_p3));
    add_ln703_13_fu_918_p2 <= std_logic_vector(signed(sext_ln1371_10_fu_894_p1) + signed(select_ln1496_19_fu_834_p3));
    add_ln703_14_fu_1016_p2 <= std_logic_vector(signed(sext_ln1371_11_fu_984_p1) + signed(select_ln1496_21_fu_930_p3));
    add_ln703_15_fu_1022_p2 <= std_logic_vector(signed(sext_ln1371_12_fu_998_p1) + signed(select_ln1496_22_fu_938_p3));
    add_ln703_16_fu_1120_p2 <= std_logic_vector(signed(sext_ln1371_13_fu_1088_p1) + signed(select_ln1496_24_fu_1034_p3));
    add_ln703_17_fu_1126_p2 <= std_logic_vector(signed(sext_ln1371_14_fu_1102_p1) + signed(select_ln1496_25_fu_1042_p3));
    add_ln703_18_fu_1192_p2 <= std_logic_vector(unsigned(select_ln1371_fu_1162_p3) + unsigned(select_ln1496_27_fu_1138_p3));
    add_ln703_19_fu_1198_p2 <= std_logic_vector(unsigned(select_ln1371_1_fu_1178_p3) + unsigned(select_ln1496_28_fu_1146_p3));
    add_ln703_1_fu_300_p2 <= std_logic_vector(signed(sext_ln1496_1_fu_276_p1) + signed(zext_ln1496_fu_220_p1));
    add_ln703_20_fu_1261_p2 <= std_logic_vector(unsigned(select_ln1371_2_fu_1242_p3) + unsigned(select_ln1496_29_reg_2686));
    add_ln703_21_fu_1266_p2 <= std_logic_vector(unsigned(select_ln1371_3_fu_1249_p3) + unsigned(select_ln1496_30_reg_2692));
    add_ln703_22_fu_1328_p2 <= std_logic_vector(unsigned(select_ln1371_4_fu_1298_p3) + unsigned(select_ln1496_31_fu_1276_p3));
    add_ln703_23_fu_1334_p2 <= std_logic_vector(unsigned(select_ln1371_5_fu_1314_p3) + unsigned(select_ln1496_32_fu_1283_p3));
    add_ln703_24_fu_1398_p2 <= std_logic_vector(unsigned(select_ln1371_6_fu_1368_p3) + unsigned(select_ln1496_33_fu_1346_p3));
    add_ln703_25_fu_1404_p2 <= std_logic_vector(unsigned(select_ln1371_7_fu_1384_p3) + unsigned(select_ln1496_34_fu_1353_p3));
    add_ln703_26_fu_1468_p2 <= std_logic_vector(unsigned(select_ln1371_8_fu_1438_p3) + unsigned(select_ln1496_35_fu_1416_p3));
    add_ln703_27_fu_1474_p2 <= std_logic_vector(unsigned(select_ln1371_9_fu_1454_p3) + unsigned(select_ln1496_36_fu_1423_p3));
    add_ln703_28_fu_1538_p2 <= std_logic_vector(unsigned(select_ln1371_10_fu_1508_p3) + unsigned(select_ln1496_37_fu_1486_p3));
    add_ln703_29_fu_1544_p2 <= std_logic_vector(unsigned(select_ln1371_11_fu_1524_p3) + unsigned(select_ln1496_38_fu_1493_p3));
    add_ln703_2_fu_402_p2 <= std_logic_vector(unsigned(zext_ln1371_1_fu_370_p1) + unsigned(select_ln1496_3_fu_312_p3));
    add_ln703_30_fu_1605_p2 <= std_logic_vector(unsigned(select_ln1371_12_fu_1586_p3) + unsigned(select_ln1496_39_reg_2708));
    add_ln703_31_fu_1610_p2 <= std_logic_vector(unsigned(select_ln1371_13_fu_1593_p3) + unsigned(select_ln1496_40_reg_2714));
    add_ln703_32_fu_1672_p2 <= std_logic_vector(unsigned(select_ln1371_14_fu_1642_p3) + unsigned(select_ln1496_41_fu_1620_p3));
    add_ln703_33_fu_1678_p2 <= std_logic_vector(unsigned(select_ln1371_15_fu_1658_p3) + unsigned(select_ln1496_42_fu_1627_p3));
    add_ln703_34_fu_1742_p2 <= std_logic_vector(unsigned(select_ln1371_16_fu_1712_p3) + unsigned(select_ln1496_43_fu_1690_p3));
    add_ln703_35_fu_1748_p2 <= std_logic_vector(unsigned(select_ln1371_17_fu_1728_p3) + unsigned(select_ln1496_44_fu_1697_p3));
    add_ln703_36_fu_1812_p2 <= std_logic_vector(unsigned(select_ln1333_fu_1782_p3) + unsigned(select_ln1496_45_fu_1760_p3));
    add_ln703_37_fu_1818_p2 <= std_logic_vector(unsigned(select_ln1333_1_fu_1798_p3) + unsigned(select_ln1496_46_fu_1767_p3));
    add_ln703_38_fu_1882_p2 <= std_logic_vector(unsigned(select_ln1371_18_fu_1852_p3) + unsigned(select_ln1496_47_fu_1830_p3));
    add_ln703_39_fu_1888_p2 <= std_logic_vector(unsigned(select_ln1371_19_fu_1868_p3) + unsigned(select_ln1496_48_fu_1837_p3));
    add_ln703_3_fu_408_p2 <= std_logic_vector(signed(sext_ln1371_fu_384_p1) + signed(zext_ln1496_1_fu_328_p1));
    add_ln703_40_fu_1949_p2 <= std_logic_vector(unsigned(select_ln1371_20_fu_1930_p3) + unsigned(select_ln1496_49_reg_2730));
    add_ln703_41_fu_1954_p2 <= std_logic_vector(unsigned(select_ln1371_21_fu_1937_p3) + unsigned(select_ln1496_50_reg_2736));
    add_ln703_42_fu_2016_p2 <= std_logic_vector(unsigned(select_ln1371_22_fu_1986_p3) + unsigned(select_ln1496_51_fu_1964_p3));
    add_ln703_43_fu_2022_p2 <= std_logic_vector(unsigned(select_ln1371_23_fu_2002_p3) + unsigned(select_ln1496_52_fu_1971_p3));
    add_ln703_44_fu_2086_p2 <= std_logic_vector(unsigned(select_ln1371_24_fu_2056_p3) + unsigned(select_ln1496_53_fu_2034_p3));
    add_ln703_45_fu_2092_p2 <= std_logic_vector(unsigned(select_ln1371_25_fu_2072_p3) + unsigned(select_ln1496_54_fu_2041_p3));
    add_ln703_46_fu_2156_p2 <= std_logic_vector(unsigned(select_ln1371_26_fu_2126_p3) + unsigned(select_ln1496_55_fu_2104_p3));
    add_ln703_47_fu_2162_p2 <= std_logic_vector(unsigned(select_ln1371_27_fu_2142_p3) + unsigned(select_ln1496_56_fu_2111_p3));
    add_ln703_48_fu_2226_p2 <= std_logic_vector(unsigned(select_ln1371_28_fu_2196_p3) + unsigned(select_ln1496_57_fu_2174_p3));
    add_ln703_49_fu_2232_p2 <= std_logic_vector(unsigned(select_ln1371_29_fu_2212_p3) + unsigned(select_ln1496_58_fu_2181_p3));
    add_ln703_4_fu_506_p2 <= std_logic_vector(signed(sext_ln1371_1_fu_474_p1) + signed(select_ln1496_6_fu_420_p3));
    add_ln703_50_fu_2293_p2 <= std_logic_vector(unsigned(select_ln1371_30_fu_2274_p3) + unsigned(select_ln1496_59_reg_2752));
    add_ln703_51_fu_2298_p2 <= std_logic_vector(unsigned(select_ln1371_31_fu_2281_p3) + unsigned(select_ln1496_60_reg_2758));
    add_ln703_52_fu_2360_p2 <= std_logic_vector(unsigned(select_ln1371_32_fu_2330_p3) + unsigned(select_ln1496_61_fu_2308_p3));
    add_ln703_53_fu_2366_p2 <= std_logic_vector(unsigned(select_ln1371_33_fu_2346_p3) + unsigned(select_ln1496_62_fu_2315_p3));
    add_ln703_54_fu_2430_p2 <= std_logic_vector(unsigned(select_ln1371_34_fu_2400_p3) + unsigned(select_ln1496_63_fu_2378_p3));
    add_ln703_55_fu_2436_p2 <= std_logic_vector(unsigned(select_ln1371_35_fu_2416_p3) + unsigned(select_ln1496_64_fu_2385_p3));
    add_ln703_56_fu_2500_p2 <= std_logic_vector(unsigned(select_ln1371_36_fu_2470_p3) + unsigned(select_ln1496_65_fu_2448_p3));
    add_ln703_57_fu_2506_p2 <= std_logic_vector(unsigned(select_ln1371_37_fu_2486_p3) + unsigned(select_ln1496_66_fu_2455_p3));
    add_ln703_58_fu_2570_p2 <= std_logic_vector(unsigned(select_ln1371_38_fu_2540_p3) + unsigned(select_ln1496_67_fu_2518_p3));
    add_ln703_59_fu_2576_p2 <= std_logic_vector(unsigned(select_ln1371_39_fu_2556_p3) + unsigned(select_ln1496_68_fu_2525_p3));
    add_ln703_5_fu_512_p2 <= std_logic_vector(signed(sext_ln1371_2_fu_488_p1) + signed(select_ln1496_7_fu_428_p3));
    add_ln703_6_fu_610_p2 <= std_logic_vector(signed(sext_ln1371_3_fu_578_p1) + signed(select_ln1496_9_fu_524_p3));
    add_ln703_7_fu_616_p2 <= std_logic_vector(signed(sext_ln1371_4_fu_592_p1) + signed(select_ln1496_10_fu_532_p3));
    add_ln703_8_fu_719_p2 <= std_logic_vector(signed(sext_ln1371_5_fu_708_p1) + signed(select_ln1496_12_reg_2604));
    add_ln703_9_fu_724_p2 <= std_logic_vector(signed(sext_ln1371_6_fu_711_p1) + signed(select_ln1496_13_reg_2610));
    add_ln703_fu_294_p2 <= std_logic_vector(unsigned(zext_ln1371_fu_262_p1) + unsigned(sext_ln1496_fu_208_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_V <= 
        add_ln703_59_fu_2576_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_58_fu_2564_p2;

    c_V_ap_vld_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_V_ap_vld <= ap_const_logic_1;
        else 
            c_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_252_p4 <= select_ln1496_1_fu_212_p3(9 downto 2);
    s_V <= 
        sub_ln703_59_fu_2582_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_58_fu_2570_p2;

    s_V_ap_vld_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            s_V_ap_vld <= ap_const_logic_1;
        else 
            s_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1333_1_fu_1798_p3 <= 
        ap_const_lv12_FFF when (tmp_41_fu_1790_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1333_fu_1782_p3 <= 
        ap_const_lv12_FFF when (tmp_40_fu_1774_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_10_fu_1508_p3 <= 
        ap_const_lv12_FFF when (tmp_32_fu_1500_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_11_fu_1524_p3 <= 
        ap_const_lv12_FFF when (tmp_33_fu_1516_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_12_fu_1586_p3 <= 
        ap_const_lv12_FFF when (tmp_34_reg_2720(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_13_fu_1593_p3 <= 
        ap_const_lv12_FFF when (tmp_35_reg_2725(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_14_fu_1642_p3 <= 
        ap_const_lv12_FFF when (tmp_36_fu_1634_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_15_fu_1658_p3 <= 
        ap_const_lv12_FFF when (tmp_37_fu_1650_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_16_fu_1712_p3 <= 
        ap_const_lv12_FFF when (tmp_38_fu_1704_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_17_fu_1728_p3 <= 
        ap_const_lv12_FFF when (tmp_39_fu_1720_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_18_fu_1852_p3 <= 
        ap_const_lv12_FFF when (tmp_42_fu_1844_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_19_fu_1868_p3 <= 
        ap_const_lv12_FFF when (tmp_43_fu_1860_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_1_fu_1178_p3 <= 
        ap_const_lv12_FFF when (tmp_23_fu_1170_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_20_fu_1930_p3 <= 
        ap_const_lv12_FFF when (tmp_44_reg_2742(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_21_fu_1937_p3 <= 
        ap_const_lv12_FFF when (tmp_45_reg_2747(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_22_fu_1986_p3 <= 
        ap_const_lv12_FFF when (tmp_46_fu_1978_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_23_fu_2002_p3 <= 
        ap_const_lv12_FFF when (tmp_47_fu_1994_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_24_fu_2056_p3 <= 
        ap_const_lv12_FFF when (tmp_48_fu_2048_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_25_fu_2072_p3 <= 
        ap_const_lv12_FFF when (tmp_49_fu_2064_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_26_fu_2126_p3 <= 
        ap_const_lv12_FFF when (tmp_50_fu_2118_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_27_fu_2142_p3 <= 
        ap_const_lv12_FFF when (tmp_51_fu_2134_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_28_fu_2196_p3 <= 
        ap_const_lv12_FFF when (tmp_52_fu_2188_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_29_fu_2212_p3 <= 
        ap_const_lv12_FFF when (tmp_53_fu_2204_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_2_fu_1242_p3 <= 
        ap_const_lv12_FFF when (tmp_24_reg_2698(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_30_fu_2274_p3 <= 
        ap_const_lv12_FFF when (tmp_54_reg_2764(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_31_fu_2281_p3 <= 
        ap_const_lv12_FFF when (tmp_55_reg_2769(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_32_fu_2330_p3 <= 
        ap_const_lv12_FFF when (tmp_56_fu_2322_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_33_fu_2346_p3 <= 
        ap_const_lv12_FFF when (tmp_57_fu_2338_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_34_fu_2400_p3 <= 
        ap_const_lv12_FFF when (tmp_58_fu_2392_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_35_fu_2416_p3 <= 
        ap_const_lv12_FFF when (tmp_59_fu_2408_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_36_fu_2470_p3 <= 
        ap_const_lv12_FFF when (tmp_60_fu_2462_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_37_fu_2486_p3 <= 
        ap_const_lv12_FFF when (tmp_61_fu_2478_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_38_fu_2540_p3 <= 
        ap_const_lv12_FFF when (tmp_62_fu_2532_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_39_fu_2556_p3 <= 
        ap_const_lv12_FFF when (tmp_63_fu_2548_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_3_fu_1249_p3 <= 
        ap_const_lv12_FFF when (tmp_25_reg_2703(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_4_fu_1298_p3 <= 
        ap_const_lv12_FFF when (tmp_26_fu_1290_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_5_fu_1314_p3 <= 
        ap_const_lv12_FFF when (tmp_27_fu_1306_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_6_fu_1368_p3 <= 
        ap_const_lv12_FFF when (tmp_28_fu_1360_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_7_fu_1384_p3 <= 
        ap_const_lv12_FFF when (tmp_29_fu_1376_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_8_fu_1438_p3 <= 
        ap_const_lv12_FFF when (tmp_30_fu_1430_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_9_fu_1454_p3 <= 
        ap_const_lv12_FFF when (tmp_31_fu_1446_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_fu_1162_p3 <= 
        ap_const_lv12_FFF when (tmp_22_fu_1154_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_10_fu_532_p3 <= 
        add_ln703_5_fu_512_p2 when (tmp_9_fu_492_p3(0) = '1') else 
        sub_ln703_4_fu_500_p2;
    select_ln1496_11_fu_548_p3 <= 
        ap_const_lv12_7E when (tmp_10_fu_540_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_12_fu_628_p3 <= 
        sub_ln703_7_fu_622_p2 when (tmp_11_fu_596_p3(0) = '1') else 
        add_ln703_6_fu_610_p2;
    select_ln1496_13_fu_636_p3 <= 
        add_ln703_7_fu_616_p2 when (tmp_11_fu_596_p3(0) = '1') else 
        sub_ln703_6_fu_604_p2;
    select_ln1496_14_fu_652_p3 <= 
        ap_const_lv12_3E when (tmp_12_fu_644_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_15_fu_734_p3 <= 
        sub_ln703_9_fu_729_p2 when (tmp_13_reg_2631(0) = '1') else 
        add_ln703_8_fu_719_p2;
    select_ln1496_16_fu_741_p3 <= 
        add_ln703_9_fu_724_p2 when (tmp_13_reg_2631(0) = '1') else 
        sub_ln703_8_fu_714_p2;
    select_ln1496_17_fu_748_p3 <= 
        ap_const_lv12_1E when (tmp_14_reg_2637(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_18_fu_826_p3 <= 
        sub_ln703_11_fu_820_p2 when (tmp_15_fu_794_p3(0) = '1') else 
        add_ln703_10_fu_808_p2;
    select_ln1496_19_fu_834_p3 <= 
        add_ln703_11_fu_814_p2 when (tmp_15_fu_794_p3(0) = '1') else 
        sub_ln703_10_fu_802_p2;
    select_ln1496_1_fu_212_p3 <= 
        select_ln703_2_fu_184_p3 when (tmp_1_fu_160_p3(0) = '1') else 
        select_ln703_fu_168_p3;
    select_ln1496_20_fu_850_p3 <= 
        ap_const_lv12_E when (tmp_16_fu_842_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_21_fu_930_p3 <= 
        sub_ln703_13_fu_924_p2 when (tmp_17_fu_898_p3(0) = '1') else 
        add_ln703_12_fu_912_p2;
    select_ln1496_22_fu_938_p3 <= 
        add_ln703_13_fu_918_p2 when (tmp_17_fu_898_p3(0) = '1') else 
        sub_ln703_12_fu_906_p2;
    select_ln1496_23_fu_954_p3 <= 
        ap_const_lv12_6 when (tmp_18_fu_946_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_24_fu_1034_p3 <= 
        sub_ln703_15_fu_1028_p2 when (tmp_19_fu_1002_p3(0) = '1') else 
        add_ln703_14_fu_1016_p2;
    select_ln1496_25_fu_1042_p3 <= 
        add_ln703_15_fu_1022_p2 when (tmp_19_fu_1002_p3(0) = '1') else 
        sub_ln703_14_fu_1010_p2;
    select_ln1496_26_fu_1058_p3 <= 
        ap_const_lv12_2 when (tmp_20_fu_1050_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_27_fu_1138_p3 <= 
        sub_ln703_17_fu_1132_p2 when (tmp_21_fu_1106_p3(0) = '1') else 
        add_ln703_16_fu_1120_p2;
    select_ln1496_28_fu_1146_p3 <= 
        add_ln703_17_fu_1126_p2 when (tmp_21_fu_1106_p3(0) = '1') else 
        sub_ln703_16_fu_1114_p2;
    select_ln1496_29_fu_1210_p3 <= 
        sub_ln703_19_fu_1204_p2 when (tmp_21_fu_1106_p3(0) = '1') else 
        add_ln703_18_fu_1192_p2;
    select_ln1496_2_fu_232_p3 <= 
        ap_const_lv12_3B4 when (tmp_2_fu_224_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_30_fu_1218_p3 <= 
        add_ln703_19_fu_1198_p2 when (tmp_21_fu_1106_p3(0) = '1') else 
        sub_ln703_18_fu_1186_p2;
    select_ln1496_31_fu_1276_p3 <= 
        sub_ln703_21_fu_1271_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_20_fu_1261_p2;
    select_ln1496_32_fu_1283_p3 <= 
        add_ln703_21_fu_1266_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_20_fu_1256_p2;
    select_ln1496_33_fu_1346_p3 <= 
        sub_ln703_23_fu_1340_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_22_fu_1328_p2;
    select_ln1496_34_fu_1353_p3 <= 
        add_ln703_23_fu_1334_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_22_fu_1322_p2;
    select_ln1496_35_fu_1416_p3 <= 
        sub_ln703_25_fu_1410_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_24_fu_1398_p2;
    select_ln1496_36_fu_1423_p3 <= 
        add_ln703_25_fu_1404_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_24_fu_1392_p2;
    select_ln1496_37_fu_1486_p3 <= 
        sub_ln703_27_fu_1480_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_26_fu_1468_p2;
    select_ln1496_38_fu_1493_p3 <= 
        add_ln703_27_fu_1474_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_26_fu_1462_p2;
    select_ln1496_39_fu_1556_p3 <= 
        sub_ln703_29_fu_1550_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_28_fu_1538_p2;
    select_ln1496_3_fu_312_p3 <= 
        sub_ln703_1_fu_306_p2 when (tmp_4_fu_280_p3(0) = '1') else 
        add_ln703_fu_294_p2;
    select_ln1496_40_fu_1563_p3 <= 
        add_ln703_29_fu_1544_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_28_fu_1532_p2;
    select_ln1496_41_fu_1620_p3 <= 
        sub_ln703_31_fu_1615_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_30_fu_1605_p2;
    select_ln1496_42_fu_1627_p3 <= 
        add_ln703_31_fu_1610_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_30_fu_1600_p2;
    select_ln1496_43_fu_1690_p3 <= 
        sub_ln703_33_fu_1684_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_32_fu_1672_p2;
    select_ln1496_44_fu_1697_p3 <= 
        add_ln703_33_fu_1678_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_32_fu_1666_p2;
    select_ln1496_45_fu_1760_p3 <= 
        sub_ln703_35_fu_1754_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_34_fu_1742_p2;
    select_ln1496_46_fu_1767_p3 <= 
        add_ln703_35_fu_1748_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_34_fu_1736_p2;
    select_ln1496_47_fu_1830_p3 <= 
        sub_ln703_37_fu_1824_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_36_fu_1812_p2;
    select_ln1496_48_fu_1837_p3 <= 
        add_ln703_37_fu_1818_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_36_fu_1806_p2;
    select_ln1496_49_fu_1900_p3 <= 
        sub_ln703_39_fu_1894_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_38_fu_1882_p2;
    select_ln1496_4_fu_320_p3 <= 
        add_ln703_1_fu_300_p2 when (tmp_4_fu_280_p3(0) = '1') else 
        sub_ln703_fu_288_p2;
    select_ln1496_50_fu_1907_p3 <= 
        add_ln703_39_fu_1888_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_38_fu_1876_p2;
    select_ln1496_51_fu_1964_p3 <= 
        sub_ln703_41_fu_1959_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_40_fu_1949_p2;
    select_ln1496_52_fu_1971_p3 <= 
        add_ln703_41_fu_1954_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_40_fu_1944_p2;
    select_ln1496_53_fu_2034_p3 <= 
        sub_ln703_43_fu_2028_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_42_fu_2016_p2;
    select_ln1496_54_fu_2041_p3 <= 
        add_ln703_43_fu_2022_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_42_fu_2010_p2;
    select_ln1496_55_fu_2104_p3 <= 
        sub_ln703_45_fu_2098_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_44_fu_2086_p2;
    select_ln1496_56_fu_2111_p3 <= 
        add_ln703_45_fu_2092_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_44_fu_2080_p2;
    select_ln1496_57_fu_2174_p3 <= 
        sub_ln703_47_fu_2168_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_46_fu_2156_p2;
    select_ln1496_58_fu_2181_p3 <= 
        add_ln703_47_fu_2162_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_46_fu_2150_p2;
    select_ln1496_59_fu_2244_p3 <= 
        sub_ln703_49_fu_2238_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_48_fu_2226_p2;
    select_ln1496_5_fu_340_p3 <= 
        ap_const_lv12_1F4 when (tmp_5_fu_332_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_60_fu_2251_p3 <= 
        add_ln703_49_fu_2232_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_48_fu_2220_p2;
    select_ln1496_61_fu_2308_p3 <= 
        sub_ln703_51_fu_2303_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_50_fu_2293_p2;
    select_ln1496_62_fu_2315_p3 <= 
        add_ln703_51_fu_2298_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_50_fu_2288_p2;
    select_ln1496_63_fu_2378_p3 <= 
        sub_ln703_53_fu_2372_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_52_fu_2360_p2;
    select_ln1496_64_fu_2385_p3 <= 
        add_ln703_53_fu_2366_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_52_fu_2354_p2;
    select_ln1496_65_fu_2448_p3 <= 
        sub_ln703_55_fu_2442_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_54_fu_2430_p2;
    select_ln1496_66_fu_2455_p3 <= 
        add_ln703_55_fu_2436_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_54_fu_2424_p2;
    select_ln1496_67_fu_2518_p3 <= 
        sub_ln703_57_fu_2512_p2 when (tmp_21_reg_2642(0) = '1') else 
        add_ln703_56_fu_2500_p2;
    select_ln1496_68_fu_2525_p3 <= 
        add_ln703_57_fu_2506_p2 when (tmp_21_reg_2642(0) = '1') else 
        sub_ln703_56_fu_2494_p2;
    select_ln1496_6_fu_420_p3 <= 
        sub_ln703_3_fu_414_p2 when (tmp_7_fu_388_p3(0) = '1') else 
        add_ln703_2_fu_402_p2;
    select_ln1496_7_fu_428_p3 <= 
        add_ln703_3_fu_408_p2 when (tmp_7_fu_388_p3(0) = '1') else 
        sub_ln703_2_fu_396_p2;
    select_ln1496_8_fu_444_p3 <= 
        ap_const_lv12_FE when (tmp_8_fu_436_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1496_9_fu_524_p3 <= 
        sub_ln703_5_fu_518_p2 when (tmp_9_fu_492_p3(0) = '1') else 
        add_ln703_4_fu_506_p2;
    select_ln1496_fu_200_p3 <= 
        select_ln703_3_fu_192_p3 when (tmp_1_fu_160_p3(0) = '1') else 
        select_ln703_1_fu_176_p3;
    select_ln24_fu_146_p3 <= 
        ap_const_lv12_324 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv12_CDC;
    select_ln703_1_fu_176_p3 <= 
        ap_const_lv11_6C9 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv11_3A3;
    select_ln703_2_fu_184_p3 <= 
        ap_const_lv10_136 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv10_3A3;
    select_ln703_3_fu_192_p3 <= 
        ap_const_lv11_45D when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv11_137;
    select_ln703_fu_168_p3 <= 
        ap_const_lv10_3A4 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv10_137;
        sext_ln1371_10_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_10_fu_884_p4),12));

        sext_ln1371_11_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_11_fu_974_p4),12));

        sext_ln1371_12_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_12_fu_988_p4),12));

        sext_ln1371_13_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_13_fu_1078_p4),12));

        sext_ln1371_14_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_14_fu_1092_p4),12));

        sext_ln1371_1_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_3_fu_464_p4),12));

        sext_ln1371_2_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_4_fu_478_p4),12));

        sext_ln1371_3_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_5_fu_568_p4),12));

        sext_ln1371_4_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_6_fu_582_p4),12));

        sext_ln1371_5_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_7_reg_2621),12));

        sext_ln1371_6_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_8_reg_2626),12));

        sext_ln1371_7_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_9_fu_766_p4),12));

        sext_ln1371_8_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_s_fu_780_p4),12));

        sext_ln1371_9_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_1_fu_870_p4),12));

        sext_ln1371_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_2_fu_374_p4),12));

        sext_ln1496_1_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_266_p4),11));

        sext_ln1496_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1496_fu_200_p3),12));

    sub_ln703_10_fu_802_p2 <= std_logic_vector(unsigned(select_ln1496_16_fu_741_p3) - unsigned(sext_ln1371_8_fu_790_p1));
    sub_ln703_11_fu_820_p2 <= std_logic_vector(unsigned(select_ln1496_15_fu_734_p3) - unsigned(sext_ln1371_7_fu_776_p1));
    sub_ln703_12_fu_906_p2 <= std_logic_vector(unsigned(select_ln1496_19_fu_834_p3) - unsigned(sext_ln1371_10_fu_894_p1));
    sub_ln703_13_fu_924_p2 <= std_logic_vector(unsigned(select_ln1496_18_fu_826_p3) - unsigned(sext_ln1371_9_fu_880_p1));
    sub_ln703_14_fu_1010_p2 <= std_logic_vector(unsigned(select_ln1496_22_fu_938_p3) - unsigned(sext_ln1371_12_fu_998_p1));
    sub_ln703_15_fu_1028_p2 <= std_logic_vector(unsigned(select_ln1496_21_fu_930_p3) - unsigned(sext_ln1371_11_fu_984_p1));
    sub_ln703_16_fu_1114_p2 <= std_logic_vector(unsigned(select_ln1496_25_fu_1042_p3) - unsigned(sext_ln1371_14_fu_1102_p1));
    sub_ln703_17_fu_1132_p2 <= std_logic_vector(unsigned(select_ln1496_24_fu_1034_p3) - unsigned(sext_ln1371_13_fu_1088_p1));
    sub_ln703_18_fu_1186_p2 <= std_logic_vector(unsigned(select_ln1496_28_fu_1146_p3) - unsigned(select_ln1371_1_fu_1178_p3));
    sub_ln703_19_fu_1204_p2 <= std_logic_vector(unsigned(select_ln1496_27_fu_1138_p3) - unsigned(select_ln1371_fu_1162_p3));
    sub_ln703_1_fu_306_p2 <= std_logic_vector(signed(sext_ln1496_fu_208_p1) - signed(zext_ln1371_fu_262_p1));
    sub_ln703_20_fu_1256_p2 <= std_logic_vector(unsigned(select_ln1496_30_reg_2692) - unsigned(select_ln1371_3_fu_1249_p3));
    sub_ln703_21_fu_1271_p2 <= std_logic_vector(unsigned(select_ln1496_29_reg_2686) - unsigned(select_ln1371_2_fu_1242_p3));
    sub_ln703_22_fu_1322_p2 <= std_logic_vector(unsigned(select_ln1496_32_fu_1283_p3) - unsigned(select_ln1371_5_fu_1314_p3));
    sub_ln703_23_fu_1340_p2 <= std_logic_vector(unsigned(select_ln1496_31_fu_1276_p3) - unsigned(select_ln1371_4_fu_1298_p3));
    sub_ln703_24_fu_1392_p2 <= std_logic_vector(unsigned(select_ln1496_34_fu_1353_p3) - unsigned(select_ln1371_7_fu_1384_p3));
    sub_ln703_25_fu_1410_p2 <= std_logic_vector(unsigned(select_ln1496_33_fu_1346_p3) - unsigned(select_ln1371_6_fu_1368_p3));
    sub_ln703_26_fu_1462_p2 <= std_logic_vector(unsigned(select_ln1496_36_fu_1423_p3) - unsigned(select_ln1371_9_fu_1454_p3));
    sub_ln703_27_fu_1480_p2 <= std_logic_vector(unsigned(select_ln1496_35_fu_1416_p3) - unsigned(select_ln1371_8_fu_1438_p3));
    sub_ln703_28_fu_1532_p2 <= std_logic_vector(unsigned(select_ln1496_38_fu_1493_p3) - unsigned(select_ln1371_11_fu_1524_p3));
    sub_ln703_29_fu_1550_p2 <= std_logic_vector(unsigned(select_ln1496_37_fu_1486_p3) - unsigned(select_ln1371_10_fu_1508_p3));
    sub_ln703_2_fu_396_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_328_p1) - unsigned(sext_ln1371_fu_384_p1));
    sub_ln703_30_fu_1600_p2 <= std_logic_vector(unsigned(select_ln1496_40_reg_2714) - unsigned(select_ln1371_13_fu_1593_p3));
    sub_ln703_31_fu_1615_p2 <= std_logic_vector(unsigned(select_ln1496_39_reg_2708) - unsigned(select_ln1371_12_fu_1586_p3));
    sub_ln703_32_fu_1666_p2 <= std_logic_vector(unsigned(select_ln1496_42_fu_1627_p3) - unsigned(select_ln1371_15_fu_1658_p3));
    sub_ln703_33_fu_1684_p2 <= std_logic_vector(unsigned(select_ln1496_41_fu_1620_p3) - unsigned(select_ln1371_14_fu_1642_p3));
    sub_ln703_34_fu_1736_p2 <= std_logic_vector(unsigned(select_ln1496_44_fu_1697_p3) - unsigned(select_ln1371_17_fu_1728_p3));
    sub_ln703_35_fu_1754_p2 <= std_logic_vector(unsigned(select_ln1496_43_fu_1690_p3) - unsigned(select_ln1371_16_fu_1712_p3));
    sub_ln703_36_fu_1806_p2 <= std_logic_vector(unsigned(select_ln1496_46_fu_1767_p3) - unsigned(select_ln1333_1_fu_1798_p3));
    sub_ln703_37_fu_1824_p2 <= std_logic_vector(unsigned(select_ln1496_45_fu_1760_p3) - unsigned(select_ln1333_fu_1782_p3));
    sub_ln703_38_fu_1876_p2 <= std_logic_vector(unsigned(select_ln1496_48_fu_1837_p3) - unsigned(select_ln1371_19_fu_1868_p3));
    sub_ln703_39_fu_1894_p2 <= std_logic_vector(unsigned(select_ln1496_47_fu_1830_p3) - unsigned(select_ln1371_18_fu_1852_p3));
    sub_ln703_3_fu_414_p2 <= std_logic_vector(unsigned(select_ln1496_3_fu_312_p3) - unsigned(zext_ln1371_1_fu_370_p1));
    sub_ln703_40_fu_1944_p2 <= std_logic_vector(unsigned(select_ln1496_50_reg_2736) - unsigned(select_ln1371_21_fu_1937_p3));
    sub_ln703_41_fu_1959_p2 <= std_logic_vector(unsigned(select_ln1496_49_reg_2730) - unsigned(select_ln1371_20_fu_1930_p3));
    sub_ln703_42_fu_2010_p2 <= std_logic_vector(unsigned(select_ln1496_52_fu_1971_p3) - unsigned(select_ln1371_23_fu_2002_p3));
    sub_ln703_43_fu_2028_p2 <= std_logic_vector(unsigned(select_ln1496_51_fu_1964_p3) - unsigned(select_ln1371_22_fu_1986_p3));
    sub_ln703_44_fu_2080_p2 <= std_logic_vector(unsigned(select_ln1496_54_fu_2041_p3) - unsigned(select_ln1371_25_fu_2072_p3));
    sub_ln703_45_fu_2098_p2 <= std_logic_vector(unsigned(select_ln1496_53_fu_2034_p3) - unsigned(select_ln1371_24_fu_2056_p3));
    sub_ln703_46_fu_2150_p2 <= std_logic_vector(unsigned(select_ln1496_56_fu_2111_p3) - unsigned(select_ln1371_27_fu_2142_p3));
    sub_ln703_47_fu_2168_p2 <= std_logic_vector(unsigned(select_ln1496_55_fu_2104_p3) - unsigned(select_ln1371_26_fu_2126_p3));
    sub_ln703_48_fu_2220_p2 <= std_logic_vector(unsigned(select_ln1496_58_fu_2181_p3) - unsigned(select_ln1371_29_fu_2212_p3));
    sub_ln703_49_fu_2238_p2 <= std_logic_vector(unsigned(select_ln1496_57_fu_2174_p3) - unsigned(select_ln1371_28_fu_2196_p3));
    sub_ln703_4_fu_500_p2 <= std_logic_vector(unsigned(select_ln1496_7_fu_428_p3) - unsigned(sext_ln1371_2_fu_488_p1));
    sub_ln703_50_fu_2288_p2 <= std_logic_vector(unsigned(select_ln1496_60_reg_2758) - unsigned(select_ln1371_31_fu_2281_p3));
    sub_ln703_51_fu_2303_p2 <= std_logic_vector(unsigned(select_ln1496_59_reg_2752) - unsigned(select_ln1371_30_fu_2274_p3));
    sub_ln703_52_fu_2354_p2 <= std_logic_vector(unsigned(select_ln1496_62_fu_2315_p3) - unsigned(select_ln1371_33_fu_2346_p3));
    sub_ln703_53_fu_2372_p2 <= std_logic_vector(unsigned(select_ln1496_61_fu_2308_p3) - unsigned(select_ln1371_32_fu_2330_p3));
    sub_ln703_54_fu_2424_p2 <= std_logic_vector(unsigned(select_ln1496_64_fu_2385_p3) - unsigned(select_ln1371_35_fu_2416_p3));
    sub_ln703_55_fu_2442_p2 <= std_logic_vector(unsigned(select_ln1496_63_fu_2378_p3) - unsigned(select_ln1371_34_fu_2400_p3));
    sub_ln703_56_fu_2494_p2 <= std_logic_vector(unsigned(select_ln1496_66_fu_2455_p3) - unsigned(select_ln1371_37_fu_2486_p3));
    sub_ln703_57_fu_2512_p2 <= std_logic_vector(unsigned(select_ln1496_65_fu_2448_p3) - unsigned(select_ln1371_36_fu_2470_p3));
    sub_ln703_58_fu_2564_p2 <= std_logic_vector(unsigned(select_ln1496_68_fu_2525_p3) - unsigned(select_ln1371_39_fu_2556_p3));
    sub_ln703_59_fu_2582_p2 <= std_logic_vector(unsigned(select_ln1496_67_fu_2518_p3) - unsigned(select_ln1371_38_fu_2540_p3));
    sub_ln703_5_fu_518_p2 <= std_logic_vector(unsigned(select_ln1496_6_fu_420_p3) - unsigned(sext_ln1371_1_fu_474_p1));
    sub_ln703_6_fu_604_p2 <= std_logic_vector(unsigned(select_ln1496_10_fu_532_p3) - unsigned(sext_ln1371_4_fu_592_p1));
    sub_ln703_7_fu_622_p2 <= std_logic_vector(unsigned(select_ln1496_9_fu_524_p3) - unsigned(sext_ln1371_3_fu_578_p1));
    sub_ln703_8_fu_714_p2 <= std_logic_vector(unsigned(select_ln1496_13_reg_2610) - unsigned(sext_ln1371_6_fu_711_p1));
    sub_ln703_9_fu_729_p2 <= std_logic_vector(unsigned(select_ln1496_12_reg_2604) - unsigned(sext_ln1371_5_fu_708_p1));
    sub_ln703_fu_288_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_220_p1) - unsigned(sext_ln1496_1_fu_276_p1));
    tmp_10_fu_540_p3 <= add_ln1496_5_fu_458_p2(11 downto 11);
    tmp_11_fu_596_p3 <= add_ln1496_7_fu_562_p2(11 downto 11);
    tmp_12_fu_644_p3 <= add_ln1496_7_fu_562_p2(11 downto 11);
    tmp_15_fu_794_p3 <= add_ln1496_11_fu_760_p2(11 downto 11);
    tmp_16_fu_842_p3 <= add_ln1496_11_fu_760_p2(11 downto 11);
    tmp_17_fu_898_p3 <= add_ln1496_13_fu_864_p2(11 downto 11);
    tmp_18_fu_946_p3 <= add_ln1496_13_fu_864_p2(11 downto 11);
    tmp_19_fu_1002_p3 <= add_ln1496_15_fu_968_p2(11 downto 11);
    tmp_1_fu_160_p3 <= add_ln24_fu_154_p2(11 downto 11);
    tmp_20_fu_1050_p3 <= add_ln1496_15_fu_968_p2(11 downto 11);
    tmp_21_fu_1106_p3 <= add_ln1496_17_fu_1072_p2(11 downto 11);
    tmp_22_fu_1154_p3 <= select_ln1496_28_fu_1146_p3(11 downto 11);
    tmp_23_fu_1170_p3 <= select_ln1496_27_fu_1138_p3(11 downto 11);
    tmp_26_fu_1290_p3 <= select_ln1496_32_fu_1283_p3(11 downto 11);
    tmp_27_fu_1306_p3 <= select_ln1496_31_fu_1276_p3(11 downto 11);
    tmp_28_fu_1360_p3 <= select_ln1496_34_fu_1353_p3(11 downto 11);
    tmp_29_fu_1376_p3 <= select_ln1496_33_fu_1346_p3(11 downto 11);
    tmp_2_fu_224_p3 <= add_ln24_fu_154_p2(11 downto 11);
    tmp_30_fu_1430_p3 <= select_ln1496_36_fu_1423_p3(11 downto 11);
    tmp_31_fu_1446_p3 <= select_ln1496_35_fu_1416_p3(11 downto 11);
    tmp_32_fu_1500_p3 <= select_ln1496_38_fu_1493_p3(11 downto 11);
    tmp_33_fu_1516_p3 <= select_ln1496_37_fu_1486_p3(11 downto 11);
    tmp_36_fu_1634_p3 <= select_ln1496_42_fu_1627_p3(11 downto 11);
    tmp_37_fu_1650_p3 <= select_ln1496_41_fu_1620_p3(11 downto 11);
    tmp_38_fu_1704_p3 <= select_ln1496_44_fu_1697_p3(11 downto 11);
    tmp_39_fu_1720_p3 <= select_ln1496_43_fu_1690_p3(11 downto 11);
    tmp_3_fu_266_p4 <= select_ln1496_fu_200_p3(10 downto 2);
    tmp_40_fu_1774_p3 <= select_ln1496_46_fu_1767_p3(11 downto 11);
    tmp_41_fu_1790_p3 <= select_ln1496_45_fu_1760_p3(11 downto 11);
    tmp_42_fu_1844_p3 <= select_ln1496_48_fu_1837_p3(11 downto 11);
    tmp_43_fu_1860_p3 <= select_ln1496_47_fu_1830_p3(11 downto 11);
    tmp_46_fu_1978_p3 <= select_ln1496_52_fu_1971_p3(11 downto 11);
    tmp_47_fu_1994_p3 <= select_ln1496_51_fu_1964_p3(11 downto 11);
    tmp_48_fu_2048_p3 <= select_ln1496_54_fu_2041_p3(11 downto 11);
    tmp_49_fu_2064_p3 <= select_ln1496_53_fu_2034_p3(11 downto 11);
    tmp_4_fu_280_p3 <= add_ln1496_1_fu_246_p2(11 downto 11);
    tmp_50_fu_2118_p3 <= select_ln1496_56_fu_2111_p3(11 downto 11);
    tmp_51_fu_2134_p3 <= select_ln1496_55_fu_2104_p3(11 downto 11);
    tmp_52_fu_2188_p3 <= select_ln1496_58_fu_2181_p3(11 downto 11);
    tmp_53_fu_2204_p3 <= select_ln1496_57_fu_2174_p3(11 downto 11);
    tmp_56_fu_2322_p3 <= select_ln1496_62_fu_2315_p3(11 downto 11);
    tmp_57_fu_2338_p3 <= select_ln1496_61_fu_2308_p3(11 downto 11);
    tmp_58_fu_2392_p3 <= select_ln1496_64_fu_2385_p3(11 downto 11);
    tmp_59_fu_2408_p3 <= select_ln1496_63_fu_2378_p3(11 downto 11);
    tmp_5_fu_332_p3 <= add_ln1496_1_fu_246_p2(11 downto 11);
    tmp_60_fu_2462_p3 <= select_ln1496_66_fu_2455_p3(11 downto 11);
    tmp_61_fu_2478_p3 <= select_ln1496_65_fu_2448_p3(11 downto 11);
    tmp_62_fu_2532_p3 <= select_ln1496_68_fu_2525_p3(11 downto 11);
    tmp_63_fu_2548_p3 <= select_ln1496_67_fu_2518_p3(11 downto 11);
    tmp_6_fu_360_p4 <= select_ln1496_4_fu_320_p3(10 downto 3);
    tmp_7_fu_388_p3 <= add_ln1496_3_fu_354_p2(11 downto 11);
    tmp_8_fu_436_p3 <= add_ln1496_3_fu_354_p2(11 downto 11);
    tmp_9_fu_492_p3 <= add_ln1496_5_fu_458_p2(11 downto 11);
    tmp_fu_138_p3 <= theta_V(11 downto 11);
    trunc_ln1333_10_fu_884_p4 <= select_ln1496_18_fu_826_p3(11 downto 8);
    trunc_ln1333_11_fu_974_p4 <= select_ln1496_22_fu_938_p3(11 downto 9);
    trunc_ln1333_12_fu_988_p4 <= select_ln1496_21_fu_930_p3(11 downto 9);
    trunc_ln1333_13_fu_1078_p4 <= select_ln1496_25_fu_1042_p3(11 downto 10);
    trunc_ln1333_14_fu_1092_p4 <= select_ln1496_24_fu_1034_p3(11 downto 10);
    trunc_ln1333_1_fu_870_p4 <= select_ln1496_19_fu_834_p3(11 downto 8);
    trunc_ln1333_2_fu_374_p4 <= select_ln1496_3_fu_312_p3(11 downto 3);
    trunc_ln1333_3_fu_464_p4 <= select_ln1496_7_fu_428_p3(11 downto 4);
    trunc_ln1333_4_fu_478_p4 <= select_ln1496_6_fu_420_p3(11 downto 4);
    trunc_ln1333_5_fu_568_p4 <= select_ln1496_10_fu_532_p3(11 downto 5);
    trunc_ln1333_6_fu_582_p4 <= select_ln1496_9_fu_524_p3(11 downto 5);
    trunc_ln1333_9_fu_766_p4 <= select_ln1496_16_fu_741_p3(11 downto 7);
    trunc_ln1333_s_fu_780_p4 <= select_ln1496_15_fu_734_p3(11 downto 7);
    zext_ln1371_1_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_360_p4),12));
    zext_ln1371_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_252_p4),12));
    zext_ln1496_1_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1496_4_fu_320_p3),12));
    zext_ln1496_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1496_1_fu_212_p3),11));
end behav;
