==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.129 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.43 seconds. CPU system time: 2.78 seconds. Elapsed time: 20.12 seconds; current allocated memory: 760.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'KERN_I' (conv_7x7.cpp:51:21) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:55:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int) (.66)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'conv_bias_buf_ping'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (tiled_conv.cpp:47:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'conv_bias_buf_pong'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (tiled_conv.cpp:50:9)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 1. (tiled_conv.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_ping': Complete partitioning on dimension 3. (tiled_conv.cpp:36:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_pong': Complete partitioning on dimension 3. (tiled_conv.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. (tiled_conv.cpp:42:10)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_bias' with compact=none mode in 16-bits (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:91:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.5 seconds. CPU system time: 0.87 seconds. Elapsed time: 6.72 seconds; current allocated memory: 760.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 771.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 788.270 MB.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WIDTH' (conv_7x7.cpp:38) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WIDTH' (conv_7x7.cpp:38) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'KERNEL' (conv_7x7.cpp:41) in function 'conv_7x7' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (conv_7x7.cpp:48) in function 'conv_7x7' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (utils.cpp:13:13)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 837.145 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_DEPTH' (tiled_conv.cpp:75:21) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:35:21) in function 'conv_7x7'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:49:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:134:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:134:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.72 seconds; current allocated memory: 933.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
WARNING: [SYN 201-103] Legalizing function name 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1' to 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1' to 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 937.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 937.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 938.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 938.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 938.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 938.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 938.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 938.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7_Pipeline_HEIGHT_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HEIGHT_WIDTH'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_1', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_3', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_5', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_7', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_37', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_45', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_47', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 51, loop 'HEIGHT_WIDTH'
WARNING: [HLS 200-871] Estimated clock period (8.691ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' consists of the following:	'mul' operation of DSP[2930] ('mul_ln1393_134') [2929]  (3.36 ns)
	'add' operation of DSP[2930] ('add_ln1393_134') [2930]  (0 ns)
	'add' operation of DSP[2935] ('add_ln1393_135') [2935]  (0 ns)
	'add' operation of DSP[2940] ('add_ln1393_136') [2940]  (0 ns)
	'add' operation of DSP[2945] ('add_ln1393_137') [2945]  (0 ns)
	'add' operation of DSP[2950] ('add_ln1393_138') [2950]  (0 ns)
	'add' operation of DSP[2955] ('add_ln1393_139') [2955]  (0 ns)
	'add' operation of DSP[2960] ('add_ln1393_140') [2960]  (0 ns)
	'add' operation of DSP[2965] ('add_ln1393_141') [2965]  (0 ns)
	'add' operation of DSP[2970] ('add_ln1393_142') [2970]  (0 ns)
	'add' operation of DSP[2975] ('add_ln1393_143') [2975]  (0 ns)
	'add' operation of DSP[2980] ('add_ln1393_144') [2980]  (0 ns)
	'add' operation of DSP[2985] ('add_ln1393_145') [2985]  (0 ns)
	'add' operation ('add_ln859') [2987]  (2.08 ns)
	'store' operation ('Y_buf_0_addr_write_ln859') of variable 'add_ln859' on array 'Y_buf_0' [2988]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.18 seconds; current allocated memory: 996.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.21 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 996.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 996.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 996.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 996.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_layer_params_from_DRAM_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 996.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7_Pipeline_HEIGHT_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_7x7_Pipeline_HEIGHT_WIDTH' pipeline 'HEIGHT_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_7x7_Pipeline_HEIGHT_WIDTH' is 17145 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_1_1': 584 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7_Pipeline_HEIGHT_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.72 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_3s_11_1_1': 1 instance(s).
