// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "04/09/2019 19:36:48"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          Main
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Main_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [7:0] CD_inData;
reg DMX_inData;
reg [7:0] MUX_inData;
reg [2:0] addr;
// wires                                               
wire [2:0] CD_outData;
wire [7:0] DMX_outData;
wire MUX_outData;

// assign statements (if any)                          
Main i1 (
// port map - connection between master ports and signals/registers   
	.CD_inData(CD_inData),
	.CD_outData(CD_outData),
	.DMX_inData(DMX_inData),
	.DMX_outData(DMX_outData),
	.MUX_inData(MUX_inData),
	.MUX_outData(MUX_outData),
	.addr(addr)
);
initial 
begin 
#1000000 $finish;
end 
// CD_inData[ 7 ]
initial
begin
	CD_inData[7] = 1'b0;
	CD_inData[7] = #680000 1'b1;
	CD_inData[7] = #160000 1'b0;
end 
// CD_inData[ 6 ]
initial
begin
	CD_inData[6] = 1'b0;
end 
// CD_inData[ 5 ]
initial
begin
	CD_inData[5] = 1'b0;
	CD_inData[5] = #840000 1'b1;
	CD_inData[5] = #150000 1'b0;
end 
// CD_inData[ 4 ]
initial
begin
	CD_inData[4] = 1'b0;
end 
// CD_inData[ 3 ]
initial
begin
	CD_inData[3] = 1'b0;
	CD_inData[3] = #510000 1'b1;
	CD_inData[3] = #170000 1'b0;
end 
// CD_inData[ 2 ]
initial
begin
	CD_inData[2] = 1'b0;
	CD_inData[2] = #330000 1'b1;
	CD_inData[2] = #180000 1'b0;
end 
// CD_inData[ 1 ]
initial
begin
	CD_inData[1] = 1'b0;
	CD_inData[1] = #160000 1'b1;
	CD_inData[1] = #170000 1'b0;
end 
// CD_inData[ 0 ]
initial
begin
	CD_inData[0] = 1'b1;
	CD_inData[0] = #160000 1'b0;
end 

// DMX_inData
initial
begin
	DMX_inData = 1'b0;
end 
// MUX_inData[ 7 ]
initial
begin
	MUX_inData[7] = 1'b0;
end 
// MUX_inData[ 6 ]
initial
begin
	MUX_inData[6] = 1'b0;
end 
// MUX_inData[ 5 ]
initial
begin
	MUX_inData[5] = 1'b0;
end 
// MUX_inData[ 4 ]
initial
begin
	MUX_inData[4] = 1'b0;
end 
// MUX_inData[ 3 ]
initial
begin
	MUX_inData[3] = 1'b0;
end 
// MUX_inData[ 2 ]
initial
begin
	MUX_inData[2] = 1'b0;
end 
// MUX_inData[ 1 ]
initial
begin
	MUX_inData[1] = 1'b0;
end 
// MUX_inData[ 0 ]
initial
begin
	MUX_inData[0] = 1'b0;
end 
// addr[ 2 ]
initial
begin
	addr[2] = 1'b0;
end 
// addr[ 1 ]
initial
begin
	addr[1] = 1'b0;
end 
// addr[ 0 ]
initial
begin
	addr[0] = 1'b0;
end 
endmodule

