(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (NP (DT the) (NN program) (NN control) (NN unit)) (PP (IN of) (NP (DT an) (JJ embedded) (NNP RISC) (NN processor)))) (VP (VBZ is) (VP (VBN enhanced) (PP (IN with) (NP (NP (DT a) (JJ novel) (JJ zero-overhead) (NN loop) (NN controller)) (PRN (-LRB- -LRB-) (NP (NNP ZOLC)) (-RRB- -RRB-)) (VP (VBG supporting) (NP (NP (JJ arbitrary) (NN loop) (NNS structures)) (PP (IN with) (NP (JJ multiple-entry/exit) (NNS nodes))))))))) (. .))
(S (NP (DT The) (NNP ZOLC)) (VP (VBZ has) (VP (VBN been) (VP (VBN incorporated) (PP (TO to) (NP (DT an) (JJ open) (NNP RISC) (NN processor) (NN core))) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (DT the) (VBN proposed) (NN unit))) (PP (IN for) (NP (NP (JJ alternative) (NNS configurations)) (PP (IN of) (NP (DT the) (VBN selected) (NN processor)))))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN proven) (SBAR (IN that) (S (NP (NP (NN speed) (NNS improvements)) (PP (IN of) (NP (NP (CD 8.4) (NN %)) (TO to) (NP (CD 48.2) (NN %))))) (VP (VBP are) (ADJP (JJ feasible)) (PP (IN for) (NP (DT the) (JJ used) (NNS benchmarks)))))))) (. .))
