-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity substring is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    str_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_0_ce0 : OUT STD_LOGIC;
    str_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_1_ce0 : OUT STD_LOGIC;
    str_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_2_ce0 : OUT STD_LOGIC;
    str_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_3_ce0 : OUT STD_LOGIC;
    str_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_4_ce0 : OUT STD_LOGIC;
    str_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_5_ce0 : OUT STD_LOGIC;
    str_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_6_ce0 : OUT STD_LOGIC;
    str_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    str_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    str_7_ce0 : OUT STD_LOGIC;
    str_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of substring is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "substring_substring,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.956000,HLS_SYN_LAT=98343,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1959,HLS_SYN_LUT=4431,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start : STD_LOGIC;
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done : STD_LOGIC;
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_idle : STD_LOGIC;
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_ready : STD_LOGIC;
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0 : STD_LOGIC;
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out_ap_vld : STD_LOGIC;
    signal grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal add_ln168_1_fu_182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln168_fu_176_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln168_4_fu_200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln168_3_fu_194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln168_5_fu_206_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln168_2_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component substring_substring_Pipeline_loop_0_VITIS_LOOP_31_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_0_ce0 : OUT STD_LOGIC;
        str_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_1_ce0 : OUT STD_LOGIC;
        str_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_0_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_0_11_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_1_VITIS_LOOP_49_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_1_ce0 : OUT STD_LOGIC;
        str_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_2_ce0 : OUT STD_LOGIC;
        str_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_1_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_1_12_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_2_VITIS_LOOP_67_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_2_ce0 : OUT STD_LOGIC;
        str_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_3_ce0 : OUT STD_LOGIC;
        str_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_2_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_2_13_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_3_VITIS_LOOP_85_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_3_ce0 : OUT STD_LOGIC;
        str_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_4_ce0 : OUT STD_LOGIC;
        str_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_3_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_3_14_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_4_VITIS_LOOP_103_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_4_ce0 : OUT STD_LOGIC;
        str_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_5_ce0 : OUT STD_LOGIC;
        str_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_4_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_4_15_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_5_VITIS_LOOP_121_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_5_ce0 : OUT STD_LOGIC;
        str_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_6_ce0 : OUT STD_LOGIC;
        str_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_5_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_5_16_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_6_VITIS_LOOP_139_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_6_ce0 : OUT STD_LOGIC;
        str_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        str_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_7_ce0 : OUT STD_LOGIC;
        str_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_6_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_6_17_out_ap_vld : OUT STD_LOGIC );
    end component;


    component substring_substring_Pipeline_loop_7_VITIS_LOOP_157_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        str_7_ce0 : OUT STD_LOGIC;
        str_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_7_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_7_18_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82 : component substring_substring_Pipeline_loop_0_VITIS_LOOP_31_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start,
        ap_done => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done,
        ap_idle => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_ready,
        str_0_address0 => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_address0,
        str_0_ce0 => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_ce0,
        str_0_q0 => str_0_q0,
        str_1_address0 => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0,
        str_1_ce0 => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0,
        str_1_q0 => str_1_q0,
        s_0_11_out => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out,
        s_0_11_out_ap_vld => grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out_ap_vld);

    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91 : component substring_substring_Pipeline_loop_1_VITIS_LOOP_49_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start,
        ap_done => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done,
        ap_idle => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_ready,
        str_1_address0 => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0,
        str_1_ce0 => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0,
        str_1_q0 => str_1_q0,
        str_2_address0 => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0,
        str_2_ce0 => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0,
        str_2_q0 => str_2_q0,
        s_1_12_out => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out,
        s_1_12_out_ap_vld => grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out_ap_vld);

    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100 : component substring_substring_Pipeline_loop_2_VITIS_LOOP_67_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start,
        ap_done => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done,
        ap_idle => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_ready,
        str_2_address0 => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0,
        str_2_ce0 => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0,
        str_2_q0 => str_2_q0,
        str_3_address0 => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0,
        str_3_ce0 => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0,
        str_3_q0 => str_3_q0,
        s_2_13_out => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out,
        s_2_13_out_ap_vld => grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out_ap_vld);

    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109 : component substring_substring_Pipeline_loop_3_VITIS_LOOP_85_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start,
        ap_done => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done,
        ap_idle => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_ready,
        str_3_address0 => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0,
        str_3_ce0 => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0,
        str_3_q0 => str_3_q0,
        str_4_address0 => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0,
        str_4_ce0 => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0,
        str_4_q0 => str_4_q0,
        s_3_14_out => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out,
        s_3_14_out_ap_vld => grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out_ap_vld);

    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118 : component substring_substring_Pipeline_loop_4_VITIS_LOOP_103_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start,
        ap_done => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done,
        ap_idle => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_ready,
        str_4_address0 => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0,
        str_4_ce0 => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0,
        str_4_q0 => str_4_q0,
        str_5_address0 => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0,
        str_5_ce0 => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0,
        str_5_q0 => str_5_q0,
        s_4_15_out => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out,
        s_4_15_out_ap_vld => grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out_ap_vld);

    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127 : component substring_substring_Pipeline_loop_5_VITIS_LOOP_121_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start,
        ap_done => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done,
        ap_idle => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_ready,
        str_5_address0 => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0,
        str_5_ce0 => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0,
        str_5_q0 => str_5_q0,
        str_6_address0 => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0,
        str_6_ce0 => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0,
        str_6_q0 => str_6_q0,
        s_5_16_out => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out,
        s_5_16_out_ap_vld => grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out_ap_vld);

    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136 : component substring_substring_Pipeline_loop_6_VITIS_LOOP_139_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start,
        ap_done => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done,
        ap_idle => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_ready,
        str_6_address0 => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0,
        str_6_ce0 => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0,
        str_6_q0 => str_6_q0,
        str_7_address0 => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0,
        str_7_ce0 => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0,
        str_7_q0 => str_7_q0,
        s_6_17_out => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out,
        s_6_17_out_ap_vld => grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out_ap_vld);

    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145 : component substring_substring_Pipeline_loop_7_VITIS_LOOP_157_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start,
        ap_done => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done,
        ap_idle => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_idle,
        ap_ready => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_ready,
        str_7_address0 => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0,
        str_7_ce0 => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0,
        str_7_q0 => str_7_q0,
        s_7_18_out => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out,
        s_7_18_out_ap_vld => grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done, grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done, grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done, grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done, grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done, grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done, grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done, grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln168_1_fu_182_p2 <= std_logic_vector(unsigned(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out) + unsigned(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out));
    add_ln168_2_fu_188_p2 <= std_logic_vector(unsigned(add_ln168_1_fu_182_p2) + unsigned(add_ln168_fu_176_p2));
    add_ln168_3_fu_194_p2 <= std_logic_vector(unsigned(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out) + unsigned(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out));
    add_ln168_4_fu_200_p2 <= std_logic_vector(unsigned(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out) + unsigned(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out));
    add_ln168_5_fu_206_p2 <= std_logic_vector(unsigned(add_ln168_4_fu_200_p2) + unsigned(add_ln168_3_fu_194_p2));
    add_ln168_fu_176_p2 <= std_logic_vector(unsigned(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out) + unsigned(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done)
    begin
        if ((grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(unsigned(add_ln168_5_fu_206_p2) + unsigned(add_ln168_2_fu_188_p2));
    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start <= grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg;
    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start <= grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg;
    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start <= grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg;
    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start <= grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg;
    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start <= grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg;
    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start <= grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg;
    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start <= grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg;
    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start <= grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg;
    str_0_address0 <= grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_address0;
    str_0_ce0 <= grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_ce0;

    str_1_address0_assign_proc : process(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0, grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            str_1_address0 <= grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            str_1_address0 <= grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0;
        else 
            str_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_1_ce0_assign_proc : process(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0, grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            str_1_ce0 <= grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            str_1_ce0 <= grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0;
        else 
            str_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    str_2_address0_assign_proc : process(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0, grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            str_2_address0 <= grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            str_2_address0 <= grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0;
        else 
            str_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_2_ce0_assign_proc : process(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0, grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            str_2_ce0 <= grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            str_2_ce0 <= grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0;
        else 
            str_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    str_3_address0_assign_proc : process(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0, grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            str_3_address0 <= grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            str_3_address0 <= grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0;
        else 
            str_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_3_ce0_assign_proc : process(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0, grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            str_3_ce0 <= grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            str_3_ce0 <= grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0;
        else 
            str_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    str_4_address0_assign_proc : process(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0, grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            str_4_address0 <= grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            str_4_address0 <= grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0;
        else 
            str_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_4_ce0_assign_proc : process(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0, grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            str_4_ce0 <= grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            str_4_ce0 <= grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0;
        else 
            str_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    str_5_address0_assign_proc : process(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0, grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            str_5_address0 <= grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            str_5_address0 <= grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0;
        else 
            str_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_5_ce0_assign_proc : process(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0, grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            str_5_ce0 <= grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            str_5_ce0 <= grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0;
        else 
            str_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    str_6_address0_assign_proc : process(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0, grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            str_6_address0 <= grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            str_6_address0 <= grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0;
        else 
            str_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_6_ce0_assign_proc : process(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0, grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            str_6_ce0 <= grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            str_6_ce0 <= grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0;
        else 
            str_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    str_7_address0_assign_proc : process(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0, grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            str_7_address0 <= grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            str_7_address0 <= grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0;
        else 
            str_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    str_7_ce0_assign_proc : process(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0, grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            str_7_ce0 <= grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            str_7_ce0 <= grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0;
        else 
            str_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
