#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jun 20 07:48:40 2025
# Process ID: 17320
# Current directory: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24388 D:\project\FPGA\doc\FPGA_SIKWON\0619\PWM_2021\PWM.xpr
# Log file: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/vivado.log
# Journal file: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.969 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 08:25:48 2025...
