/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [5:0] _01_;
  reg [3:0] _02_;
  reg [2:0] _03_;
  wire [14:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [22:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [33:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [22:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= in_data[21:13];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= in_data[71:68];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_6z[26:21];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_0z[13:11];
  assign celloutsig_1_18z = celloutsig_1_16z[14:6] / { 1'h1, celloutsig_1_2z[4:2], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_8z / { 1'h1, celloutsig_1_8z[5:1], in_data[96] };
  assign celloutsig_0_8z = in_data[88:74] / { 1'h1, _02_[0], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_11z = in_data[20:16] / { 1'h1, _00_[7:4] };
  assign celloutsig_0_12z = { celloutsig_0_11z[3:0], celloutsig_0_3z, _02_ } / { 1'h1, celloutsig_0_6z[18:16], celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_4z[13:8] / { 1'h1, celloutsig_0_2z[15:14], celloutsig_0_13z };
  assign celloutsig_0_17z = celloutsig_0_9z[11:2] / { 1'h1, celloutsig_0_2z[9:1] };
  assign celloutsig_0_22z = celloutsig_0_5z[3:1] / { 1'h1, celloutsig_0_12z[9:8] };
  assign celloutsig_1_3z = { in_data[164:163], _03_ } / { 1'h1, in_data[166:163] };
  assign celloutsig_1_4z = { celloutsig_1_0z[10], celloutsig_1_3z } / { 1'h1, in_data[104:100] };
  assign celloutsig_1_10z = { celloutsig_1_0z[13:12], celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[19:10] };
  assign celloutsig_1_14z = { celloutsig_1_0z[17:6], celloutsig_1_10z } % { 1'h1, celloutsig_1_0z[9:1], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_15z = celloutsig_1_14z[15:4] % { 1'h1, in_data[188:178] };
  assign celloutsig_1_16z = { celloutsig_1_2z[5:2], celloutsig_1_15z } % { 1'h1, in_data[103:101], celloutsig_1_15z[11:1], in_data[96] };
  assign celloutsig_0_5z = { celloutsig_0_0z[11:9], _02_ } % { 1'h1, celloutsig_0_0z[5:0] };
  assign celloutsig_0_7z = celloutsig_0_2z[7:2] % { 1'h1, celloutsig_0_0z[5], _02_ };
  assign celloutsig_0_18z = celloutsig_0_15z[3:0] % { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_0_21z = celloutsig_0_8z[13:5] % { 1'h1, celloutsig_0_18z[2:1], _01_ };
  assign celloutsig_1_2z = in_data[180:175] % { 1'h1, _03_[1:0], _03_ };
  assign celloutsig_1_8z = { celloutsig_1_2z[0], celloutsig_1_4z } % { 1'h1, _03_[0], celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[114:110], celloutsig_1_7z } % { 1'h1, celloutsig_1_0z[12:6] };
  assign celloutsig_0_0z = - in_data[67:53];
  assign celloutsig_0_3z = - celloutsig_0_0z[9:7];
  assign celloutsig_0_4z = - { in_data[70:60], celloutsig_0_3z, _02_ };
  assign celloutsig_0_6z = - { celloutsig_0_4z[16:4], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_9z = - celloutsig_0_2z[19:8];
  assign celloutsig_0_13z = - celloutsig_0_0z[5:3];
  assign celloutsig_1_0z = - in_data[144:124];
  assign celloutsig_0_2z = - { in_data[9:6], _02_, celloutsig_0_0z };
  assign celloutsig_1_7z = - celloutsig_1_4z[3:1];
  assign { out_data[136:128], out_data[102:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
