{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602265628344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602265628344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  9 14:47:08 2020 " "Processing started: Fri Oct  9 14:47:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602265628344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265628344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ram8 -c Ram8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ram8 -c Ram8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265628344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602265628543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602265628543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-rtl " "Found design unit 1: DMux2Way-rtl" {  } { { "../../B-LogicaCombinacional/src/DMux2Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637450 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../B-LogicaCombinacional/src/DMux2Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../../B-LogicaCombinacional/src/Mux2Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../B-LogicaCombinacional/src/Mux2Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-arch " "Found design unit 1: Mux8Way16-arch" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/TopLevel.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637451 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/TopLevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "Register64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "Register64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-arch " "Found design unit 1: Ram64-arch" {  } { { "Ram64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "Ram64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-arch " "Found design unit 1: Ram512-arch" {  } { { "Ram512.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "Ram512.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "Register16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/PC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637453 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/PC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryDigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryDigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637453 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4K-arch " "Found design unit 1: Ram4K-arch" {  } { { "Ram4K.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "Ram4K.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "Register8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637455 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "Register32.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-arch " "Found design unit 1: Ram8-arch" {  } { { "Ram8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "Ram8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-arch " "Found design unit 1: DMux8Way-arch" {  } { { "../../B-LogicaCombinacional/src/DMux8Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637457 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../B-LogicaCombinacional/src/DMux8Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265637457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ram8 " "Elaborating entity \"Ram8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602265637501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:r0 " "Elaborating entity \"Register16\" for hierarchy \"Register16:r0\"" {  } { { "Ram8.vhd" "r0" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register16:r0\|Register8:u0 " "Elaborating entity \"Register8\" for hierarchy \"Register16:r0\|Register8:u0\"" {  } { { "Register16.vhd" "u0" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register16:r0\|Register8:u0\|BinaryDigit:u0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register16:r0\|Register8:u0\|BinaryDigit:u0\"" {  } { { "Register8.vhd" "u0" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Register16:r0\|Register8:u0\|BinaryDigit:u0\|Mux2Way:c1 " "Elaborating entity \"Mux2Way\" for hierarchy \"Register16:r0\|Register8:u0\|BinaryDigit:u0\|Mux2Way:c1\"" {  } { { "BinaryDigit.vhd" "c1" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register16:r0\|Register8:u0\|BinaryDigit:u0\|FlipFlopD:c2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register16:r0\|Register8:u0\|BinaryDigit:u0\|FlipFlopD:c2\"" {  } { { "BinaryDigit.vhd" "c2" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8Way16 Mux8Way16:m1 " "Elaborating entity \"Mux8Way16\" for hierarchy \"Mux8Way16:m1\"" {  } { { "Ram8.vhd" "m1" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637605 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[0\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[1\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[2\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[3\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[4\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[5\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[6\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[7\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[8\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[9\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[10\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[11\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[12\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[13\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[14\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Mux8Way16.vhd(20) " "Inferred latch for \"q\[15\]\" at Mux8Way16.vhd(20)" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 "|Ram8|Mux8Way16:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMux8Way DMux8Way:d1 " "Elaborating entity \"DMux8Way\" for hierarchy \"DMux8Way:d1\"" {  } { { "Ram8.vhd" "d1" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265637606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[0\] " "LATCH primitive \"Mux8Way16:m1\|q\[0\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[1\] " "LATCH primitive \"Mux8Way16:m1\|q\[1\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[2\] " "LATCH primitive \"Mux8Way16:m1\|q\[2\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[3\] " "LATCH primitive \"Mux8Way16:m1\|q\[3\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[4\] " "LATCH primitive \"Mux8Way16:m1\|q\[4\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[5\] " "LATCH primitive \"Mux8Way16:m1\|q\[5\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[6\] " "LATCH primitive \"Mux8Way16:m1\|q\[6\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[7\] " "LATCH primitive \"Mux8Way16:m1\|q\[7\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[8\] " "LATCH primitive \"Mux8Way16:m1\|q\[8\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[9\] " "LATCH primitive \"Mux8Way16:m1\|q\[9\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[10\] " "LATCH primitive \"Mux8Way16:m1\|q\[10\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[11\] " "LATCH primitive \"Mux8Way16:m1\|q\[11\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[12\] " "LATCH primitive \"Mux8Way16:m1\|q\[12\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[13\] " "LATCH primitive \"Mux8Way16:m1\|q\[13\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[14\] " "LATCH primitive \"Mux8Way16:m1\|q\[14\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8Way16:m1\|q\[15\] " "LATCH primitive \"Mux8Way16:m1\|q\[15\]\" is permanently enabled" {  } { { "../../B-LogicaCombinacional/src/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602265637940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602265638248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602265638524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265638524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602265638562 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602265638562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602265638562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602265638562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602265638569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  9 14:47:18 2020 " "Processing ended: Fri Oct  9 14:47:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602265638569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602265638569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602265638569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265638569 ""}
