
*** Running vivado
    with args -log dbg_ila.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_ila.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dbg_ila.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 384.043 ; gain = 174.480
INFO: [Synth 8-638] synthesizing module 'dbg_ila' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'dbg_ila' (46#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 683.020 ; gain = 473.457
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 683.020 ; gain = 473.457
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 805.367 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |CFGLUT5  |    65|
|3     |LUT1     |    10|
|4     |LUT2     |    43|
|5     |LUT3     |    79|
|6     |LUT4     |    66|
|7     |LUT5     |   101|
|8     |LUT6     |   269|
|9     |MUXF7    |     1|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |    69|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1040|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 805.367 ; gain = 595.805
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 805.367 ; gain = 516.629
