//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : Vincent on 18/01/24 13:19
//
//
module testbench;
	reg [0:7] indata_array;
	wire [1:0]bench_in1;
	wire [5:0]bench_in2;
	wire [3:0]bench_out1;



	assign bench_in1 = indata_array[0:1];
	assign bench_in2 = indata_array[2:7];

	always
	begin
		#5  indata_array = $random;
	end

	test_with_param inst(
        .in1(bench_in1), 
        .in2(bench_in2), 
        .out1(bench_out1)
    );

	initial
	begin
		$monitor($time, " in1 = %b , in2 = %b , out1 = %b  ",
			bench_in1, bench_in2, bench_out1);
	end

	initial
	begin
		#500 $finish;
	end

endmodule
