{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590733060458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590733060460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 14:17:40 2020 " "Processing started: Fri May 29 14:17:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590733060460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590733060460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off showall -c showall " "Command: quartus_map --read_settings_files=on --write_settings_files=off showall -c showall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590733060460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590733061955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DigChoose.v(11) " "Verilog HDL information at DigChoose.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1590733062098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/digchoose/digchoose.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/digchoose/digchoose.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigChoose " "Found entity 1: DigChoose" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590733062100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590733062100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/show/show.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/show/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "../show/show.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/show/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590733062107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590733062107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showall.v 1 1 " "Found 1 design units, including 1 entities, in source file showall.v" { { "Info" "ISGN_ENTITY_NAME" "1 showall " "Found entity 1: showall" {  } { { "showall.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590733062115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590733062115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showall_test.v 1 1 " "Found 1 design units, including 1 entities, in source file showall_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 showall_test " "Found entity 1: showall_test" {  } { { "showall_test.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590733062123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590733062123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "showall " "Elaborating entity \"showall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590733062876 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOut showall.v(13) " "Verilog HDL Always Construct warning at showall.v(13): variable \"ALUOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "showall.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1590733062877 "|showall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigChoose DigChoose:dc " "Elaborating entity \"DigChoose\" for hierarchy \"DigChoose:dc\"" {  } { { "showall.v" "dc" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590733062916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DigChoose.v(28) " "Verilog HDL assignment warning at DigChoose.v(28): truncated value with size 32 to match size of target (5)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590733062917 "|showall|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 DigChoose.v(33) " "Verilog HDL assignment warning at DigChoose.v(33): truncated value with size 8 to match size of target (5)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590733062917 "|showall|DigChoose:dc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DigChoose.v(14) " "Verilog HDL Case Statement information at DigChoose.v(14): all case item expressions in this case statement are onehot" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1590733062917 "|showall|DigChoose:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:sh " "Elaborating entity \"show\" for hierarchy \"show:sh\"" {  } { { "showall.v" "sh" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590733062944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/output_files/showall.map.smsg " "Generated suppressed messages file C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/output_files/showall.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1590733063753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590733064227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590733064227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590733065459 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590733065459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590733065459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590733065459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590733065517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 14:17:45 2020 " "Processing ended: Fri May 29 14:17:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590733065517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590733065517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590733065517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590733065517 ""}
