<module name="HSI_PORTS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HST_ID_P1" acronym="HST_ID_P1" offset="0x0" width="32" description="legacy identification on port 1">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="TI Internal Data" description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HST_MODE_P1" acronym="HST_MODE_P1" offset="0x4" width="32" description="Defines operation mode and data flow on port 1">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CTRL" width="1" begin="4" end="4" resetval="0" description="Wake control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAKE_CTRL_0" description="software control"/>
      <bitenum value="1" id="1" token="WAKE_CTRL_1" description="automatic control"/>
    </bitfield>
    <bitfield id="FLOW_VAL" width="2" begin="3" end="2" resetval="0x0" description="Flow" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FLOW_VAL_0" description="synchronized"/>
      <bitenum value="1" id="1" token="FLOW_VAL_1" description="pipelined"/>
      <bitenum value="2" id="2" token="FLOW_VAL_2" description="real-time"/>
    </bitfield>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_VAL_0" description="sleep"/>
      <bitenum value="1" id="1" token="MODE_VAL_1" description="stream"/>
      <bitenum value="3" id="3" token="MODE_VAL_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_VAL_2" description="frame"/>
    </bitfield>
  </register>
  <register id="HST_FRAMESIZE_P1" acronym="HST_FRAMESIZE_P1" offset="0x8" width="32" description="This register is provided for legacy and possible future extension of protocol. Returns 0x1f">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="In the current implementation it must be always written 31, meaning the frame payload size is 32 bit." range="" rwaccess="R">
      <bitenum value="31" id="31" token="SIZE_VAL_31_r" description="only possible value"/>
    </bitfield>
  </register>
  <register id="HST_TXSTATE_P1" acronym="HST_TXSTATE_P1" offset="0xC" width="32" description="Define the state of the transmitter on port 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXSTATEVAL" width="3" begin="2" end="0" resetval="0x0" description="State of the transmitter" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TXSTATEVAL_0_r" description="idle"/>
      <bitenum value="1" id="1" token="TXSTATEVAL_1_r" description="wait"/>
      <bitenum value="2" id="2" token="TXSTATEVAL_2_r" description="transmit"/>
      <bitenum value="3" id="3" token="TXSTATEVAL_3_r" description="start"/>
      <bitenum value="4" id="4" token="TXSTATEVAL_4_r" description="break"/>
      <bitenum value="5" id="5" token="TXSTATEVAL_5_r" description="reserved"/>
      <bitenum value="6" id="6" token="TXSTATEVAL_6_r" description="reserved"/>
      <bitenum value="7" id="7" token="TXSTATEVAL_7_r" description="reserved"/>
    </bitfield>
  </register>
  <register id="HST_BUFSTATE_P1" acronym="HST_BUFSTATE_P1" offset="0x10" width="32" description="Transmitter state for FIFO 0..7Each bit gives the state of transmit FIFOs:0x1 FIFO full0x0 FIFO not full">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of transmit buffer register:0x0: buffer is not full0x1: buffer is full" range="" rwaccess="R"/>
  </register>
  <register id="HST_DIVISOR_P1" acronym="HST_DIVISOR_P1" offset="0x18" width="32" description="Transmission bit rate divisor for port 1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="This bitfield B has a range [0..255] and it programs a division factor [1..256], B+1 example: writing 0 divides by 1, writing 1 divides by 2, writing 2 divides by 3, etc" range="" rwaccess="RW"/>
  </register>
  <register id="HST_BREAK_P1" acronym="HST_BREAK_P1" offset="0x20" width="32" description="Transmit break strobe register on port 1">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="BREAK_VAL" width="1" begin="0" end="0" resetval="0x0" description="Send a break signal on the port" range="" rwaccess="W">
      <bitenum value="0" id="0" token="BREAK_VAL_0_w" description="no break"/>
      <bitenum value="1" id="1" token="BREAK_VAL_1_w" description="transmit break"/>
    </bitfield>
  </register>
  <register id="HST_CHANNELS_P1" acronym="HST_CHANNELS_P1" offset="0x24" width="32" description="Number of active channels on port 1 (this will determine the number of the used channel descriptor bits on the MIPI port as well)It can be 1,2,4,8 or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels up to 16" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="one logical channel used, num. of the channel descriptor bits is 0"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="four logical channel used, num. of the channel descriptor bits is 2"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="four logical channel used, num. of the channel descriptor bits is 2"/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="eight logical channel used, num. of the channel descriptor bits is 3"/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="sixteen logical channel used, num. of the channel descriptor bits is 4"/>
    </bitfield>
  </register>
  <register id="HST_ARBMODE_P1" acronym="HST_ARBMODE_P1" offset="0x28" width="32" description="Arbitration type for the transmit FIFOs on port 1.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARB_VAL" width="1" begin="0" end="0" resetval="0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARB_VAL_0" description="round robin"/>
      <bitenum value="1" id="1" token="ARB_VAL_1" description="priority"/>
    </bitfield>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_0" acronym="HST_BUFFER_P1_CHN_i_0" offset="0x80" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_1" acronym="HST_BUFFER_P1_CHN_i_1" offset="0x84" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_2" acronym="HST_BUFFER_P1_CHN_i_2" offset="0x88" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_3" acronym="HST_BUFFER_P1_CHN_i_3" offset="0x8C" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_4" acronym="HST_BUFFER_P1_CHN_i_4" offset="0x90" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_5" acronym="HST_BUFFER_P1_CHN_i_5" offset="0x94" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_6" acronym="HST_BUFFER_P1_CHN_i_6" offset="0x98" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P1_CHN_i_7" acronym="HST_BUFFER_P1_CHN_i_7" offset="0x9C" width="32" description="Transmit register for FIFO 0..7Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_0" acronym="HST_SWAPBUFFER_P1_CHN_i_0" offset="0xC0" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_1" acronym="HST_SWAPBUFFER_P1_CHN_i_1" offset="0xC4" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_2" acronym="HST_SWAPBUFFER_P1_CHN_i_2" offset="0xC8" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_3" acronym="HST_SWAPBUFFER_P1_CHN_i_3" offset="0xCC" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_4" acronym="HST_SWAPBUFFER_P1_CHN_i_4" offset="0xD0" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_5" acronym="HST_SWAPBUFFER_P1_CHN_i_5" offset="0xD4" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_6" acronym="HST_SWAPBUFFER_P1_CHN_i_6" offset="0xD8" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P1_CHN_i_7" acronym="HST_SWAPBUFFER_P1_CHN_i_7" offset="0xDC" width="32" description="Transmit register with byte swapping for FIFO 0..7Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_MAPPING0" acronym="HST_MAPPING0" offset="0x100" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING1" acronym="HST_MAPPING1" offset="0x104" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING2" acronym="HST_MAPPING2" offset="0x108" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING3" acronym="HST_MAPPING3" offset="0x10C" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING4" acronym="HST_MAPPING4" offset="0x110" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING5" acronym="HST_MAPPING5" offset="0x114" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING6" acronym="HST_MAPPING6" offset="0x118" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING7" acronym="HST_MAPPING7" offset="0x11C" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING8" acronym="HST_MAPPING8" offset="0x120" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING9" acronym="HST_MAPPING9" offset="0x124" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING10" acronym="HST_MAPPING10" offset="0x128" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING11" acronym="HST_MAPPING11" offset="0x12C" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING12" acronym="HST_MAPPING12" offset="0x130" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING13" acronym="HST_MAPPING13" offset="0x134" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING14" acronym="HST_MAPPING14" offset="0x138" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPING15" acronym="HST_MAPPING15" offset="0x13C" width="32" description="TX FIFO configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests. DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. 0x0: less than 8 words in the FIFO 0x1: less than 1 words in the FIFO 0x2: less than 2 words in the FIFO ............................................................... 0x8: less than 8 words in the FIFO 0x9 through 0xF: no request generated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_ID_P1" acronym="HSR_ID_P1" offset="0x800" width="32" description="Legacy Identification">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="TI Internal Data" description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HSR_MODE_P1" acronym="HSR_MODE_P1" offset="0x804" width="32" description="Defines operation mode and data flow on port 1">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_STATUS" width="1" begin="4" end="4" resetval="-" description="Level of WAKE line" range="" rwaccess="R"/>
    <bitfield id="FLOW_VAL" width="2" begin="3" end="2" resetval="0x0" description="Flow" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FLOW_VAL_0" description="synchronized"/>
      <bitenum value="1" id="1" token="FLOW_VAL_1" description="pipelined"/>
      <bitenum value="2" id="2" token="FLOW_VAL_2" description="real-time"/>
    </bitfield>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_VAL_0" description="sleep"/>
      <bitenum value="1" id="1" token="MODE_VAL_1" description="stream"/>
      <bitenum value="3" id="3" token="MODE_VAL_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_VAL_2" description="frame"/>
    </bitfield>
  </register>
  <register id="HSR_FRAMESIZE_P1" acronym="HSR_FRAMESIZE_P1" offset="0x808" width="32" description="legacy returns 0x1f">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="0x1f" range="" rwaccess="R"/>
  </register>
  <register id="HSR_RXSTATE_P1" acronym="HSR_RXSTATE_P1" offset="0x80C" width="32" description="Receiver state on port 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXSTATEVAL" width="3" begin="2" end="0" resetval="0x0" description="State" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RXSTATEVAL_0_r" description="idle"/>
      <bitenum value="1" id="1" token="RXSTATEVAL_1_r" description="receiving"/>
      <bitenum value="2" id="2" token="RXSTATEVAL_2_r" description="finished"/>
      <bitenum value="3" id="3" token="RXSTATEVAL_3_r" description="error"/>
      <bitenum value="4" id="4" token="RXSTATEVAL_4_r" description="halt"/>
      <bitenum value="5" id="5" token="RXSTATEVAL_5_r" description="timeout"/>
    </bitfield>
  </register>
  <register id="HSR_BUFSTATE_P1" acronym="HSR_BUFSTATE_P1" offset="0x810" width="32" description="State of receiver buffer register for port 1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of receiver buffer register:0x0: buffer is not full0x1: buffer is full" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BREAK_P1" acronym="HSR_BREAK_P1" offset="0x81C" width="32" description="Break detected on port 1">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BREAK_VAL" width="1" begin="0" end="0" resetval="0" description="Break detected" range="" rwaccess="R">
      <bitenum value="0" id="0" token="BREAK_VAL_0_r" description="No break detected"/>
      <bitenum value="1" id="1" token="BREAK_VAL_1_r" description="Break detected"/>
    </bitfield>
  </register>
  <register id="HSR_ERROR_P1" acronym="HSR_ERROR_P1" offset="0x820" width="32" description="Error detection state register for port 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="Tx Mapping Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="Rx Mapping Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing Bit Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame Timeout Error" range="" rwaccess="R"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="signal error (legacy)" range="" rwaccess="R"/>
  </register>
  <register id="HSR_ERRORACK_P1" acronym="HSR_ERRORACK_P1" offset="0x824" width="32" description="Error detection acknowledge register on port 1: write 1 to clear">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="Tx Mapping Error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="Rx Mapping Error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing Bit Error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame Timeout Error" range="" rwaccess="W"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="signal error (legacy)" range="" rwaccess="W"/>
  </register>
  <register id="HSR_CHANNELS_P1" acronym="HSR_CHANNELS_P1" offset="0x828" width="32" description="Number of active channels on port 1 (this will determine the number of the used channel descriptor bits on the MIPI port as well)It can be 1,2,4,8 or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="one logical channel used, num. of the channel descriptor bits is 0"/>
      <bitenum value="2" id="2" token="CHAN_NUM_VAL_2" description="two logical channel used, num. of the channel descriptor bits is 1"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="four logical channel used, num. of the channel descriptor bits is 2"/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="eight logical channel used, num. of the channel descriptor bits is 3"/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="sexteen logical channel used, num. of the channel descriptor bits is 4"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUN_P1" acronym="HSR_OVERRUN_P1" offset="0x82C" width="32" description="Overrun detection state register for those receive FIFOs which are mapped to port 1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUN_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is detected on channel n" range="" rwaccess="R">
      <bitenum value="1" id="1" token="OVERRUN_VAL_1_r" description="overrun detected"/>
      <bitenum value="0" id="0" token="OVERRUN_VAL_0_r" description="no overrun"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUNACK_P1" acronym="HSR_OVERRUNACK_P1" offset="0x830" width="32" description="Overrun acknowledge register for those receive FIFOs which are mapped to port 1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUNACK_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is acknowledged on channel n" range="" rwaccess="W">
      <bitenum value="0" id="0" token="OVERRUNACK_VAL_0_w" description="no action"/>
      <bitenum value="1" id="1" token="OVERRUNACK_VAL_1_w" description="overrun acknowledge"/>
    </bitfield>
  </register>
  <register id="HSR_COUNTERS_P1" acronym="HSR_COUNTERS_P1" offset="0x834" width="32" description="Counters setting register for port 1">
    <bitfield id="FB" width="8" begin="31" end="24" resetval="0x00" description="Setting for Frame Burst Counter. Set n as a value will result the n+1 counter value." range="" rwaccess="RW"/>
    <bitfield id="TB" width="4" begin="23" end="20" resetval="0x0" description="Setting for Tailing Bit Counter. Set n as a value will result the n+1 counter value." range="" rwaccess="RW"/>
    <bitfield id="FT" width="20" begin="19" end="0" resetval="0x00000" description="Setting for Frame Timeout counter. Set n as a value will result the n+1 counter value." range="" rwaccess="RW"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_0" acronym="HSR_BUFFER_P1_CHN_i_0" offset="0x880" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_1" acronym="HSR_BUFFER_P1_CHN_i_1" offset="0x884" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_2" acronym="HSR_BUFFER_P1_CHN_i_2" offset="0x888" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_3" acronym="HSR_BUFFER_P1_CHN_i_3" offset="0x88C" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_4" acronym="HSR_BUFFER_P1_CHN_i_4" offset="0x890" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_5" acronym="HSR_BUFFER_P1_CHN_i_5" offset="0x894" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_6" acronym="HSR_BUFFER_P1_CHN_i_6" offset="0x898" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P1_CHN_i_7" acronym="HSR_BUFFER_P1_CHN_i_7" offset="0x89C" width="32" description="Receive register for receive FIFO 0..7Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_0" acronym="HSR_SWAPBUFFER_P1_CHN_i_0" offset="0x8C0" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_1" acronym="HSR_SWAPBUFFER_P1_CHN_i_1" offset="0x8C4" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_2" acronym="HSR_SWAPBUFFER_P1_CHN_i_2" offset="0x8C8" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_3" acronym="HSR_SWAPBUFFER_P1_CHN_i_3" offset="0x8CC" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_4" acronym="HSR_SWAPBUFFER_P1_CHN_i_4" offset="0x8D0" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_5" acronym="HSR_SWAPBUFFER_P1_CHN_i_5" offset="0x8D4" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_6" acronym="HSR_SWAPBUFFER_P1_CHN_i_6" offset="0x8D8" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P1_CHN_i_7" acronym="HSR_SWAPBUFFER_P1_CHN_i_7" offset="0x8DC" width="32" description="Byte swapped receive register for receive FIFO 0..7Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_MAPPING0" acronym="HSR_MAPPING0" offset="0x900" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING1" acronym="HSR_MAPPING1" offset="0x904" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING2" acronym="HSR_MAPPING2" offset="0x908" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING3" acronym="HSR_MAPPING3" offset="0x90C" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING4" acronym="HSR_MAPPING4" offset="0x910" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING5" acronym="HSR_MAPPING5" offset="0x914" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING6" acronym="HSR_MAPPING6" offset="0x918" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING7" acronym="HSR_MAPPING7" offset="0x91C" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING8" acronym="HSR_MAPPING8" offset="0x920" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING9" acronym="HSR_MAPPING9" offset="0x924" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING10" acronym="HSR_MAPPING10" offset="0x928" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING11" acronym="HSR_MAPPING11" offset="0x92C" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING12" acronym="HSR_MAPPING12" offset="0x930" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING13" acronym="HSR_MAPPING13" offset="0x934" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING14" acronym="HSR_MAPPING14" offset="0x938" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPING15" acronym="HSR_MAPPING15" offset="0x93C" width="32" description="RX FIFO Configuration register. One register per FIFO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading R" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PORT_NUMBER_0" description="port 1"/>
      <bitenum value="1" id="1" token="PORT_NUMBER_1" description="port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel0x0: logical channel number 00x1: logical channel number 10xF: logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="HSR_DLL" acronym="HSR_DLL" offset="0x944" width="32" description="Reserved">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="HSR_DIVISOR_P1" acronym="HSR_DIVISOR_P1" offset="0x94C" width="32" description="Receive bit rate divisor for port 1.This needs to be set for correct protocol timing detection (tailing timeout, frame timeout).">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="The functional clock source divided by this value will be used as a clock base for the receive counters.Set n as a value will result the n+1 divisor value." range="" rwaccess="RW"/>
  </register>
  <register id="HST_ID_P2" acronym="HST_ID_P2" offset="0x1000" width="32" description="legacy identification on port 2">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="TI Internal Data" description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HST_MODE_P2" acronym="HST_MODE_P2" offset="0x1004" width="32" description="Defines operation mode and data flow on port 2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CTRL" width="1" begin="4" end="4" resetval="0" description="Wake control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAKE_CTRL_0" description="software control"/>
      <bitenum value="1" id="1" token="WAKE_CTRL_1" description="automatic control"/>
    </bitfield>
    <bitfield id="FLOW_VAL" width="2" begin="3" end="2" resetval="0x0" description="Flow" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FLOW_VAL_0" description="synchronized"/>
      <bitenum value="1" id="1" token="FLOW_VAL_1" description="pipelined"/>
      <bitenum value="2" id="2" token="FLOW_VAL_2" description="real-time"/>
    </bitfield>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_VAL_0" description="sleep"/>
      <bitenum value="1" id="1" token="MODE_VAL_1" description="stream"/>
      <bitenum value="3" id="3" token="MODE_VAL_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_VAL_2" description="frame"/>
    </bitfield>
  </register>
  <register id="HST_FRAMESIZE_P2" acronym="HST_FRAMESIZE_P2" offset="0x1008" width="32" description="This register is provided for legacy and possible future extension of protocol. Returns 0x1f">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="In the current implementation it must be always written 31, meaning the frame payload size is 32 bit." range="" rwaccess="R">
      <bitenum value="31" id="31" token="SIZE_VAL_31_r" description="only possible value"/>
    </bitfield>
  </register>
  <register id="HST_TXSTATE_P2" acronym="HST_TXSTATE_P2" offset="0x100C" width="32" description="Define the state of the transmitter on port 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXSTATEVAL" width="3" begin="2" end="0" resetval="0x0" description="State of the transmitter" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TXSTATEVAL_0_r" description="idle"/>
      <bitenum value="1" id="1" token="TXSTATEVAL_1_r" description="wait"/>
      <bitenum value="2" id="2" token="TXSTATEVAL_2_r" description="transmit"/>
      <bitenum value="3" id="3" token="TXSTATEVAL_3_r" description="start"/>
      <bitenum value="4" id="4" token="TXSTATEVAL_4_r" description="break"/>
      <bitenum value="5" id="5" token="TXSTATEVAL_5_r" description="reserved"/>
      <bitenum value="6" id="6" token="TXSTATEVAL_6_r" description="reserved"/>
      <bitenum value="7" id="7" token="TXSTATEVAL_7_r" description="reserved"/>
    </bitfield>
  </register>
  <register id="HST_BUFSTATE_P2" acronym="HST_BUFSTATE_P2" offset="0x1010" width="32" description="Transmitter state for buffer 8..15Each bit gives the state of transmit FIFOs:0x1 FIFO full0x0 FIFO not full">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of transmit buffer register:0x0: buffer is not full0x1: buffer is full" range="" rwaccess="R"/>
  </register>
  <register id="HST_DIVISOR_P2" acronym="HST_DIVISOR_P2" offset="0x1018" width="32" description="Transmission bit rate divisor for port 2">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="This bitfield B has a range [0..255] and it programs a division factor [1..256], B+1 example: writing 0 divides by 1, writing 1 divides by 2, writing 2 divides by 3, etc" range="" rwaccess="RW"/>
  </register>
  <register id="HST_BREAK_P2" acronym="HST_BREAK_P2" offset="0x1020" width="32" description="Transmit break strobe register on port 2">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="BREAK_VAL" width="1" begin="0" end="0" resetval="0x0" description="Send a break signal on the port" range="" rwaccess="W">
      <bitenum value="0" id="0" token="BREAK_VAL_0_w" description="no break"/>
      <bitenum value="1" id="1" token="BREAK_VAL_1_w" description="transmit break"/>
    </bitfield>
  </register>
  <register id="HST_CHANNELS_P2" acronym="HST_CHANNELS_P2" offset="0x1024" width="32" description="Number of active channels on port 2 (this will determine the number of the used channel descriptor bits on the MIPI port as well)It can be 1,2,4,8 or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels up to 16" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="one logical channel used, num. of the channel descriptor bits is 0"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="four logical channel used, num. of the channel descriptor bits is 2"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="four logical channel used, num. of the channel descriptor bits is 2"/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="eight logical channel used, num. of the channel descriptor bits is 3"/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="sixteen logical channel used, num. of the channel descriptor bits is 4"/>
    </bitfield>
  </register>
  <register id="HST_ARBMODE_P2" acronym="HST_ARBMODE_P2" offset="0x1028" width="32" description="Arbitration type for the transmit FIFOs on port 2.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARB_VAL" width="1" begin="0" end="0" resetval="0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARB_VAL_0" description="round robin"/>
      <bitenum value="1" id="1" token="ARB_VAL_1" description="priority"/>
    </bitfield>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_0" acronym="HST_BUFFER_P2_CHN_i_0" offset="0x1080" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_1" acronym="HST_BUFFER_P2_CHN_i_1" offset="0x1084" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_2" acronym="HST_BUFFER_P2_CHN_i_2" offset="0x1088" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_3" acronym="HST_BUFFER_P2_CHN_i_3" offset="0x108C" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_4" acronym="HST_BUFFER_P2_CHN_i_4" offset="0x1090" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_5" acronym="HST_BUFFER_P2_CHN_i_5" offset="0x1094" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_6" acronym="HST_BUFFER_P2_CHN_i_6" offset="0x1098" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_P2_CHN_i_7" acronym="HST_BUFFER_P2_CHN_i_7" offset="0x109C" width="32" description="Transmit register for FIFO 8..15Important:Write access to the register with 0xC and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_0" acronym="HST_SWAPBUFFER_P2_CHN_i_0" offset="0x10C0" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_1" acronym="HST_SWAPBUFFER_P2_CHN_i_1" offset="0x10C4" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_2" acronym="HST_SWAPBUFFER_P2_CHN_i_2" offset="0x10C8" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_3" acronym="HST_SWAPBUFFER_P2_CHN_i_3" offset="0x10CC" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_4" acronym="HST_SWAPBUFFER_P2_CHN_i_4" offset="0x10D0" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_5" acronym="HST_SWAPBUFFER_P2_CHN_i_5" offset="0x10D4" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_6" acronym="HST_SWAPBUFFER_P2_CHN_i_6" offset="0x10D8" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_P2_CHN_i_7" acronym="HST_SWAPBUFFER_P2_CHN_i_7" offset="0x10DC" width="32" description="Transmit register with byte swapping for FIFO 8..15Important:Write access to the register with 0x3 and 0xF byteen will load its value into the transmit FIFO.In case of using only 16 bit accesses the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HSR_ID_P2" acronym="HSR_ID_P2" offset="0x1800" width="32" description="Legacy Identification">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="TI Internal Data" description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HSR_MODE_P2" acronym="HSR_MODE_P2" offset="0x1804" width="32" description="Defines operation mode and data flow on port 2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_STATUS" width="1" begin="4" end="4" resetval="-" description="Level of WAKE line" range="" rwaccess="R"/>
    <bitfield id="FLOW_VAL" width="2" begin="3" end="2" resetval="0x0" description="Flow" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FLOW_VAL_0" description="synchronized"/>
      <bitenum value="1" id="1" token="FLOW_VAL_1" description="pipelined"/>
      <bitenum value="2" id="2" token="FLOW_VAL_2" description="real-time"/>
    </bitfield>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_VAL_0" description="sleep"/>
      <bitenum value="1" id="1" token="MODE_VAL_1" description="stream"/>
      <bitenum value="3" id="3" token="MODE_VAL_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_VAL_2" description="frame"/>
    </bitfield>
  </register>
  <register id="HSR_FRAMESIZE_P2" acronym="HSR_FRAMESIZE_P2" offset="0x1808" width="32" description="legacy returns 0x1f">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="0x1f" range="" rwaccess="R"/>
  </register>
  <register id="HSR_RXSTATE_P2" acronym="HSR_RXSTATE_P2" offset="0x180C" width="32" description="Receiver state on port 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXSTATEVAL" width="3" begin="2" end="0" resetval="0x0" description="State" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RXSTATEVAL_0_r" description="idle"/>
      <bitenum value="1" id="1" token="RXSTATEVAL_1_r" description="receiving"/>
      <bitenum value="2" id="2" token="RXSTATEVAL_2_r" description="finished"/>
      <bitenum value="3" id="3" token="RXSTATEVAL_3_r" description="error"/>
      <bitenum value="4" id="4" token="RXSTATEVAL_4_r" description="halt"/>
      <bitenum value="5" id="5" token="RXSTATEVAL_5_r" description="timeout"/>
    </bitfield>
  </register>
  <register id="HSR_BUFSTATE_P2" acronym="HSR_BUFSTATE_P2" offset="0x1810" width="32" description="State of receiver buffer register for port 2">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of receiver buffer register:0x0: buffer is not full0x1: buffer is full" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BREAK_P2" acronym="HSR_BREAK_P2" offset="0x181C" width="32" description="Break detected on port 2">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BREAK_VAL" width="1" begin="0" end="0" resetval="0" description="Break detected" range="" rwaccess="R">
      <bitenum value="0" id="0" token="BREAK_VAL_0_r" description="No break detected"/>
      <bitenum value="1" id="1" token="BREAK_VAL_1_r" description="Break detected"/>
    </bitfield>
  </register>
  <register id="HSR_ERROR_P2" acronym="HSR_ERROR_P2" offset="0x1820" width="32" description="Error detection state register for port 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="Tx Mapping Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="Rx Mapping Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing Bit Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame Timeout Error" range="" rwaccess="R"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="signal error (legacy)" range="" rwaccess="R"/>
  </register>
  <register id="HSR_ERRORACK_P2" acronym="HSR_ERRORACK_P2" offset="0x1824" width="32" description="Error detection acknowledge register on port 2: write 1 to clear">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="Tx Mapping Error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="Rx Mapping Error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing Bit Error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame Timeout Error" range="" rwaccess="W"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="signal error (legacy)" range="" rwaccess="W"/>
  </register>
  <register id="HSR_CHANNELS_P2" acronym="HSR_CHANNELS_P2" offset="0x1828" width="32" description="Number of active channels on port 2 (this will determine the number of the used channel descriptor bits on the MIPI port as well)It can be 1,2,4,8 or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="one logical channel used, num. of the channel descriptor bits is 0"/>
      <bitenum value="2" id="2" token="CHAN_NUM_VAL_2" description="two logical channel used, num. of the channel descriptor bits is 1"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="four logical channel used, num. of the channel descriptor bits is 2"/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="eight logical channel used, num. of the channel descriptor bits is 3"/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="sexteen logical channel used, num. of the channel descriptor bits is 4"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUN_P2" acronym="HSR_OVERRUN_P2" offset="0x182C" width="32" description="Overrun detection state register for those receive FIFOs which are mapped to port 2.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUN_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is detected on channel n" range="" rwaccess="R">
      <bitenum value="1" id="1" token="OVERRUN_VAL_1_r" description="overrun detected"/>
      <bitenum value="0" id="0" token="OVERRUN_VAL_0_r" description="no overrun"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUNACK_P2" acronym="HSR_OVERRUNACK_P2" offset="0x1830" width="32" description="Overrun acknowledge register for those receive FIFOs which are mapped to port 2.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUNACK_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is acknowledged on channel n" range="" rwaccess="W">
      <bitenum value="0" id="0" token="OVERRUNACK_VAL_0_w" description="no action"/>
      <bitenum value="1" id="1" token="OVERRUNACK_VAL_1_w" description="overrun acknowledge"/>
    </bitfield>
  </register>
  <register id="HSR_COUNTERS_P2" acronym="HSR_COUNTERS_P2" offset="0x1834" width="32" description="Counters setting register for port 2">
    <bitfield id="FB" width="8" begin="31" end="24" resetval="0x00" description="Setting for Frame Burst Counter. Set n as a value will result the n+1 counter value." range="" rwaccess="RW"/>
    <bitfield id="TB" width="4" begin="23" end="20" resetval="0x0" description="Setting for Tailing Bit Counter. Set n as a value will result the n+1 counter value." range="" rwaccess="RW"/>
    <bitfield id="FT" width="20" begin="19" end="0" resetval="0x00000" description="Setting for Frame Timeout counter. Set n as a value will result the n+1 counter value." range="" rwaccess="RW"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_0" acronym="HSR_BUFFER_P2_CHN_i_0" offset="0x1880" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_1" acronym="HSR_BUFFER_P2_CHN_i_1" offset="0x1884" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_2" acronym="HSR_BUFFER_P2_CHN_i_2" offset="0x1888" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_3" acronym="HSR_BUFFER_P2_CHN_i_3" offset="0x188C" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_4" acronym="HSR_BUFFER_P2_CHN_i_4" offset="0x1890" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_5" acronym="HSR_BUFFER_P2_CHN_i_5" offset="0x1894" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_6" acronym="HSR_BUFFER_P2_CHN_i_6" offset="0x1898" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_P2_CHN_i_7" acronym="HSR_BUFFER_P2_CHN_i_7" offset="0x189C" width="32" description="Receive register for receive FIFO 8..15Important:Read access to the register with 0xC and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_0" acronym="HSR_SWAPBUFFER_P2_CHN_i_0" offset="0x18C0" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_1" acronym="HSR_SWAPBUFFER_P2_CHN_i_1" offset="0x18C4" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_2" acronym="HSR_SWAPBUFFER_P2_CHN_i_2" offset="0x18C8" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_3" acronym="HSR_SWAPBUFFER_P2_CHN_i_3" offset="0x18CC" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_4" acronym="HSR_SWAPBUFFER_P2_CHN_i_4" offset="0x18D0" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_5" acronym="HSR_SWAPBUFFER_P2_CHN_i_5" offset="0x18D4" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_6" acronym="HSR_SWAPBUFFER_P2_CHN_i_6" offset="0x18D8" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_P2_CHN_i_7" acronym="HSR_SWAPBUFFER_P2_CHN_i_7" offset="0x18DC" width="32" description="Byte swapped receive register for receive FIFO 8..15Important:Read access to the register with 0x3 and 0xF byteen will remove the receive FIFO related item.In case of using only 16 bit accesses the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16 bit FIFO related access there can not be any other FIFO related OCP access!">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_DIVISOR_P2" acronym="HSR_DIVISOR_P2" offset="0x194C" width="32" description="Receive bit rate divisor for port 2.This needs to be set for correct protocol timing detection (tailing timeout, frame timeout).">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="The functional clock source divided by this value will be used as a clock base for the receive counters.Set n as a value will result the n+1 divisor value." range="" rwaccess="RW"/>
  </register>
</module>
