Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:18:00 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file ./report/mul_fixed_top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (564)
6. checking no_output_delay (292)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (564)
--------------------------------
 There are 564 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (292)
---------------------------------
 There are 292 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.637        0.000                      0                12493        0.134        0.000                      0                12493       24.500        0.000                       0                  3905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             13.637        0.000                      0                12493        0.134        0.000                      0                12493       24.500        0.000                       0                  3905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.388ns  (logic 12.905ns (35.465%)  route 23.483ns (64.535%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.361 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.361    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[33]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.361    
  -------------------------------------------------------------------
                         slack                                 13.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y81         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[65]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]_rep_5[1]
    SLICE_X86Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/ap_clk
    SLICE_X86Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X2Y57    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U47/dout__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         25.000      24.500     SLICE_X98Y106  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         25.000      24.500     SLICE_X98Y106  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



