/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Mar  6 16:19:53 2017
 *                 Full Compile MD5 Checksum  d3a054e381114fab8d457a0fcb0bf3ef
 *                     (minus title and desc)
 *                 MD5 Checksum               6079d4a663f2e302418ce9b4791e9d69
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1259
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_ARCSS_ESS_CTRL_0_0_H__
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_H__

/***************************************************************************
 *VICE_ARCSS_ESS_CTRL_0_0 - VICE ARCSS_ESS Control Registers (Peripheral Control)
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF 0x01520000 /* [CFG][32] Host I/F */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS 0x01520004 /* [CFG][32] Sync Local Rbus */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR 0x01520010 /* [RO][32] B2B out of bound debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO 0x01520014 /* [RO][32] B2B out of bound address info */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR 0x01520018 /* [RO][32] BVCI to system RBUS debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO 0x01520020 /* [RO][32] BVCI to system RBUS debug info */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR 0x01520028 /* [RO][32] BVCI to global RBUS debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO 0x01520030 /* [RO][32] BVCI to global RBUS debug info */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_ADDR 0x01520038 /* [RO][32] BVCI to system RBUS debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO 0x01520040 /* [RO][32] BVCI to system RBUS debug info */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START 0x01520044 /* [CFG][32] Data Space Start */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET 0x01520048 /* [CFG][64] ARC Data address offset */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET 0x01520050 /* [CFG][64] ARC instructions address offset */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS 0x01520058 /* [RO][32] BVCI2SCB cache miss */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL 0x0152005c /* [CFG][32] BVCI2SCB bridge ctrl */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL 0x01520088 /* [RO][32] DMA active channel */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL 0x01520090 /* [CFG][32] Watchdog Ctrl */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER 0x01520094 /* [RO][32] Watchdog Counter */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL 0x015200a0 /* [CFG][32] Processor control */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2 0x015200a4 /* [CFG][32] Processor control2 */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_START 0x015200a8 /* [RW][32] Processor Start */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG        0x015200b0 /* [RO][32] Diagnostic Register */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_CTRL   0x015200b4 /* [CFG][32] Diagnostic Register select */

/***************************************************************************
 *INIT_SYS_HOST_IF - Host I/F
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_HOST_IF :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_reserved0_MASK 0xfffffffe
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_reserved0_SHIFT 1

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_HOST_IF :: SEL [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_SEL_MASK     0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_SEL_SHIFT    0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_SEL_DEFAULT  0x00000000

/***************************************************************************
 *SYNC_LOCAL_RBUS - Sync Local Rbus
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: SYNC_LOCAL_RBUS :: DATA [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS_DATA_MASK     0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS_DATA_SHIFT    0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS_DATA_DEFAULT  0x00000000

/***************************************************************************
 *B2B_OOB_DEBUG_ADDR - B2B out of bound debug address
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: B2B_OOB_DEBUG_ADDR :: ADDRESS [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *B2B_OOB_ADDR_INFO - B2B out of bound address info
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: B2B_OOB_ADDR_INFO :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_reserved0_MASK 0xfffffffe
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_reserved0_SHIFT 1

/* VICE_ARCSS_ESS_CTRL_0_0 :: B2B_OOB_ADDR_INFO :: STATUS [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_STATUS_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_STATUS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2SYSTEM_RBUS_DEBUG_ADDR - BVCI to system RBUS debug address
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2SYSTEM_RBUS_DEBUG_ADDR :: ADDRESS [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2SYSTEM_RBUS_DEBUG_INFO - BVCI to system RBUS debug info
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2SYSTEM_RBUS_DEBUG_INFO :: reserved0 [31:02] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO_reserved0_MASK 0xfffffffc
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO_reserved0_SHIFT 2

/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2SYSTEM_RBUS_DEBUG_INFO :: STATUS [01:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO_STATUS_MASK 0x00000003
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO_STATUS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2GLOBAL_RBUS_DEBUG_ADDR - BVCI to global RBUS debug address
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2GLOBAL_RBUS_DEBUG_ADDR :: ADDRESS [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2GLOBAL_RBUS_DEBUG_INFO - BVCI to global RBUS debug info
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2GLOBAL_RBUS_DEBUG_INFO :: reserved0 [31:02] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_reserved0_MASK 0xfffffffc
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_reserved0_SHIFT 2

/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2GLOBAL_RBUS_DEBUG_INFO :: STATUS [01:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_STATUS_MASK 0x00000003
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_STATUS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2LOCAL_RBUS_DEBUG_ADDR - BVCI to system RBUS debug address
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2LOCAL_RBUS_DEBUG_ADDR :: ADDRESS [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_ADDR_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2LOCAL_RBUS_DEBUG_INFO - BVCI to system RBUS debug info
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2LOCAL_RBUS_DEBUG_INFO :: reserved0 [31:02] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO_reserved0_MASK 0xfffffffc
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO_reserved0_SHIFT 2

/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2LOCAL_RBUS_DEBUG_INFO :: STATUS [01:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO_STATUS_MASK 0x00000003
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO_STATUS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_DATA_SPACE_START - Data Space Start
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_DATA_SPACE_START :: reserved0 [31:28] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_reserved0_MASK 0xf0000000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_reserved0_SHIFT 28

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_DATA_SPACE_START :: ADDRESS [27:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_ADDRESS_MASK 0x0fffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_ARC_DATA_ADDR_OFFSET - ARC Data address offset
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_DATA_ADDR_OFFSET :: reserved0 [63:40] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_reserved0_SHIFT 40

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_DATA_ADDR_OFFSET :: OFFSET [39:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_OFFSET_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_OFFSET_DEFAULT 0

/***************************************************************************
 *INIT_SYS_ARC_INSTR_ADDR_OFFSET - ARC instructions address offset
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_INSTR_ADDR_OFFSET :: reserved0 [63:40] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_reserved0_SHIFT 40

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_INSTR_ADDR_OFFSET :: OFFSET [39:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_OFFSET_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_OFFSET_DEFAULT 0

/***************************************************************************
 *BVCI2SCB_CACHE_MISS - BVCI2SCB cache miss
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2SCB_CACHE_MISS :: reserved0 [31:24] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_reserved0_MASK 0xff000000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_reserved0_SHIFT 24

/* VICE_ARCSS_ESS_CTRL_0_0 :: BVCI2SCB_CACHE_MISS :: COUNT [23:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_COUNT_MASK 0x00ffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_COUNT_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_BVCI2SCB_BRIDGE_CTRL - BVCI2SCB bridge ctrl
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: reserved0 [31:05] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_reserved0_MASK 0xffffffe0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_reserved0_SHIFT 5

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: CACHE_MISS_EN [04:04] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_CACHE_MISS_EN_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_CACHE_MISS_EN_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_CACHE_MISS_EN_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: DATA_RD_SWAP [03:02] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_MASK 0x0000000c
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: DATA_WR_SWAP [01:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_MASK 0x00000003
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_DEFAULT 0x00000000

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_BASE 0x01520060
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_DCCM_START_OFFSETi :: reserved0 [31:14] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_reserved0_MASK 0xffffc000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_reserved0_SHIFT 14

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_DCCM_START_OFFSETi :: ADDRESS [13:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ADDRESS_MASK 0x00003fff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_BASE 0x01520068
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_MEM_START_OFFSETi :: reserved0 [63:38] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_reserved0_MASK BCHP_UINT64_C(0xffffffc0, 0x00000000)
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_reserved0_SHIFT 38

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_MEM_START_OFFSETi :: ADDRESS [37:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ADDRESS_MASK BCHP_UINT64_C(0x0000003f, 0xffffffff)
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ADDRESS_DEFAULT 0


/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_BASE      0x01520078
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_START     0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_END       1
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: reserved0 [31:17] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_reserved0_MASK  0xfffe0000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_reserved0_SHIFT 17

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: SWAP [16:15] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SWAP_MASK       0x00018000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SWAP_SHIFT      15
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SWAP_DEFAULT    0x00000000

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: DIRECTION [14:14] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_DIRECTION_MASK  0x00004000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_DIRECTION_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_DIRECTION_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: SIZE [13:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SIZE_MASK       0x00003fff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SIZE_SHIFT      0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SIZE_DEFAULT    0x00000001


/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_BASE       0x01520080
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_START      0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_END        1
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_REQUESTi :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_reserved0_MASK   0xfffffffe
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_reserved0_SHIFT  1

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_REQUESTi :: ENABLE [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ENABLE_MASK      0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ENABLE_SHIFT     0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ENABLE_DEFAULT   0x00000000


/***************************************************************************
 *DMA_ACTIVE_CHANNEL - DMA active channel
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_ACTIVE_CHANNEL :: reserved0 [31:02] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_reserved0_MASK 0xfffffffc
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_reserved0_SHIFT 2

/* VICE_ARCSS_ESS_CTRL_0_0 :: DMA_ACTIVE_CHANNEL :: STATUS [01:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_STATUS_MASK 0x00000003
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_STATUS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_STATUS_DEFAULT 0x00000002

/***************************************************************************
 *INIT_SYS_WATCHDOG_CTRL - Watchdog Ctrl
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_WATCHDOG_CTRL :: reserved0 [31:17] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_reserved0_MASK 0xfffe0000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_reserved0_SHIFT 17

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_WATCHDOG_CTRL :: ENABLE [16:16] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_ENABLE_MASK 0x00010000
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_ENABLE_SHIFT 16
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_ENABLE_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_WATCHDOG_CTRL :: PERIOD [15:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_PERIOD_MASK 0x0000ffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_PERIOD_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_PERIOD_DEFAULT 0x00001a00

/***************************************************************************
 *WATCHDOG_COUNTER - Watchdog Counter
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: WATCHDOG_COUNTER :: COUNT [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER_COUNT_MASK   0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER_COUNT_SHIFT  0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *INIT_PROC_CTRL - Processor control
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: reserved0 [31:08] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved0_MASK 0xffffff00
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved0_SHIFT 8

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: ARC_BLOCK_CNT [07:04] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_ARC_BLOCK_CNT_MASK 0x000000f0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_ARC_BLOCK_CNT_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_ARC_BLOCK_CNT_DEFAULT 0x00000003

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: reserved1 [03:02] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved1_MASK 0x0000000c
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved1_SHIFT 2

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: MEM_ACCESS [01:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ACCESS_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ACCESS_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ACCESS_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: MEM_ERR [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ERR_MASK   0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ERR_SHIFT  0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ERR_DEFAULT 0x00000000

/***************************************************************************
 *INIT_PROC_CTRL2 - Processor control2
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL2 :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_reserved0_MASK 0xfffffffe
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_reserved0_SHIFT 1

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL2 :: SW_INIT [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_SW_INIT_MASK  0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_SW_INIT_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_SW_INIT_DEFAULT 0x00000000

/***************************************************************************
 *INIT_PROC_START - Processor Start
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_START :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_reserved0_MASK 0xfffffffe
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_reserved0_SHIFT 1

/* VICE_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_START :: ENABLE [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_ENABLE_MASK   0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_ENABLE_SHIFT  0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DIAG - Diagnostic Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DIAG :: OUT [31:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_OUT_MASK                 0xffffffff
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_OUT_SHIFT                0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DIAG_CTRL - Diagnostic Register select
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_0_0 :: DIAG_CTRL :: reserved0 [31:03] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_reserved0_MASK      0xfffffff8
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_reserved0_SHIFT     3

/* VICE_ARCSS_ESS_CTRL_0_0 :: DIAG_CTRL :: SEL [02:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_SEL_MASK            0x00000007
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_SEL_SHIFT           0
#define BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_SEL_DEFAULT         0x00000000

#endif /* #ifndef BCHP_VICE_ARCSS_ESS_CTRL_0_0_H__ */

/* End of File */
