GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Anna\Documents\TangNano\test3\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Anna\Documents\TangNano\test3\src\test3.v'
Analyzing Verilog file 'C:\Users\Anna\Documents\TangNano\test3\src\font16\font16.v'
Analyzing Verilog file 'C:\Users\Anna\Documents\TangNano\test3\src\coords\gowin_prom\coords_rom.v'
Compiling module 'Test3'("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":5)
Compiling module 'Gowin_rPLL'("C:\Users\Anna\Documents\TangNano\test3\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'coords_rom'("C:\Users\Anna\Documents\TangNano\test3\src\coords\gowin_prom\coords_rom.v":9)
Compiling module 'xvga_test'("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":211)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":256)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":268)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":292)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":295)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":302)
Compiling module 'font16_rom'("C:\Users\Anna\Documents\TangNano\test3\src\font16\font16.v":9)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":141)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Anna\Documents\TangNano\test3\src\test3.v":153)
NOTE  (EX0101) : Current top module is "Test3"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Anna\Documents\TangNano\test3\impl\gwsynthesis\test3.vg" completed
[100%] Generate report file "C:\Users\Anna\Documents\TangNano\test3\impl\gwsynthesis\test3_syn.rpt.html" completed
GowinSynthesis finish
