INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/FinalProject/FinalProject/FinalProject.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineRegister
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegRTMux
INFO: [VRFC 10-311] analyzing module FwdAMux
INFO: [VRFC 10-311] analyzing module FwdBMux
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineRegister
INFO: [VRFC 10-311] analyzing module ALUMultiplexer
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineRegister
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineRegister
INFO: [VRFC 10-311] analyzing module WBMultiplexer
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol so, assumed default net type wire [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/FinalProject/FinalProject/FinalProject.srcs/sources_1/new/Datapath.v:659]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/FinalProject/FinalProject/FinalProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
