INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/verilog/Sequential Circuits/PISO_register/PISO_register.srcs/sources_1/new/PISO_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_register
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module d_ff
