
*** Running vivado
    with args -log filter2d_design_Filter2d_accel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source filter2d_design_Filter2d_accel_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source filter2d_design_Filter2d_accel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.562 ; gain = 160.254
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspaceHLS/filter2d'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: filter2d_design_Filter2d_accel_0_0
Command: synth_design -top filter2d_design_Filter2d_accel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2315.512 ; gain = 409.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'filter2d_design_Filter2d_accel_0_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ip/filter2d_design_Filter2d_accel_0_0/synth/filter2d_design_Filter2d_accel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_control_s_axi' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_control_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_control_s_axi' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_entry_proc' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_entry_proc' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_Block_entry1_proc' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_Block_entry1_proc' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_flow_control_loop_pipe_sequential_init' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_flow_control_loop_pipe_sequential_init' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_regslice_both' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_regslice_both' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_regslice_both__parameterized0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_regslice_both__parameterized0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_regslice_both__parameterized1' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_regslice_both__parameterized1' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_1R1W' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_1_RAM_AUTO_1R1W' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_1_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mul_16s_8ns_24_1_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mul_16s_8ns_24_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mul_16s_8ns_24_1_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mul_16s_8ns_24_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_mux_3_2_24_1_1' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mux_3_2_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_mux_3_2_24_1_1' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mux_3_2_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_regslice_both__parameterized2' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_regslice_both__parameterized2' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w8_d4_S' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w8_d4_S_ShiftReg' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w8_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w8_d4_S_ShiftReg' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w8_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w8_d4_S' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w32_d4_S' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w32_d4_S_ShiftReg' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w32_d4_S_ShiftReg' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w32_d4_S' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w32_d2_S' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w32_d2_S_ShiftReg' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w32_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w32_d2_S' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w24_d2_S' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_fifo_w24_d2_S_ShiftReg' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w24_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_fifo_w24_d2_S' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ShiftReg' [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_design_Filter2d_accel_0_0' (0#1) [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ip/filter2d_design_Filter2d_accel_0_0/synth/filter2d_design_Filter2d_accel_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_control_s_axi.v:286]
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w8_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_1_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_rows_num_data_valid[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_rows_num_data_valid[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_rows_fifo_cap[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_rows_fifo_cap[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_cols_num_data_valid[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_cols_num_data_valid[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_cols_fifo_cap[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_mat_cols_fifo_cap[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_shift_num_data_valid[2] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_shift_num_data_valid[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_shift_num_data_valid[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_shift_fifo_cap[2] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_shift_fifo_cap[1] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_shift_fifo_cap[0] in module Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TKEEP[2] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TKEEP[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TKEEP[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TSTRB[2] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TSTRB[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TSTRB[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TUSER[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TLAST[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TID[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TDEST[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_rows_c_num_data_valid[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_rows_c_num_data_valid[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_rows_c_fifo_cap[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_rows_c_fifo_cap[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_cols_c_num_data_valid[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_cols_c_num_data_valid[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_cols_c_fifo_cap[1] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_cols_c_fifo_cap[0] in module Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_c_num_data_valid[2] in module Filter2d_accel_entry_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_c_num_data_valid[1] in module Filter2d_accel_entry_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_c_num_data_valid[0] in module Filter2d_accel_entry_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_c_fifo_cap[2] in module Filter2d_accel_entry_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_c_fifo_cap[1] in module Filter2d_accel_entry_proc is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_c_fifo_cap[0] in module Filter2d_accel_entry_proc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:01:05 . Memory (MB): peak = 2440.379 ; gain = 534.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 2458.301 ; gain = 552.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 2458.301 ; gain = 552.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2458.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ip/filter2d_design_Filter2d_accel_0_0/constraints/Filter2d_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ip/filter2d_design_Filter2d_accel_0_0/constraints/Filter2d_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/workspace/filter2d/filter2d.runs/filter2d_design_Filter2d_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/filter2d/filter2d.runs/filter2d_design_Filter2d_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/workspace/filter2d/filter2d.runs/filter2d_design_Filter2d_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:52 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Filter2d_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Filter2d_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_sum_2_reg_1530_reg' and it is trimmed from '32' to '8' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s.v:836]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_sum_1_reg_1514_reg' and it is trimmed from '32' to '8' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s.v:835]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_sum_reg_1498_reg' and it is trimmed from '32' to '8' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s.v:837]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_src_mat_cols_load24_fu_126_reg' and it is trimmed from '32' to '16' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s.v:379]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_src_mat_rows_load22_fu_122_reg' and it is trimmed from '32' to '16' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s.v:380]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Filter2d_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Filter2d_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 16    
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 67    
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 34    
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 181   
+---RAMs : 
	              50K Bit	(2160 X 24 bit)          RAMs := 3     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   24 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 11    
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 33    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 108   
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/filter2d/filter2d.gen/sources_1/bd/filter2d_design/ipshared/1858/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:34]
DSP Report: Generating DSP temp_reg_1297_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_reg_1297_reg is absorbed into DSP temp_reg_1297_reg.
DSP Report: register temp_reg_1297_reg is absorbed into DSP temp_reg_1297_reg.
DSP Report: register p_kernel_filter_0_1_val_int_reg_reg is absorbed into DSP temp_reg_1297_reg.
DSP Report: register p_kernel_filter_0_1_val_read_reg_1136_reg is absorbed into DSP temp_reg_1297_reg.
DSP Report: register temp_reg_1297_reg is absorbed into DSP temp_reg_1297_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U33/tmp_product is absorbed into DSP temp_reg_1297_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP temp_3_reg_1302_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_3_reg_1302_reg is absorbed into DSP temp_3_reg_1302_reg.
DSP Report: register temp_3_reg_1302_reg is absorbed into DSP temp_3_reg_1302_reg.
DSP Report: register p_kernel_filter_0_2_val_int_reg_reg is absorbed into DSP temp_3_reg_1302_reg.
DSP Report: register p_kernel_filter_0_2_val_read_reg_1131_reg is absorbed into DSP temp_3_reg_1302_reg.
DSP Report: register temp_3_reg_1302_reg is absorbed into DSP temp_3_reg_1302_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U34/tmp_product is absorbed into DSP temp_3_reg_1302_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP temp_7_reg_1331_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_7_reg_1331_reg is absorbed into DSP temp_7_reg_1331_reg.
DSP Report: register temp_7_reg_1331_reg is absorbed into DSP temp_7_reg_1331_reg.
DSP Report: register p_kernel_filter_2_0_val_int_reg_reg is absorbed into DSP temp_7_reg_1331_reg.
DSP Report: register p_kernel_filter_2_0_val_read_reg_1116_reg is absorbed into DSP temp_7_reg_1331_reg.
DSP Report: register temp_7_reg_1331_reg is absorbed into DSP temp_7_reg_1331_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U35/tmp_product is absorbed into DSP temp_7_reg_1331_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U52/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U57/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP temp_11_reg_1336_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_11_reg_1336_reg is absorbed into DSP temp_11_reg_1336_reg.
DSP Report: register temp_11_reg_1336_reg is absorbed into DSP temp_11_reg_1336_reg.
DSP Report: register p_kernel_filter_0_1_val_int_reg_reg is absorbed into DSP temp_11_reg_1336_reg.
DSP Report: register p_kernel_filter_0_1_val_read_reg_1136_reg is absorbed into DSP temp_11_reg_1336_reg.
DSP Report: register temp_11_reg_1336_reg is absorbed into DSP temp_11_reg_1336_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U36/tmp_product is absorbed into DSP temp_11_reg_1336_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP temp_12_reg_1341_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_12_reg_1341_reg is absorbed into DSP temp_12_reg_1341_reg.
DSP Report: register temp_12_reg_1341_reg is absorbed into DSP temp_12_reg_1341_reg.
DSP Report: register p_kernel_filter_0_2_val_int_reg_reg is absorbed into DSP temp_12_reg_1341_reg.
DSP Report: register p_kernel_filter_0_2_val_read_reg_1131_reg is absorbed into DSP temp_12_reg_1341_reg.
DSP Report: register temp_12_reg_1341_reg is absorbed into DSP temp_12_reg_1341_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U37/tmp_product is absorbed into DSP temp_12_reg_1341_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U46/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U53/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP temp_16_reg_1356_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_16_reg_1356_reg is absorbed into DSP temp_16_reg_1356_reg.
DSP Report: register temp_16_reg_1356_reg is absorbed into DSP temp_16_reg_1356_reg.
DSP Report: register p_kernel_filter_2_0_val_int_reg_reg is absorbed into DSP temp_16_reg_1356_reg.
DSP Report: register p_kernel_filter_2_0_val_read_reg_1116_reg is absorbed into DSP temp_16_reg_1356_reg.
DSP Report: register temp_16_reg_1356_reg is absorbed into DSP temp_16_reg_1356_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U38/tmp_product is absorbed into DSP temp_16_reg_1356_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U47/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U54/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U58/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP temp_20_reg_1361_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_20_reg_1361_reg is absorbed into DSP temp_20_reg_1361_reg.
DSP Report: register temp_20_reg_1361_reg is absorbed into DSP temp_20_reg_1361_reg.
DSP Report: register p_kernel_filter_0_1_val_int_reg_reg is absorbed into DSP temp_20_reg_1361_reg.
DSP Report: register p_kernel_filter_0_1_val_read_reg_1136_reg is absorbed into DSP temp_20_reg_1361_reg.
DSP Report: register temp_20_reg_1361_reg is absorbed into DSP temp_20_reg_1361_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U39/tmp_product is absorbed into DSP temp_20_reg_1361_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U48/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP temp_21_reg_1366_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_21_reg_1366_reg is absorbed into DSP temp_21_reg_1366_reg.
DSP Report: register temp_21_reg_1366_reg is absorbed into DSP temp_21_reg_1366_reg.
DSP Report: register p_kernel_filter_0_2_val_int_reg_reg is absorbed into DSP temp_21_reg_1366_reg.
DSP Report: register p_kernel_filter_0_2_val_read_reg_1131_reg is absorbed into DSP temp_21_reg_1366_reg.
DSP Report: register temp_21_reg_1366_reg is absorbed into DSP temp_21_reg_1366_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U40/tmp_product is absorbed into DSP temp_21_reg_1366_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U49/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U55/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP temp_25_reg_1381_reg, operation Mode is: (A''*B'')'.
DSP Report: register temp_25_reg_1381_reg is absorbed into DSP temp_25_reg_1381_reg.
DSP Report: register temp_25_reg_1381_reg is absorbed into DSP temp_25_reg_1381_reg.
DSP Report: register p_kernel_filter_2_0_val_int_reg_reg is absorbed into DSP temp_25_reg_1381_reg.
DSP Report: register p_kernel_filter_2_0_val_read_reg_1116_reg is absorbed into DSP temp_25_reg_1381_reg.
DSP Report: register temp_25_reg_1381_reg is absorbed into DSP temp_25_reg_1381_reg.
DSP Report: operator mul_16s_8ns_24_1_0_U41/tmp_product is absorbed into DSP temp_25_reg_1381_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U50/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U56/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U59/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Filter2d_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Filter2d_accel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:03:16 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                                                                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 | grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg   | 2 K x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 3      | 
|inst/filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 | grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst/filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 | grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 17     | 9      | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 17     | 9      | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 17     | 9      | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 27     | -      | 28     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 27     | -      | 28     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 18     | 17     | 27     | -      | 28     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:03:55 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:04:15 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                                                                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 | grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg   | 2 K x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 3      | 
|inst/filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 | grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst/filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 | grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:04:22 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:04:45 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:04:45 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:04:46 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:04:46 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:04:47 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:04:47 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/and_ln794_reg_915_pp0_iter10_reg_reg[0]                                           | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]                                    | 6      | 24    | NO           | NO                 | NO                | 24     | 0       | 
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln709_reg_892_pp0_iter9_reg_reg[0]                                           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]                                    | 5      | 24    | NO           | NO                 | NO                | 24     | 0       | 
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]                                    | 6      | 24    | NO           | NO                 | NO                | 24     | 0       | 
|Filter2d_accel | filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/ap_loop_exit_ready_pp0_iter10_reg_reg                                             | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (A''*B'')'      | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 30     | 8      | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 30     | 8      | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 30     | 8      | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 28     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 28     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 28     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   165|
|2     |DSP48E1  |    27|
|4     |LUT1     |   126|
|5     |LUT2     |   403|
|6     |LUT3     |   296|
|7     |LUT4     |   470|
|8     |LUT5     |   243|
|9     |LUT6     |   426|
|10    |MUXF7    |     2|
|11    |RAMB36E1 |     9|
|14    |SRL16E   |   155|
|15    |FDRE     |  1940|
|16    |FDSE     |    51|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:04:47 . Memory (MB): peak = 2570.992 ; gain = 665.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 123 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:04:31 . Memory (MB): peak = 2570.992 ; gain = 552.574
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:04:48 . Memory (MB): peak = 2570.992 ; gain = 665.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cd556808
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:05:46 . Memory (MB): peak = 2570.992 ; gain = 1070.684
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/filter2d/filter2d.runs/filter2d_design_Filter2d_accel_0_0_synth_1/filter2d_design_Filter2d_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP filter2d_design_Filter2d_accel_0_0, cache-ID = dacd60b939cbedfd
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/filter2d/filter2d.runs/filter2d_design_Filter2d_accel_0_0_synth_1/filter2d_design_Filter2d_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2570.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file filter2d_design_Filter2d_accel_0_0_utilization_synth.rpt -pb filter2d_design_Filter2d_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 20:19:12 2023...
