{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651682084426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651682084432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 00:34:44 2022 " "Processing started: Thu May 05 00:34:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651682084432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682084432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682084432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651682085621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651682085621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wishbone_bus_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094366 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094368 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/openmips_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094409 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int openmips_min_sopc.v(42) " "Verilog HDL Declaration warning at openmips_min_sopc.v(42): \"int\" is SystemVerilog-2005 keyword" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/openmips_min_sopc.v" 42 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651682094414 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "openmips_min_sopc.v(157) " "Verilog HDL Module Instantiation error at openmips_min_sopc.v(157): cannot connect instance ports both by order and by name" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/openmips_min_sopc.v" 157 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1651682094415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "openmips_min_sopc openmips_min_sopc.v(3) " "Ignored design unit \"openmips_min_sopc\" at openmips_min_sopc.v(3) due to previous errors" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/openmips_min_sopc.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1651682094416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 0 0 " "Found 0 design units, including 0 entities, in source file openmips_min_sopc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/openmips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651682094484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.v 1 1 " "Found 1 design units, including 1 entities, in source file csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone_uart_gpio_y/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651682094506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094506 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651682094574 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 05 00:34:54 2022 " "Processing ended: Thu May 05 00:34:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651682094574 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651682094574 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651682094574 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682094574 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651682095153 ""}
