{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629057595726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629057595726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 15 16:59:55 2021 " "Processing started: Sun Aug 15 16:59:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629057595726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629057595726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_Radio_Interface -c Digital_Radio_Interface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_Radio_Interface -c Digital_Radio_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629057595726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_8_1200mv_85c_slow.vho D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_8_1200mv_85c_slow.vho in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057596673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_8_1200mv_0c_slow.vho D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_8_1200mv_0c_slow.vho in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057597001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_min_1200mv_0c_fast.vho D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_min_1200mv_0c_fast.vho in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057597345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface.vho D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface.vho in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057597706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_8_1200mv_85c_vhd_slow.sdo D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057598030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_8_1200mv_0c_vhd_slow.sdo D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057598404 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_min_1200mv_0c_vhd_fast.sdo D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057598707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Radio_Interface_vhd.sdo D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/ simulation " "Generated file Digital_Radio_Interface_vhd.sdo in folder \"D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629057599012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629057599081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 15 16:59:59 2021 " "Processing ended: Sun Aug 15 16:59:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629057599081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629057599081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629057599081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629057599081 ""}
