#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 00:47:29 2020
# Process ID: 5264
# Current directory: D:/summer-camp/logic-analyse/hardware_input
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30184 D:\summer-camp\logic-analyse\hardware_input\hardware_input.xpr
# Log file: D:/summer-camp/logic-analyse/hardware_input/vivado.log
# Journal file: D:/summer-camp/logic-analyse/hardware_input\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/summer-camp/logic-analyse/hardware_input/hardware_input.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 752.262 ; gain = 130.945
update_compile_order -fileset sources_1
create_peripheral xilinx.com user logic_input 1.0 -dir D:/summer-camp/logic-analyse/hardware_input/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:logic_input:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:logic_input:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:logic_input:1.0]
set_property  ip_repo_paths  D:/summer-camp/logic-analyse/hardware_input/../ip_repo/logic_input_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/summer-camp/logic-analyse/ip_repo/logic_input_1.0'.
ipx::edit_ip_in_project -upgrade true -name logic_input_v1_0_project -directory D:/summer-camp/logic-analyse/hardware_input/hardware_input.tmp/logic_input_v1_0_project d:/summer-camp/logic-analyse/ip_repo/logic_input_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/summer-camp/logic-analyse/hardware_input/hardware_input.tmp/logic_input_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 822.012 ; gain = 5.184
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/summer-camp/logic-analyse/ip_repo/logic_input_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/summer-camp/logic-analyse/ip_repo/logic_input_1.0/hdl/logic_input_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/summer-camp/logic-analyse/ip_repo/logic_input_1.0/hdl/logic_input_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 867.406 ; gain = 50.578
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/summer-camp/logic-analyse/ip_repo/logic_input_1.0/src {D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/src/intern_clk.v D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/src/logic_in.v}
update_compile_order -fileset sources_1
close_project
update_ip_catalog -delete_ip xilinx.com:user:logic_input:1.0 -repo_path d:/summer-camp/logic-analyse/ip_repo/logic_input_1.0
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:logic_input:1.0' from repository 'd:/summer-camp/logic-analyse/ip_repo/logic_input_1.0' at d:/summer-camp/logic-analyse/ip_repo/logic_input_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/summer-camp/logic-analyse/ip_repo/logic_input_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 01:01:14 2020...
