$date
	Thu Aug 24 10:04:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t_z $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_c $end
$scope module c2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! z $end
$var wire 1 % x $end
$var wire 1 & o $end
$var wire 1 ' n $end
$scope module andmod1 $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % x $end
$upscope $end
$scope module andmod2 $end
$var wire 1 # b $end
$var wire 1 " c $end
$var wire 1 & x $end
$upscope $end
$scope module ormod1 $end
$var wire 1 % a $end
$var wire 1 " b $end
$var wire 1 ' y $end
$upscope $end
$scope module ormod2 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1'
1%
1$
#40
0%
0$
0#
1"
#50
1$
#60
1&
0$
1#
#70
1%
1$
