multiline_comment|/*&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; * ########################################################################&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * ########################################################################&n; *&n; * MIPS boards specific PCI support.&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#ifdef CONFIG_PCI
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/mips-boards/generic.h&gt;
macro_line|#include &lt;asm/mips-boards/gt64120.h&gt;
macro_line|#ifdef CONFIG_MIPS_MALTA
macro_line|#include &lt;asm/mips-boards/malta.h&gt;
macro_line|#endif
DECL|macro|PCI_ACCESS_READ
mdefine_line|#define PCI_ACCESS_READ  0
DECL|macro|PCI_ACCESS_WRITE
mdefine_line|#define PCI_ACCESS_WRITE 1
r_static
r_int
DECL|function|mips_pcibios_config_access
id|mips_pcibios_config_access
c_func
(paren
r_int
r_char
id|access_type
comma
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|where
comma
id|u32
op_star
id|data
)paren
(brace
r_int
r_char
id|bus
op_assign
id|dev-&gt;bus-&gt;number
suffix:semicolon
r_int
r_char
id|dev_fn
op_assign
id|dev-&gt;devfn
suffix:semicolon
id|u32
id|intr
suffix:semicolon
r_if
c_cond
(paren
(paren
id|bus
op_eq
l_int|0
)paren
op_logical_and
(paren
id|dev_fn
op_ge
id|PCI_DEVFN
c_func
(paren
l_int|31
comma
l_int|0
)paren
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Because of a bug in the galileo (for slot 31). */
multiline_comment|/* Clear cause register bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup address */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
id|bus
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
id|dev_fn
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|where
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
r_if
c_cond
(paren
id|bus
op_eq
l_int|0
op_logical_and
id|dev_fn
op_eq
l_int|0
)paren
(brace
multiline_comment|/* &n;&t;&t;&t; * Galileo is acting differently than other devices. &n;&t;&t;&t; */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
id|GT_PCI_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|bus
op_eq
l_int|0
op_logical_and
id|dev_fn
op_eq
l_int|0
)paren
(brace
multiline_comment|/* &n;&t;&t;&t; * Galileo is acting differently than other devices. &n;&t;&t;&t; */
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
id|GT_PCI_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Check for master or target abort */
id|GT_READ
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
id|intr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intr
op_amp
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
(brace
multiline_comment|/* Error occurred */
multiline_comment|/* Clear bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * We can&squot;t address 8 and 16 bit words directly.  Instead we have to&n; * read/write a 32bit word and mask/modify the data we actually want.&n; */
r_static
r_int
DECL|function|mips_pcibios_read_config_byte
id|mips_pcibios_read_config_byte
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|where
comma
id|u8
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xff
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_static
r_int
DECL|function|mips_pcibios_read_config_word
id|mips_pcibios_read_config_word
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|where
comma
id|u16
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|where
op_amp
l_int|1
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xffff
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_static
r_int
DECL|function|mips_pcibios_read_config_dword
id|mips_pcibios_read_config_dword
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|where
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|where
op_amp
l_int|3
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
op_star
id|val
op_assign
id|data
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_static
r_int
DECL|function|mips_pcibios_write_config_byte
id|mips_pcibios_write_config_byte
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|where
comma
id|u8
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_static
r_int
DECL|function|mips_pcibios_write_config_word
id|mips_pcibios_write_config_word
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|where
comma
id|u16
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|where
op_amp
l_int|1
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xffff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
r_static
r_int
DECL|function|mips_pcibios_write_config_dword
id|mips_pcibios_write_config_dword
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|where
comma
id|u32
id|val
)paren
(brace
r_if
c_cond
(paren
id|where
op_amp
l_int|3
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|dev
comma
id|where
comma
op_amp
id|val
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|variable|mips_pci_ops
r_struct
id|pci_ops
id|mips_pci_ops
op_assign
(brace
id|mips_pcibios_read_config_byte
comma
id|mips_pcibios_read_config_word
comma
id|mips_pcibios_read_config_dword
comma
id|mips_pcibios_write_config_byte
comma
id|mips_pcibios_write_config_word
comma
id|mips_pcibios_write_config_dword
)brace
suffix:semicolon
DECL|function|pcibios_init
r_void
id|__init
id|pcibios_init
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_MIPS_MALTA
r_struct
id|pci_dev
op_star
id|pdev
suffix:semicolon
r_int
r_char
id|reg_val
suffix:semicolon
macro_line|#endif
id|printk
c_func
(paren
l_string|&quot;PCI: Probing PCI hardware on host bus 0.&bslash;n&quot;
)paren
suffix:semicolon
id|pci_scan_bus
c_func
(paren
l_int|0
comma
op_amp
id|mips_pci_ops
comma
l_int|NULL
)paren
suffix:semicolon
multiline_comment|/* &n;&t; * Due to a bug in the Galileo system controller, we need to setup &n;&t; * the PCI BAR for the Galileo internal registers.&n;&t; * This should be done in the bios/bootprom and will be fixed in&n;&t; * a later revision of YAMON (the MIPS boards boot prom).&n;&t; */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
multiline_comment|/* Local bus */
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_DEVNUM_SHF
)paren
op_or
multiline_comment|/* GT64120 device */
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
multiline_comment|/* Function 0 */
(paren
(paren
l_int|0x20
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
multiline_comment|/* BAR 4 */
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
multiline_comment|/* Perform the write */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
id|CPHYSADDR
c_func
(paren
id|MIPS_GT_BASE
)paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_MIPS_MALTA
id|pci_for_each_dev
c_func
(paren
id|pdev
)paren
(brace
r_if
c_cond
(paren
(paren
id|pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_INTEL
)paren
op_logical_and
(paren
id|pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_INTEL_82371AB
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|pdev-&gt;devfn
)paren
op_eq
l_int|0x0a
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * IDE Decode enable.&n;&t;&t;&t; */
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
l_int|0x41
comma
op_amp
id|reg_val
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|pdev
comma
l_int|0x41
comma
id|reg_val
op_or
l_int|0x80
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
l_int|0x43
comma
op_amp
id|reg_val
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|pdev
comma
l_int|0x43
comma
id|reg_val
op_or
l_int|0x80
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_INTEL
)paren
op_logical_and
(paren
id|pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_INTEL_82371AB_0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|pdev-&gt;devfn
)paren
op_eq
l_int|0x0a
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * Set top of main memory accessible by ISA or DMA&n;&t;&t;&t; * devices to 16 Mb.&n;&t;&t;&t; */
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
l_int|0x69
comma
op_amp
id|reg_val
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|pdev
comma
l_int|0x69
comma
id|reg_val
op_or
l_int|0xf0
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* &n;&t; * Activate Floppy Controller in the SMSC FDC37M817 Super I/O &n;&t; * Controller.&n;&t; * This should be done in the bios/bootprom and will be fixed in&n;         * a later revision of YAMON (the MIPS boards boot prom).&n;&t; */
multiline_comment|/* Entering config state. */
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_ENTER
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
multiline_comment|/* Activate floppy controller. */
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_DEVNUM
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_DEVNUM_FLOPPY
comma
id|SMSC_DATA_REG
)paren
suffix:semicolon
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_ACTIVATE
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_ACTIVATE_ENABLE
comma
id|SMSC_DATA_REG
)paren
suffix:semicolon
multiline_comment|/* Exit config state. */
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_EXIT
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
macro_line|#endif
)brace
r_int
id|__init
DECL|function|pcibios_enable_device
id|pcibios_enable_device
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
multiline_comment|/* Not needed, since we enable all devices at startup.  */
r_return
l_int|0
suffix:semicolon
)brace
r_void
id|__init
DECL|function|pcibios_align_resource
id|pcibios_align_resource
c_func
(paren
r_void
op_star
id|data
comma
r_struct
id|resource
op_star
id|res
comma
r_int
r_int
id|size
comma
r_int
r_int
id|align
)paren
(brace
)brace
r_char
op_star
id|__init
DECL|function|pcibios_setup
id|pcibios_setup
c_func
(paren
r_char
op_star
id|str
)paren
(brace
multiline_comment|/* Nothing to do for now.  */
r_return
id|str
suffix:semicolon
)brace
DECL|variable|pcibios_fixups
r_struct
id|pci_fixup
id|pcibios_fixups
(braket
)braket
op_assign
(brace
(brace
l_int|0
)brace
)brace
suffix:semicolon
macro_line|#warning pcibios_update_resource() is now a generic implementation - please check
DECL|function|pcibios_assign_all_busses
r_int
id|__init
r_int
id|pcibios_assign_all_busses
c_func
(paren
r_void
)paren
(brace
r_return
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n; *  Called after each bus is probed, but before its children&n; *  are examined.&n; */
DECL|function|pcibios_fixup_bus
r_void
id|__init
id|pcibios_fixup_bus
c_func
(paren
r_struct
id|pci_bus
op_star
id|b
)paren
(brace
id|pci_read_bridge_bases
c_func
(paren
id|b
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_PCI */
eof
