// Seed: 1105195475
module module_0 (
    input id_0
    , id_6,
    output reg id_1,
    output reg id_2,
    input id_3,
    output reg id_4,
    output logic id_5
);
  logic id_7;
  initial begin
    id_4 <= 1;
    id_1 <= id_0;
    if (1) begin
      id_2 <= 1'h0;
    end
  end
endmodule
