fifo_generator_time.v,verilog,xil_defaultlib,../../../../Sampler_Pmod_AD1.gen/sources_1/ip/fifo_generator_time/sim/fifo_generator_time.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
