#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000213e4ccba20 .scope module, "tb_pc_reg" "tb_pc_reg" 2 2;
 .timescale -9 -9;
v00000213e4ccc710_0 .net "ce", 0 0, v00000213e4cc6d20_0;  1 drivers
v00000213e4ccc7b0_0 .var "clk", 0 0;
v00000213e4ccc850_0 .net "pc", 31 0, v00000213e4cc6b00_0;  1 drivers
v00000213e4ccc8f0_0 .var "rst", 0 0;
S_00000213e4ccc580 .scope module, "inst_pc_reg" "pc_reg" 2 27, 3 2 0, S_00000213e4ccba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v00000213e4cc6d20_0 .var "ce", 0 0;
v00000213e4cc68a0_0 .net "clk", 0 0, v00000213e4ccc7b0_0;  1 drivers
v00000213e4cc6b00_0 .var "pc", 31 0;
v00000213e4ccbbb0_0 .net "rst", 0 0, v00000213e4ccc8f0_0;  1 drivers
E_00000213e4d06380 .event posedge, v00000213e4cc68a0_0;
    .scope S_00000213e4ccc580;
T_0 ;
    %wait E_00000213e4d06380;
    %load/vec4 v00000213e4ccbbb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213e4cc6d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213e4cc6d20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000213e4ccc580;
T_1 ;
    %wait E_00000213e4d06380;
    %load/vec4 v00000213e4cc6d20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000213e4cc6b00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000213e4cc6b00_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000213e4cc6b00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000213e4ccba20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000213e4ccc7b0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v00000213e4ccc7b0_0;
    %inv;
    %store/vec4 v00000213e4ccc7b0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000213e4ccba20;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000213e4ccc8f0_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000213e4ccc8f0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 15 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000213e4ccba20;
T_4 ;
    %vpi_call 2 19 "$monitor", "InstAddr = %h\011ce = %b", v00000213e4ccc850_0, v00000213e4ccc710_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000213e4ccba20;
T_5 ;
    %vpi_call 2 23 "$dumpfile", "./build/wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000213e4ccba20 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./source/sim/tb_pc_reg.v";
    "./source/design/pc_reg.v";
