// Seed: 74877119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  bit
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27;
  logic id_28;
  wire  id_29;
  ;
  localparam id_30 = -1 == -1;
  always #1 id_12 <= 1;
  wire id_31;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout reg id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_14,
      id_12
  );
  input wire id_1;
  always @(posedge -1'b0 or posedge -1 + id_8) id_4 = 1;
endmodule
