Codesign Log
Benchmark: src/benchmarks/models/matmult.py
Architecture Config: aladdin_const_with_mem
WARNING:inverse validation:edp of simulation running on 7 nm logic tech node: 5007.703569161193 E-18 Js
WARNING:inverse validation:edp of simulation running on 5 nm logic tech node: 4878.446503111338 E-18 Js
WARNING:inverse validation:tech node pair [7, 5], asking inverse pass for 1.0264955382758463 edp improvement
WARNING:inverse validation:cacti subs with concrete values: {MemReadL: 0.83028, MemWriteL: 0.83028, MemReadEact: 0.0422842, MemWriteEact: 0.0449103, MemPpass: 0.0170603, BufL: 3.06857, BufReadEact: 0.258363, BufWriteEact: 0.262779, BufPpass: 0.0179563}
WARNING:inverse validation:other tech params: {7: {Reff_Add: 12166.184041184042, Ceff_Add: 0.00026302413223140496, Reff_And: 7395.274358566907, Ceff_And: 4.7327520661157014e-05, Reff_BitAnd: 25074.60212201592, Ceff_BitAnd: 1.914287603305785e-06, Reff_BitOr: 26628.521126760563, Ceff_BitOr: 1.9227504132231407e-06, Reff_BitXor: 23632.8125, Ceff_BitXor: 1.9972231404958677e-06, Reff_Eq: 5557.750075787501, Ceff_Eq: 6.333498181818181e-05, Reff_FloorDiv: 23.154725309178737, Ceff_FloorDiv: 0.37573324165289246, Reff_Gt: 3727.2973705611275, Ceff_Gt: 0.00014031614545454547, Reff_GtE: 4223.916443252905, Ceff_GtE: 0.00012500247272727273, Reff_Invert: 84402.90178571429, Ceff_Invert: 4.146776859504132e-07, Reff_IsNot: 84402.90178571429, Ceff_IsNot: 4.146776859504132e-07, Reff_LShift: 7742.117117117118, Ceff_LShift: 6.974836363636364e-07, Reff_Lt: 3547.575627862249, Ceff_Lt: 0.00010908858347107438, Reff_LtE: 3768.67205700973, Ceff_LtE: 0.00010268869090909092, Reff_Mod: 5214.393449687568, Ceff_Mod: 7.421764462809916e-05, Reff_Mult: 65.5616760902094, Ceff_Mult: 0.1715636431338843, Reff_Not: 84402.90178571429, Ceff_Not: 4.146776859504132e-07, Reff_NotEq: 3418.52331093871, Ceff_NotEq: 0.00011320677520661156, Reff_Or: 7853.573051210489, Ceff_Or: 4.555888099173554e-05, Reff_RShift: 7742.117117117118, Ceff_RShift: 6.974836363636364e-07, Reff_Regs: 605000.0, Ceff_Regs: 6.611570247933884e-07, Reff_Sub: 10633.43644544432, Ceff_Sub: 0.0003042290247933884, Reff_UAdd: 12166.184041184042, Ceff_UAdd: 0.00026302413223140496, Reff_USub: 10633.43644544432, Ceff_USub: 0.0003042290247933884, V_dd: 1.1, MemReadEact: 4.22842e-11, MemWriteEact: 4.49103e-11, MemPpass: 0.0170603, BufReadEact: 2.58363e-10, BufWriteEact: 2.62779e-10, BufPpass: 0.0179563, OffChipIOL: 1.25, OffChipIOPact: 2408160.0, C_g_ideal: 3.27e-16, C_fringe: 6e-17, C_junc: 1e-09, C_junc_sw: 2.5e-16, l_phy: 0.009, l_elec: 0.00468, nmos_effective_resistance_multiplier: 1.45, Vdd: 0.8, Vth: 0.1395, Vdsat: 0.0233, I_on_n: 0.0026264, I_on_p: 0.0013132, I_off_n: 4.256e-07, I_g_on_n: 1.81e-09, C_ox: 3.63e-14, t_ox: 0.00055, n2p_drv_rt: 2.0, lch_lk_rdc: 0.305437, Mobility_n: 42607000000.0, gmp_to_gmn_multiplier: 1.38, vpp: 1e-09, Wmemcella: 1.31, Wmemcellpmos: 1.23, Wmemcellnmos: 2.08, area_cell: 146.0, asp_ratio_cell: 1.46, dram_cell_I_on: 1e-09, dram_cell_Vdd: 1e-09, dram_cell_C: 1e-09, dram_cell_I_off_worst_case_len_temp: 1e-09, logic_scaling_co_eff: 0.2401, core_tx_density: 2.55102, sckt_co_eff: 1.1296, chip_layout_overhead: 1.2, macro_layout_overhead: 1.1, sense_delay: 3e-11, sense_dy_power: 2.16e-15, wire_pitch: 2.5, barrier_thickness: 1e-09, dishing_thickness: 1e-09, alpha_scatter: 1.0, aspect_ratio: 3.0, miller_value: 1.5, horiz_dielectric_constant: 1.414, vert_dielectric_constant: 3.9, ild_thickness: 0.15, fringe_cap: 1.15e-16, resistivity: 0.018, wire_r_per_micron: 1e-09, wire_c_per_micron: 1e-09, tsv_pitch: 0.8, tsv_diameter: 0.4, tsv_length: 4.0, tsv_dielec_thickness: 0.1, tsv_contact_resistance: 0.1, tsv_depletion_width: 0.6, tsv_liner_dielectric_cons: 1.414, vdd_io: 1.5, v_sw_clk: 0.75, c_int: 1.5, c_tx: 2, c_data: 1.5, c_addr: 0.75, i_bias: 15, i_leak: 1000, ioarea_c: 0.01, ioarea_k0: 0.5, ioarea_k1: 0.00015, ioarea_k2: 4.5e-08, ioarea_k3: 1.5e-11, t_ds: 150, t_is: 150, t_dh: 150, t_ih: 150, t_dcd_soc: 50, t_dcd_dram: 50, t_error_soc: 25, t_skew_setup: 25, t_skew_hold: 25, t_dqsq: 100, t_soc_setup: 50, t_soc_hold: 50, t_jitter_setup: 100, t_jitter_hold: 100, t_jitter_addr_setup: 100, t_jitter_addr_hold: 100, t_cor_margin: 30, r_diff_term: 100, rtt_ca: 50, rs1_dq: 15, rs2_dq: 15, r_stub_ca: 1e-09, r_on: 1e-09, r_on_ca: 50, z0: 50, t_flight: 1e-09, t_flight_ca: 2, k_noise_write: 0.2, k_noise_read: 0.2, k_noise_addr: 0.2, v_noise_independent_write: 0.1, v_noise_independent_read: 0.1, v_noise_independent_addr: 0.1, phy_datapath_s: 1e-09, phy_phase_rotator_s: 10, phy_clock_tree_s: 1e-09, phy_rx_s: 10, phy_dcc_s: 1e-09, phy_deskew_s: 1e-09, phy_leveling_s: 1e-09, phy_pll_s: 10, phy_datapath_d: 0.5, phy_phase_rotator_d: 0.01, phy_clock_tree_d: 0.5, phy_rx_d: 0.5, phy_dcc_d: 0.05, phy_deskew_d: 0.1, phy_leveling_d: 0.05, phy_pll_d: 0.05, phy_pll_wtime: 10, phy_phase_rotator_wtime: 5, phy_rx_wtime: 2, phy_bandgap_wtime: 10, phy_deskew_wtime: 0.003, phy_vrefgen_wtime: 0.5}, 5: {Reff_Add: 15400.232963524104, Ceff_Add: 0.00018382838796694213, Reff_And: 9361.106782996085, Ceff_And: 3.300891733884297e-05, Reff_BitAnd: 31740.002686096097, Ceff_BitAnd: 1.3421548958677685e-06, Reff_BitOr: 33706.98876805135, Ceff_BitOr: 1.3350347107438015e-06, Reff_BitXor: 29914.952531645573, Ceff_BitXor: 1.3906089256198345e-06, Reff_Eq: 7035.126678212027, Ceff_Eq: 4.4206737735537187e-05, Reff_FloorDiv: 29.309778872378143, Ceff_FloorDiv: 0.26312037472476035, Reff_Gt: 4718.097937419149, Ceff_Gt: 9.81327658181818e-05, Reff_GtE: 5346.729675003677, Ceff_GtE: 8.734311034710742e-05, Reff_Invert: 106839.11618444847, Ceff_Invert: 2.9015590082644624e-07, Reff_IsNot: 106839.11618444847, Ceff_IsNot: 2.9015590082644624e-07, Reff_LShift: 9800.148249515338, Ceff_LShift: 4.897885090909092e-07, Reff_Lt: 4490.602060585125, Ceff_Lt: 7.615905292561982e-05, Reff_LtE: 4770.470958240166, Ceff_LtE: 7.169103490909089e-05, Reff_Mod: 6600.498037579199, Ceff_Mod: 5.181427190082644e-05, Reff_Mult: 82.98946340532837, Ceff_Mult: 0.11994293723028097, Reff_Not: 106839.11618444847, Ceff_Not: 2.9015590082644624e-07, Reff_NotEq: 4327.244697390773, Ceff_NotEq: 7.903412538842973e-05, Reff_Or: 9941.231710393024, Ceff_Or: 3.178680561983471e-05, Reff_RShift: 9800.148249515338, Ceff_RShift: 4.897885090909092e-07, Reff_Regs: 605000.0, Ceff_Regs: 6.611570247933884e-07, Reff_Sub: 13460.046133473825, Ceff_Sub: 0.0002126292860826446, Reff_UAdd: 15400.232963524104, Ceff_UAdd: 0.00018382838796694213, Reff_USub: 13460.046133473825, Ceff_USub: 0.0002126292860826446, V_dd: 1.1, MemReadEact: 4.22842e-11, MemWriteEact: 4.49103e-11, MemPpass: 0.0170603, BufReadEact: 2.58363e-10, BufWriteEact: 2.62779e-10, BufPpass: 0.0179563, OffChipIOL: 1.25, OffChipIOPact: 2408160.0, C_g_ideal: 3.27e-16, C_fringe: 6e-17, C_junc: 1e-09, C_junc_sw: 2.5e-16, l_phy: 0.009, l_elec: 0.00468, nmos_effective_resistance_multiplier: 1.45, Vdd: 0.8, Vth: 0.1395, Vdsat: 0.0233, I_on_n: 0.0026264, I_on_p: 0.0013132, I_off_n: 4.256e-07, I_g_on_n: 1.81e-09, C_ox: 3.63e-14, t_ox: 0.00055, n2p_drv_rt: 2.0, lch_lk_rdc: 0.305437, Mobility_n: 42607000000.0, gmp_to_gmn_multiplier: 1.38, vpp: 1e-09, Wmemcella: 1.31, Wmemcellpmos: 1.23, Wmemcellnmos: 2.08, area_cell: 146.0, asp_ratio_cell: 1.46, dram_cell_I_on: 1e-09, dram_cell_Vdd: 1e-09, dram_cell_C: 1e-09, dram_cell_I_off_worst_case_len_temp: 1e-09, logic_scaling_co_eff: 0.2401, core_tx_density: 2.55102, sckt_co_eff: 1.1296, chip_layout_overhead: 1.2, macro_layout_overhead: 1.1, sense_delay: 3e-11, sense_dy_power: 2.16e-15, wire_pitch: 2.5, barrier_thickness: 1e-09, dishing_thickness: 1e-09, alpha_scatter: 1.0, aspect_ratio: 3.0, miller_value: 1.5, horiz_dielectric_constant: 1.414, vert_dielectric_constant: 3.9, ild_thickness: 0.15, fringe_cap: 1.15e-16, resistivity: 0.018, wire_r_per_micron: 1e-09, wire_c_per_micron: 1e-09, tsv_pitch: 0.8, tsv_diameter: 0.4, tsv_length: 4.0, tsv_dielec_thickness: 0.1, tsv_contact_resistance: 0.1, tsv_depletion_width: 0.6, tsv_liner_dielectric_cons: 1.414, vdd_io: 1.5, v_sw_clk: 0.75, c_int: 1.5, c_tx: 2, c_data: 1.5, c_addr: 0.75, i_bias: 15, i_leak: 1000, ioarea_c: 0.01, ioarea_k0: 0.5, ioarea_k1: 0.00015, ioarea_k2: 4.5e-08, ioarea_k3: 1.5e-11, t_ds: 150, t_is: 150, t_dh: 150, t_ih: 150, t_dcd_soc: 50, t_dcd_dram: 50, t_error_soc: 25, t_skew_setup: 25, t_skew_hold: 25, t_dqsq: 100, t_soc_setup: 50, t_soc_hold: 50, t_jitter_setup: 100, t_jitter_hold: 100, t_jitter_addr_setup: 100, t_jitter_addr_hold: 100, t_cor_margin: 30, r_diff_term: 100, rtt_ca: 50, rs1_dq: 15, rs2_dq: 15, r_stub_ca: 1e-09, r_on: 1e-09, r_on_ca: 50, z0: 50, t_flight: 1e-09, t_flight_ca: 2, k_noise_write: 0.2, k_noise_read: 0.2, k_noise_addr: 0.2, v_noise_independent_write: 0.1, v_noise_independent_read: 0.1, v_noise_independent_addr: 0.1, phy_datapath_s: 1e-09, phy_phase_rotator_s: 10, phy_clock_tree_s: 1e-09, phy_rx_s: 10, phy_dcc_s: 1e-09, phy_deskew_s: 1e-09, phy_leveling_s: 1e-09, phy_pll_s: 10, phy_datapath_d: 0.5, phy_phase_rotator_d: 0.01, phy_clock_tree_d: 0.5, phy_rx_d: 0.5, phy_dcc_d: 0.05, phy_deskew_d: 0.1, phy_leveling_d: 0.05, phy_pll_d: 0.05, phy_pll_wtime: 10, phy_phase_rotator_wtime: 5, phy_rx_wtime: 2, phy_bandgap_wtime: 10, phy_deskew_wtime: 0.003, phy_vrefgen_wtime: 0.5}}
WARNING:inverse validation:symbolic edp before subbing out cacti params: (2.75*BufReadEact + 2.75*BufWriteEact + 6.0*Ceff_Add*V_dd**2 + 4.0*Ceff_Mult*V_dd**2 + 22.0*Ceff_Regs*V_dd**2 + 5.5*MemReadEact + 5.5*MemWriteEact + (MemPpass + 37.7587984545085*V_dd**2/Reff_Not)*(12.875*BufL + 5.375*Ceff_Add*Reff_Add + 1.75*Ceff_Mult*Reff_Mult + 14.25*Ceff_Regs*Reff_Regs + 0.25*MemReadL + 0.25*MemWriteL + 4.125*Abs(-BufL) + 0.875*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(-Ceff_Mult*Reff_Mult) + 5.25*Abs(-Ceff_Regs*Reff_Regs) + 0.5*Abs(-MemReadL/2 - MemWriteL/2) + 0.25*Abs(-BufL + 0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult)) + 5.5*Abs(-BufL + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 1.0*Abs(0.5*BufL - Ceff_Add*Reff_Add + 0.5*Abs(-BufL)) + 0.75*Abs(0.5*BufL - Ceff_Mult*Reff_Mult + 0.5*Abs(-BufL)) + 3.5*Abs(0.5*BufL - Ceff_Regs*Reff_Regs + 0.5*Abs(-BufL)) + 2.5*Abs(-Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 1.75*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add)) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 0.75*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult)) + 0.5*Abs(-BufL + 0.25*Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add))) + 1.5*Abs(-BufL + 0.25*Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult))) + 1.0*Abs(-BufL + 0.5*Ceff_Mult*Reff_Mult + 0.25*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Regs*Reff_Regs) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs))) + 1.0*Abs(0.25*BufL - Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-BufL) + 0.5*Abs(0.5*BufL - Ceff_Regs*Reff_Regs + 0.5*Abs(-BufL))) + 2.0*Abs(0.25*BufL + 0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.25*Abs(-BufL) + 0.5*Abs(0.5*BufL - Ceff_Add*Reff_Add + 0.5*Abs(-BufL))) + 0.5*Abs(0.25*BufL + 0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.25*Abs(-BufL) + 0.5*Abs(0.5*BufL - Ceff_Mult*Reff_Mult + 0.5*Abs(-BufL))) + 0.5*Abs(0.5*BufL + 0.25*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(-BufL + 0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult)))))*(12.875*BufL + 5.375*Ceff_Add*Reff_Add + 1.75*Ceff_Mult*Reff_Mult + 14.25*Ceff_Regs*Reff_Regs + 0.25*MemReadL + 0.25*MemWriteL + 4.125*Abs(-BufL) + 0.875*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(-Ceff_Mult*Reff_Mult) + 5.25*Abs(-Ceff_Regs*Reff_Regs) + 0.5*Abs(-MemReadL/2 - MemWriteL/2) + 0.25*Abs(-BufL + 0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult)) + 5.5*Abs(-BufL + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 1.0*Abs(0.5*BufL - Ceff_Add*Reff_Add + 0.5*Abs(-BufL)) + 0.75*Abs(0.5*BufL - Ceff_Mult*Reff_Mult + 0.5*Abs(-BufL)) + 3.5*Abs(0.5*BufL - Ceff_Regs*Reff_Regs + 0.5*Abs(-BufL)) + 2.5*Abs(-Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 1.75*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add)) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 0.75*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult)) + 0.5*Abs(-BufL + 0.25*Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add))) + 1.5*Abs(-BufL + 0.25*Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult))) + 1.0*Abs(-BufL + 0.5*Ceff_Mult*Reff_Mult + 0.25*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Regs*Reff_Regs) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs))) + 1.0*Abs(0.25*BufL - Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-BufL) + 0.5*Abs(0.5*BufL - Ceff_Regs*Reff_Regs + 0.5*Abs(-BufL))) + 2.0*Abs(0.25*BufL + 0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.25*Abs(-BufL) + 0.5*Abs(0.5*BufL - Ceff_Add*Reff_Add + 0.5*Abs(-BufL))) + 0.5*Abs(0.25*BufL + 0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.25*Abs(-BufL) + 0.5*Abs(0.5*BufL - Ceff_Mult*Reff_Mult + 0.5*Abs(-BufL))) + 0.5*Abs(0.5*BufL + 0.25*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(-BufL + 0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult))))
WARNING:inverse validation:symbolic edp after subbing out cacti params: (6.0*Ceff_Add*V_dd**2 + 4.0*Ceff_Mult*V_dd**2 + 22.0*Ceff_Regs*V_dd**2 + (0.0170603 + 37.7587984545085*V_dd**2/Reff_Not)*(5.375*Ceff_Add*Reff_Add + 1.75*Ceff_Mult*Reff_Mult + 14.25*Ceff_Regs*Reff_Regs + 0.875*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(-Ceff_Mult*Reff_Mult) + 5.25*Abs(-Ceff_Regs*Reff_Regs) + 1.0*Abs(Ceff_Add*Reff_Add - 3.06857) + 0.75*Abs(Ceff_Mult*Reff_Mult - 3.06857) + 3.5*Abs(Ceff_Regs*Reff_Regs - 3.06857) + 2.5*Abs(-Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 1.75*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add)) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 0.75*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult)) + 0.25*Abs(0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult) - 3.06857) + 5.5*Abs(0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs) - 3.06857) + 1.0*Abs(-Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(Ceff_Regs*Reff_Regs - 3.06857) + 1.534285) + 2.0*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(Ceff_Add*Reff_Add - 3.06857) + 1.534285) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(Ceff_Mult*Reff_Mult - 3.06857) + 1.534285) + 0.5*Abs(0.25*Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add)) - 3.06857) + 0.5*Abs(0.25*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult) - 3.06857) + 1.534285) + 1.5*Abs(0.25*Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult)) - 3.06857) + 1.0*Abs(0.5*Ceff_Mult*Reff_Mult + 0.25*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Regs*Reff_Regs) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) - 3.06857) + 52.99597) + 1.91271025)*(5.375*Ceff_Add*Reff_Add + 1.75*Ceff_Mult*Reff_Mult + 14.25*Ceff_Regs*Reff_Regs + 0.875*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(-Ceff_Mult*Reff_Mult) + 5.25*Abs(-Ceff_Regs*Reff_Regs) + 1.0*Abs(Ceff_Add*Reff_Add - 3.06857) + 0.75*Abs(Ceff_Mult*Reff_Mult - 3.06857) + 3.5*Abs(Ceff_Regs*Reff_Regs - 3.06857) + 2.5*Abs(-Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 1.75*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add)) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) + 0.75*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult)) + 0.25*Abs(0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult) - 3.06857) + 5.5*Abs(0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs) - 3.06857) + 1.0*Abs(-Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(Ceff_Regs*Reff_Regs - 3.06857) + 1.534285) + 2.0*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(Ceff_Add*Reff_Add - 3.06857) + 1.534285) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(Ceff_Mult*Reff_Mult - 3.06857) + 1.534285) + 0.5*Abs(0.25*Ceff_Add*Reff_Add + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Add*Reff_Add) + 0.5*Abs(0.5*Ceff_Add*Reff_Add - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Add*Reff_Add)) - 3.06857) + 0.5*Abs(0.25*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult + 0.5*Abs(-Ceff_Mult*Reff_Mult) - 3.06857) + 1.534285) + 1.5*Abs(0.25*Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Mult*Reff_Mult) + 0.5*Abs(0.5*Ceff_Mult*Reff_Mult - Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Mult*Reff_Mult)) - 3.06857) + 1.0*Abs(0.5*Ceff_Mult*Reff_Mult + 0.25*Ceff_Regs*Reff_Regs + 0.25*Abs(-Ceff_Regs*Reff_Regs) + 0.5*Abs(-Ceff_Mult*Reff_Mult + 0.5*Ceff_Regs*Reff_Regs + 0.5*Abs(-Ceff_Regs*Reff_Regs)) - 3.06857) + 52.99597)
WARNING:inverse validation:jk actually asking for 1.17367996479584 edp improvement
WARNING:pyomo.common.numeric_types:Dynamically registering the following numeric type:
    sympy.core.numbers.Float
Dynamic registration is supported for convenience, but there are known
limitations to this approach.  We recommend explicitly registering
numeric types using RegisterNumericType() or RegisterIntegerType().
WARNING:inverse validation:final value of edp is 1075.87091347858 vs inital 1262.72811307990
WARNING:inverse validation:initial value of next tech node edp is 1075.87089407252
WARNING:inverse validation:final tech params for 7 nm: {Reff_Regs: 602010.0862582854, Ceff_Mult: 0.15596450143903123, Reff_Not: 84124.70696674114, Reff_Mult: 60.406838706177076, Ceff_Add: 0.0002555660498940648, Ceff_Regs: 6.579599995820898e-07, V_dd: 1.0594119206535961, Reff_Add: 11821.675717089038}
WARNING:inverse validation:initial tech params for 5 nm: {Reff_Add: 15400.232963524104, Ceff_Add: 0.00018382838796694213, Reff_And: 9361.106782996085, Ceff_And: 3.300891733884297e-05, Reff_BitAnd: 31740.002686096097, Ceff_BitAnd: 1.3421548958677685e-06, Reff_BitOr: 33706.98876805135, Ceff_BitOr: 1.3350347107438015e-06, Reff_BitXor: 29914.952531645573, Ceff_BitXor: 1.3906089256198345e-06, Reff_Eq: 7035.126678212027, Ceff_Eq: 4.4206737735537187e-05, Reff_FloorDiv: 29.309778872378143, Ceff_FloorDiv: 0.26312037472476035, Reff_Gt: 4718.097937419149, Ceff_Gt: 9.81327658181818e-05, Reff_GtE: 5346.729675003677, Ceff_GtE: 8.734311034710742e-05, Reff_Invert: 106839.11618444847, Ceff_Invert: 2.9015590082644624e-07, Reff_IsNot: 106839.11618444847, Ceff_IsNot: 2.9015590082644624e-07, Reff_LShift: 9800.148249515338, Ceff_LShift: 4.897885090909092e-07, Reff_Lt: 4490.602060585125, Ceff_Lt: 7.615905292561982e-05, Reff_LtE: 4770.470958240166, Ceff_LtE: 7.169103490909089e-05, Reff_Mod: 6600.498037579199, Ceff_Mod: 5.181427190082644e-05, Reff_Mult: 82.98946340532837, Ceff_Mult: 0.11994293723028097, Reff_Not: 106839.11618444847, Ceff_Not: 2.9015590082644624e-07, Reff_NotEq: 4327.244697390773, Ceff_NotEq: 7.903412538842973e-05, Reff_Or: 9941.231710393024, Ceff_Or: 3.178680561983471e-05, Reff_RShift: 9800.148249515338, Ceff_RShift: 4.897885090909092e-07, Reff_Regs: 605000.0, Ceff_Regs: 6.611570247933884e-07, Reff_Sub: 13460.046133473825, Ceff_Sub: 0.0002126292860826446, Reff_UAdd: 15400.232963524104, Ceff_UAdd: 0.00018382838796694213, Reff_USub: 13460.046133473825, Ceff_USub: 0.0002126292860826446, V_dd: 1.1, MemReadEact: 4.22842e-11, MemWriteEact: 4.49103e-11, MemPpass: 0.0170603, BufReadEact: 2.58363e-10, BufWriteEact: 2.62779e-10, BufPpass: 0.0179563, OffChipIOL: 1.25, OffChipIOPact: 2408160.0, C_g_ideal: 3.27e-16, C_fringe: 6e-17, C_junc: 1e-09, C_junc_sw: 2.5e-16, l_phy: 0.009, l_elec: 0.00468, nmos_effective_resistance_multiplier: 1.45, Vdd: 0.8, Vth: 0.1395, Vdsat: 0.0233, I_on_n: 0.0026264, I_on_p: 0.0013132, I_off_n: 4.256e-07, I_g_on_n: 1.81e-09, C_ox: 3.63e-14, t_ox: 0.00055, n2p_drv_rt: 2.0, lch_lk_rdc: 0.305437, Mobility_n: 42607000000.0, gmp_to_gmn_multiplier: 1.38, vpp: 1e-09, Wmemcella: 1.31, Wmemcellpmos: 1.23, Wmemcellnmos: 2.08, area_cell: 146.0, asp_ratio_cell: 1.46, dram_cell_I_on: 1e-09, dram_cell_Vdd: 1e-09, dram_cell_C: 1e-09, dram_cell_I_off_worst_case_len_temp: 1e-09, logic_scaling_co_eff: 0.2401, core_tx_density: 2.55102, sckt_co_eff: 1.1296, chip_layout_overhead: 1.2, macro_layout_overhead: 1.1, sense_delay: 3e-11, sense_dy_power: 2.16e-15, wire_pitch: 2.5, barrier_thickness: 1e-09, dishing_thickness: 1e-09, alpha_scatter: 1.0, aspect_ratio: 3.0, miller_value: 1.5, horiz_dielectric_constant: 1.414, vert_dielectric_constant: 3.9, ild_thickness: 0.15, fringe_cap: 1.15e-16, resistivity: 0.018, wire_r_per_micron: 1e-09, wire_c_per_micron: 1e-09, tsv_pitch: 0.8, tsv_diameter: 0.4, tsv_length: 4.0, tsv_dielec_thickness: 0.1, tsv_contact_resistance: 0.1, tsv_depletion_width: 0.6, tsv_liner_dielectric_cons: 1.414, vdd_io: 1.5, v_sw_clk: 0.75, c_int: 1.5, c_tx: 2, c_data: 1.5, c_addr: 0.75, i_bias: 15, i_leak: 1000, ioarea_c: 0.01, ioarea_k0: 0.5, ioarea_k1: 0.00015, ioarea_k2: 4.5e-08, ioarea_k3: 1.5e-11, t_ds: 150, t_is: 150, t_dh: 150, t_ih: 150, t_dcd_soc: 50, t_dcd_dram: 50, t_error_soc: 25, t_skew_setup: 25, t_skew_hold: 25, t_dqsq: 100, t_soc_setup: 50, t_soc_hold: 50, t_jitter_setup: 100, t_jitter_hold: 100, t_jitter_addr_setup: 100, t_jitter_addr_hold: 100, t_cor_margin: 30, r_diff_term: 100, rtt_ca: 50, rs1_dq: 15, rs2_dq: 15, r_stub_ca: 1e-09, r_on: 1e-09, r_on_ca: 50, z0: 50, t_flight: 1e-09, t_flight_ca: 2, k_noise_write: 0.2, k_noise_read: 0.2, k_noise_addr: 0.2, v_noise_independent_write: 0.1, v_noise_independent_read: 0.1, v_noise_independent_addr: 0.1, phy_datapath_s: 1e-09, phy_phase_rotator_s: 10, phy_clock_tree_s: 1e-09, phy_rx_s: 10, phy_dcc_s: 1e-09, phy_deskew_s: 1e-09, phy_leveling_s: 1e-09, phy_pll_s: 10, phy_datapath_d: 0.5, phy_phase_rotator_d: 0.01, phy_clock_tree_d: 0.5, phy_rx_d: 0.5, phy_dcc_d: 0.05, phy_deskew_d: 0.1, phy_leveling_d: 0.05, phy_pll_d: 0.05, phy_pll_wtime: 10, phy_phase_rotator_wtime: 5, phy_rx_wtime: 2, phy_bandgap_wtime: 10, phy_deskew_wtime: 0.003, phy_vrefgen_wtime: 0.5}
