<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>sysmon: xsysmon_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">sysmon
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6fab7843e203ad57d1eeaf3f01799ad5.html">sysmon</a></li><li class="navelem"><a class="el" href="dir_e3eb25fdb863d309faae8f5b2c199b9c.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xsysmon_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9c287afa2245c955bd1fbcd8ed4f9b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysmon__v7__1.html#ga9c287afa2245c955bd1fbcd8ed4f9b02">XSysMon_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr class="separator:ga9c287afa2245c955bd1fbcd8ed4f9b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145c5d79fcbe0223c3427d91f03c95e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysmon__v7__1.html#ga145c5d79fcbe0223c3427d91f03c95e5">XSysMon_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td></tr>
<tr class="separator:ga145c5d79fcbe0223c3427d91f03c95e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The following constants provide access to each of the registers of the System Monitor/ADC device. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Software Reset Register (SRR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Status Register (SR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Alarm Output Register (AOR) mask(s)</div></td></tr>
<tr class="memitem:ga21825adcf8d9fec56ba34cb8a443a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysmon__v7__1.html#ga21825adcf8d9fec56ba34cb8a443a058">XSM_AOR_VBRAM_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga21825adcf8d9fec56ba34cb8a443a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC CONVST Register (CONVST) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Reset Register (ARR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Global Interrupt Enable Register (GIER) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC device Interrupt Status/Enable Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><b> Interrupt Status Register (IPISR) </b></p>
<p>This register holds the interrupt status flags for the device.</p>
<p><b> Interrupt Enable Register (IPIER) </b></p>
<p>This register is used to enable interrupt sources for the device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt</p>
<p>IPISR/IPIER registers have the same bit definitions and are only defined once. </p>
</div></td></tr>
<tr class="memitem:gaabe66d84cd98246ec9c5c3468988bccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysmon__v7__1.html#gaabe66d84cd98246ec9c5c3468988bccf">XSM_IPIXR_VBRAM_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:gaabe66d84cd98246ec9c5c3468988bccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mask for all ADC converted data including Minimum/Maximum Measurements</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>and Threshold data. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 0 (CFR0) mask(s)</div></td></tr>
<tr class="memitem:ga5d77c272ff8eaaa3f8f780a41e2915d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysmon__v7__1.html#ga5d77c272ff8eaaa3f8f780a41e2915d2">XSM_CFR0_MUX_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:ga5d77c272ff8eaaa3f8f780a41e2915d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 1 (CFR1) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 2 (CFR2) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 3 (CFR3) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Alarm masks for channels in Configuration registers 1 and 3</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Sequence Register (SEQ) Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">OT Upper Alarm Threshold Register Bit Definitions</div></td></tr>
</table>
</div><!-- contents -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
