<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1445344391305" xml:lang="en-us">
	<title class="- topic/title " id="TitleAArch64MemoryModelFeatureRegister2_EL1">ID_AA64MMFR2_EL1, AArch64
		Memory Model Feature Register 2, EL1</title>
	<shortdesc class="- topic/shortdesc ">The ID_AA64MMFR2_EL1 provides information about the implemented memory
		model and memory management support in the AArch64 Execution state. </shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ID_AA64MMFR2_EL1 is a 64-bit register, and is part of the
				Identification registers functional group.</p>
			<p class="- topic/p ">This register is Read Only.</p>
			<fig class="- topic/fig " id="fig_dn3_4ms_gv">
				<title class="- topic/title ">ID_AA64MMFR2_EL1 bit assignments</title>
				<image class="- topic/image " href="joh1445345014261.svg" id="image_vp3_4ms_gv" placement="inline">
					<alt class="- topic/alt ">ID_AA64MMFR2_EL1 bit assignments</alt>
				</image>
			</fig>
			
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [63:16]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
				
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">IESB, [15:12]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates whether an implicit Error Synchronization
							Barrier has been inserted. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">SCTLR_ELx.IESB implicit <codeph class="+ topic/ph pr-d/codeph ">ErrorSynchronizationBarrier</codeph> control
									implemented.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">LSM, [11:8]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates whether LDM and <term keyref="stm">STM</term> ordering control bits are supported. The value is:</p>
						
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">LSMAOE and nTLSMD bit not supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">UAO, [7:4]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates the presence of the <term class="- topic/term ">User Access Override</term> (UAO). The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">UAO is supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">CnP, [3:0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Common not Private. Indicates whether a <term keyref="tlb">TLB</term> entry is
							pointed at a <term keyref="translationtable">translation table</term> <term keyref="baseregister">base register</term> that is a member of a
							common set. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">CnP bit is supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">There are no configuration notes.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this
							description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
		
	</refbody>
</reference>
