;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	SUB -207, <-120
	JMZ -207, @-820
	JMZ -207, @-820
	SUB -207, <-120
	JMZ -207, @-820
	SUB 0, @20
	CMP 20, @12
	CMP @-127, 100
	CMP 20, @12
	SLT 110, 7
	ADD #270, <-0
	SLT @-127, 830
	SUB 920, @12
	DAT #0, <-2
	SLT #270, <0
	CMP @10, 0
	SUB @127, 130
	JMZ <127, 130
	SUB @-127, 100
	DJN -5, <-20
	SUB @-27, 150
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SLT -130, 9
	SUB -180, -509
	SUB #72, @200
	CMP #300, 90
	CMP #300, 90
	SUB -207, <-120
	CMP -207, <-120
	SUB #0, -10
	CMP #300, 90
	CMP 12, @10
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	CMP @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP @-127, 100
	ADD #270, <1
	CMP @-127, 100
	SPL 0, <-101
