#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 29 21:12:59 2025
# Process ID: 198108
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 4, Host memory: 16492 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcu50-fsvh2104-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 198174
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3008.109 ; gain = 397.715 ; free physical = 4952 ; free virtual = 15607
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_twiddles8_reversed8_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_twiddles8_reversed8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_twiddles8_reversed8_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_twiddles8_reversed8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_twiddles8_reversed8_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_twiddles8_reversed8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_DATA_x_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_DATA_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_DATA_x_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_DATA_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_data_x_RAM_AUTO_1R1W_x' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_data_x_RAM_AUTO_1R1W_x.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_data_x_RAM_AUTO_1R1W_x' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_data_x_RAM_AUTO_1R1W_x.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_smem_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_smem_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_smem_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_smem_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_fft1D_512_Pipeline_loop1_twiddles' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop1_twiddles.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sitodp_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sitodp_32ns_64_2_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sitodp_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_fft1D_512_Pipeline_loop1_twiddles' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop1_twiddles.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_fft1D_512_Pipeline_loop6_twiddles' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_fft1D_512_Pipeline_loop6_twiddles' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_35ns_25ns_60_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_35ns_25ns_60_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_35ns_25ns_60_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_35ns_25ns_60_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_42ns_33ns_75_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_42ns_33ns_75_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_42ns_33ns_75_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_42ns_33ns_75_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_49ns_44s_93_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_44s_93_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_49ns_44s_93_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_44s_93_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_49ns_49ns_98_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_49ns_49ns_98_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_56ns_52s_108_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_56ns_52s_108_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_56ns_52s_108_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_56ns_52s_108_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_64s_63ns_126_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_64s_63ns_126_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_64s_63ns_126_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_64s_63ns_126_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_mul_170s_53ns_170_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_170s_53ns_170_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_mul_170s_53ns_170_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_170s_53ns_170_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sparsemux_17_3_1_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sparsemux_17_3_1_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sparsemux_17_3_1_1_1.v:78]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sparsemux_17_3_1_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sparsemux_17_3_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_sparsemux_33_4_1_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sparsemux_33_4_1_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sparsemux_33_4_1_1_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sparsemux_33_4_1_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sparsemux_33_4_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_sin_or_cos_double_s' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_sin_or_cos_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/ip/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft1D_512' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3236.047 ; gain = 625.652 ; free physical = 4691 ; free virtual = 15349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3236.047 ; gain = 625.652 ; free physical = 4691 ; free virtual = 15349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3236.047 ; gain = 625.652 ; free physical = 4691 ; free virtual = 15349
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3244.047 ; gain = 0.000 ; free physical = 4691 ; free virtual = 15348
INFO: [Netlist 29-17] Analyzing 2980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fft1D_512_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fft1D_512_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3459.289 ; gain = 0.000 ; free physical = 4629 ; free virtual = 15287
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 42 instances
  FDE => FDRE: 40 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3467.227 ; gain = 7.902 ; free physical = 4620 ; free virtual = 15277
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.227 ; gain = 856.832 ; free physical = 4604 ; free virtual = 15262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.227 ; gain = 856.832 ; free physical = 4604 ; free virtual = 15262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.227 ; gain = 856.832 ; free physical = 4604 ; free virtual = 15262
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512_DATA_x_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512_DATA_x_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512_DATA_x_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512_data_x_RAM_AUTO_1R1W_x:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512_data_x_RAM_AUTO_1R1W_x:/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512_data_x_RAM_AUTO_1R1W_x:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512_smem_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512_smem_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512_smem_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3467.227 ; gain = 856.832 ; free physical = 4566 ; free virtual = 15229
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized10) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized10) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'fft1D_512_sitodp_32ns_64_2_no_dsp_1:/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized2) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1:/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized2) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized10) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized10) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1:/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'DATA_x_addr_1_reg_1124_reg[8:3]' into 'shl_ln5_reg_1114_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:737]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_5_reg_1179_reg[8:3]' into 'DATA_x_addr_7_reg_1185_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:796]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_5_reg_1179_pp0_iter1_reg_reg[8:3]' into 'DATA_x_addr_7_reg_1185_pp0_iter1_reg_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:797]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_5_reg_1179_pp0_iter2_reg_reg[8:3]' into 'DATA_x_addr_7_reg_1185_pp0_iter2_reg_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:798]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_3_reg_1130_reg[8:3]' into 'shl_ln5_reg_1114_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:740]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_3_reg_1130_pp0_iter1_reg_reg[8:3]' into 'DATA_x_addr_1_reg_1124_pp0_iter1_reg_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:741]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_3_reg_1130_pp0_iter2_reg_reg[8:3]' into 'DATA_x_addr_1_reg_1124_pp0_iter2_reg_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:742]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_2_reg_1222_reg[8:3]' into 'DATA_x_addr_6_reg_1233_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:766]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_2_reg_1222_pp0_iter1_reg_reg[8:3]' into 'DATA_x_addr_6_reg_1233_pp0_iter1_reg_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:767]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_2_reg_1222_pp0_iter2_reg_reg[8:3]' into 'DATA_x_addr_6_reg_1233_pp0_iter2_reg_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:768]
INFO: [Synth 8-4471] merging register 'DATA_x_addr_reg_1271_reg[8:3]' into 'DATA_x_addr_4_reg_1282_reg[8:3]' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_fft1D_512_Pipeline_loop6_twiddles.v:786]
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/data_x_addr_8_reg_1158_reg[0]' (FDE) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/select_ln115_reg_1109_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/data_x_addr_8_reg_1158_reg[1]' (FDE) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/select_ln115_reg_1109_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/data_x_addr_8_reg_1158_reg[2]' (FDE) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/select_ln115_reg_1109_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/sitodp_32ns_64_2_no_dsp_1_U60/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_2_reg_1222_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_6_reg_1233_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_2_reg_1222_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_6_reg_1233_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_6_reg_1233_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_6_reg_1233_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/shl_ln5_reg_1114_reg[2]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_2_reg_1222_reg[2]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_3_reg_1130_reg[2]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_6_reg_1233_reg[2]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/shl_ln5_reg_1114_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_4_reg_1282_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_1_reg_1124_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_7_reg_1185_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/shl_ln5_reg_1114_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_4_reg_1282_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_4_reg_1282_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_1_reg_1124_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_1_reg_1124_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_1_reg_1124_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_7_reg_1185_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_5_reg_1179_reg[2]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_4_reg_1282_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_4_reg_1282_reg[2]' (FD) to 'grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/DATA_x_addr_7_reg_1185_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/\DATA_x_addr_1_reg_1124_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/\DATA_x_addr_7_reg_1185_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ap_done_reg_reg)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("fft1D_512__GB1/smem_U/ram_reg") is too shallow (depth = 576) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GB1/smem_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GB1/smem_U/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GB1/smem_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GB1/DATA_y_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GB1/DATA_y_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GB1/DATA_y_U/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GB1/DATA_y_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GB1/DATA_x_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GB1/DATA_x_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GB1/DATA_x_U/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GB1/DATA_x_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GB2/data_y_U_x/ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GB2/data_y_U_x/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GB2/data_y_U_x/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GB2/data_y_U_x/ram_reg" was recognized as a true dual port RAM template.
RAM ("fft1D_512__GB2/data_x_U_x/ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fft1D_512__GB2/data_x_U_x/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fft1D_512__GB2/data_x_U_x/ram_reg"
INFO: [Synth 8-3971] The signal "fft1D_512__GB2/data_x_U_x/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/sitodp_32ns_64_2_no_dsp_1_U41/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/data_x_addr_reg_1481_reg[0]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln115_reg_1428_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/data_x_addr_reg_1481_reg[1]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln115_reg_1428_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/data_x_addr_reg_1481_reg[2]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln115_reg_1428_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln128_reg_1433_reg[0]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[0]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/trunc_ln153_reg_1466_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln128_reg_1433_reg[1]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[1]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/trunc_ln153_reg_1466_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln128_reg_1433_reg[2]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[2]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/trunc_ln153_reg_1466_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln128_reg_1433_reg[3]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[3]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/trunc_ln153_reg_1466_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln128_reg_1433_reg[4]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[4]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/trunc_ln153_reg_1466_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/select_ln128_reg_1433_reg[5]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/xor_ln132_reg_1441_reg[5]' (FDE) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/trunc_ln153_reg_1466_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/shl_ln_reg_1774_reg[0]' (FD) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/shl_ln_reg_1774_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/shl_ln_reg_1774_reg[1]' (FD) to 'grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/shl_ln_reg_1774_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/\shl_ln_reg_1774_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_done_reg_reg)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[31] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[30] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[29] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[28] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[27] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[26] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[25] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[24] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[23] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[22] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[21] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[20] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[19] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[18] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[17] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[16] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[15] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[14] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[13] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[12] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[11] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[10] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[9] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[8] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[7] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[6] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[5] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[4] driven by constant 0
WARNING: [Synth 8-3917] design fft1D_512__GB3 has port q0[3] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[63]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[63]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[0]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[1]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[2]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[3]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[4]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[5]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[6]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[7]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[8]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[9]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[10]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[11]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[12]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[13]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[14]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[15]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[16]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[17]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[18]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[19]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[20]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[21]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[22]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[23]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[24]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[25]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[26]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[27]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[28]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[29]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[30]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[31]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[32]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[33]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[34]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U78/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[0]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[1]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[2]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[3]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[4]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[5]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[6]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[7]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[8]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[9]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[10]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[11]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[12]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[13]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[14]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[15]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[16]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[17]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[18]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[19]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[20]' (FDE) to 'dmul_64ns_64ns_64_4_max_dsp_1_U79/din1_buf1_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U78/\din1_buf1_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U79/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dsub_64ns_64ns_64_4_full_dsp_1_U72/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dsub_64ns_64ns_64_4_full_dsp_1_U73/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U78/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_4_max_dsp_1_U79/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\offset_1_reg_4198_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln238_reg_4406_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln1_reg_4126_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln403_cast_reg_5117_reg[7] )
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 30 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_170s_53ns_170_2_1.v:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_42ns_33ns_75_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_49ns_98_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_35ns_25ns_60_1_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_56ns_52s_108_1_1.v:28]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_49ns_44s_93_1_1.v:28]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/66e1/hdl/verilog/fft1D_512_mul_64s_63ns_126_1_1.v:29]
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_170s_53ns_170_2_1_U9/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_170s_53ns_170_2_1_U9/buff0_reg is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: operator mul_170s_53ns_170_2_1_U9/tmp_product is absorbed into DSP mul_170s_53ns_170_2_1_U9/buff0_reg.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U4/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U4/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U5/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U5/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U2/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: register tmp_10_reg_1814_reg is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U2/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_10_reg_1814_reg is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U2/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: register mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_42ns_33ns_75_1_1_U2/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: operator mul_42ns_33ns_75_1_1_U2/tmp_product is absorbed into DSP mul_42ns_33ns_75_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_49ns_49ns_98_1_1_U6/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: register mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: operator mul_49ns_49ns_98_1_1_U6/tmp_product is absorbed into DSP mul_49ns_49ns_98_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_35ns_25ns_60_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: register mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_35ns_25ns_60_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: register mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: operator mul_35ns_25ns_60_1_1_U1/tmp_product is absorbed into DSP mul_35ns_25ns_60_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_56ns_52s_108_1_1_U7/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: operator mul_56ns_52s_108_1_1_U7/tmp_product is absorbed into DSP mul_56ns_52s_108_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U3/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U3/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U3/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U3/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U3/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_49ns_44s_93_1_1_U3/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: operator mul_49ns_44s_93_1_1_U3/tmp_product is absorbed into DSP mul_49ns_44s_93_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_64s_63ns_126_1_1_U8/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
DSP Report: operator mul_64s_63ns_126_1_1_U8/tmp_product is absorbed into DSP mul_64s_63ns_126_1_1_U8/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sin_or_cos_double_s_fu_5138/fourth_order_double_sin_cos_K2_U/\q0_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sin_or_cos_double_s_fu_5138/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[47]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[46]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[45]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[44]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[43]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[42]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[41]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[40]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[39]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[38]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[37]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[36]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[35]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[34]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[33]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[32]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[31]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[30]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[29]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[28]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[27]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[26]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[25]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[24]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[23]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[22]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[21]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[20]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[19]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[18]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[17]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[16]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[15]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[14]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[13]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[12]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[11]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[10]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[9]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[8]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[7]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[6]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[5]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[4]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[3]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[2]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[1]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[0]) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[47]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[46]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[45]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[44]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[43]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[42]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[41]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[40]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[39]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[38]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[37]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[36]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[35]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[34]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[33]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[32]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[31]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[30]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[29]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[28]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[27]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[26]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[25]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[24]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[23]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[22]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[21]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[20]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[19]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[18]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[17]__0) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[47]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[46]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[45]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[44]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[43]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[42]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[41]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[40]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[39]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[38]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[37]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[36]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[35]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[34]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[33]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[32]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[31]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[30]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[29]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[28]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_2_1_U9/buff0_reg[27]__1) is unused and will be removed from module fft1D_512_sin_or_cos_double_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 3467.227 ; gain = 856.832 ; free physical = 169 ; free virtual = 6099
---------------------------------------------------------------------------------
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3c : 0 0 : 3119 12514 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3c : 0 1 : 3138 12514 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3c : 0 2 : 3119 12514 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3c : 0 3 : 3138 12514 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_9 : 0 0 : 2876 11270 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_9 : 0 1 : 2730 11270 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_9 : 0 2 : 2730 11270 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_9 : 0 3 : 2934 11270 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3d : 0 0 : 3119 11197 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3d : 0 1 : 3119 11197 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3d : 0 2 : 1840 11197 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3d : 0 3 : 3119 11197 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_d : 0 0 : 2876 11120 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_d : 0 1 : 2730 11120 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_d : 0 2 : 2580 11120 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_d : 0 3 : 2934 11120 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_5 : 0 0 : 2719 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_5 : 0 1 : 2730 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_5 : 0 2 : 2886 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_5 : 0 3 : 2778 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_8 : 0 0 : 2719 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_8 : 0 1 : 2886 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_8 : 0 2 : 2730 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_8 : 0 3 : 2778 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_b : 0 0 : 2719 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_b : 0 1 : 2730 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_b : 0 2 : 2886 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_b : 0 3 : 2778 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_c : 0 0 : 2719 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_c : 0 1 : 2886 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_c : 0 2 : 2730 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_c : 0 3 : 2778 11113 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_0 : 0 0 : 2719 11111 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_0 : 0 1 : 2728 11111 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_0 : 0 2 : 2730 11111 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_0 : 0 3 : 2934 11111 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_27 : 0 0 : 3119 10052 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_27 : 0 1 : 3457 10052 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_27 : 0 2 : 3476 10052 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3f : 0 0 : 3119 9927 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3f : 0 1 : 1849 9927 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3f : 0 2 : 1840 9927 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_3f : 0 3 : 3119 9927 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_25 : 0 0 : 3119 9695 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_25 : 0 1 : 3119 9695 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_25 : 0 2 : 3457 9695 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_35 : 0 0 : 3137 9430 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_35 : 0 1 : 3156 9430 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_35 : 0 2 : 3137 9430 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_29 : 0 0 : 3137 9430 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_29 : 0 1 : 3156 9430 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_29 : 0 2 : 3137 9430 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_22 : 0 0 : 3119 9376 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_22 : 0 1 : 3138 9376 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_56ns_52s_108_1_1_U7/tmp_product_22 : 0 2 : 3119 9376 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_12 : 0 0 : 3101 9322 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_12 : 0 1 : 3120 9322 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_12 : 0 2 : 3101 9322 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_36 : 0 0 : 2793 8723 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_36 : 0 1 : 3137 8723 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_36 : 0 2 : 2793 8723 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_2d : 0 0 : 2793 8723 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_2d : 0 1 : 3137 8723 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_2d : 0 2 : 2793 8723 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_16 : 0 0 : 2759 8619 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_16 : 0 1 : 3101 8619 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_16 : 0 2 : 2759 8619 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_37 : 0 0 : 2793 8277 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_37 : 0 1 : 2793 8277 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U5/tmp_product_37 : 0 2 : 2691 8277 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_30 : 0 0 : 2793 8277 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_30 : 0 1 : 2793 8277 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U6/tmp_product_30 : 0 2 : 2691 8277 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_19 : 0 0 : 2759 8177 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_19 : 0 1 : 2759 8177 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_49ns_98_1_1_U4/tmp_product_19 : 0 2 : 2659 8177 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_35ns_25ns_60_1_1_U1/tmp_product_32 : 0 0 : 3676 7371 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_35ns_25ns_60_1_1_U1/tmp_product_32 : 0 1 : 3695 7371 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_42ns_33ns_75_1_1_U2/tmp_product_3a : 0 0 : 3676 7226 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_42ns_33ns_75_1_1_U2/tmp_product_3a : 0 1 : 3550 7226 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_41 : 0 0 : 1832 6950 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_41 : 0 1 : 1840 6950 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_41 : 0 2 : 1849 6950 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_64s_63ns_126_1_1_U8/tmp_product_41 : 0 3 : 1429 6950 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_44s_93_1_1_U3/tmp_product_1b : 0 0 : 3119 6854 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_44s_93_1_1_U3/tmp_product_1b : 0 1 : 3735 6854 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_44s_93_1_1_U3/tmp_product_1e : 0 0 : 3119 6854 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_44s_93_1_1_U3/tmp_product_1e : 0 1 : 3735 6854 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_42ns_33ns_75_1_1_U2/tmp_product_38 : 0 0 : 3137 6191 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_42ns_33ns_75_1_1_U2/tmp_product_38 : 0 1 : 3054 6191 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_44s_93_1_1_U3/tmp_product_1f : 0 0 : 2775 6082 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_49ns_44s_93_1_1_U3/tmp_product_1f : 0 1 : 3307 6082 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_f : 0 0 : 2567 5333 : Used 1 time 0
 Sort Area is fft1D_512__GB5 mul_170s_53ns_170_2_1_U9/tmp_product_f : 0 1 : 2766 5333 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:36 . Memory (MB): peak = 3684.805 ; gain = 1074.410 ; free physical = 248 ; free virtual = 5824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:45 . Memory (MB): peak = 3830.008 ; gain = 1219.613 ; free physical = 196 ; free virtual = 5674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_1/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:02:03 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 170 ; free virtual = 3637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/smem_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_y_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/DATA_x_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_y_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_x_U_x/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:02:13 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 201 ; free virtual = 3673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:02:13 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 201 ; free virtual = 3673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:16 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 190 ; free virtual = 3678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:16 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 190 ; free virtual = 3679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 190 ; free virtual = 3680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 190 ; free virtual = 3680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0_931 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_932                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_860 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_837 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_838                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_766 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_743 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_744                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_672 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_649 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_650                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_578 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_555 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_556                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_484 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_461 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_462                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_390 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_350                 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_351 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_352 | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_353 | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_354 | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_355 | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_356 | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_344 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_310                 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_311 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_312 | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_313 | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_314 | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_315 | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_316 | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_304 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_270                 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_271 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_272 | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_273 | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_274 | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_275 | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_276 | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_264 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_230                 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_231 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_232 | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_233 | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_234 | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_235 | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_236 | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_224 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_193                 | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_194 | PCIN>>17+A*B       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_195 | PCIN>>17+C+A*B     | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_196 | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_197 | PCIN>>17+C'+(A*B)' | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_198 | PCIN>>17+C'+A'*B'  | 0      | 0      | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_199 | A:B+C              | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_187 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                     | A*B                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0     | PCIN>>17+A*B       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2     | PCIN>>17+C+A*B     | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3     | (C+A*B)'           | 26     | 0      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4     | PCIN>>17+C'+(A*B)' | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5     | PCIN>>17+C'+A'*B'  | 0      | 0      | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1     | A:B+C              | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_162 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_154 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_155                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_83  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN+A'*B)'       | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A*B'               | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A*B'               | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B'      | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 25     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B'     | 25     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B''             | 25     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B'      | 0      | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B'      | 0      | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B'      | 30     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B'      | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B'      | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B               | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 22     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B               | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A*B'               | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 30     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B               | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B               | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 17     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN+A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fft1D_512_sin_or_cos_double_s       | PCIN>>17+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   170|
|2     |DSP48E1         |    30|
|3     |DSP_ALU         |   133|
|6     |DSP_A_B_DATA    |   133|
|13    |DSP_C_DATA      |   133|
|15    |DSP_MULTIPLIER  |   133|
|17    |DSP_M_DATA      |   133|
|19    |DSP_OUTPUT      |   133|
|25    |DSP_PREADD      |   133|
|26    |DSP_PREADD_DATA |   133|
|29    |LUT1            |   265|
|30    |LUT2            |  2135|
|31    |LUT3            |  3450|
|32    |LUT4            |  3180|
|33    |LUT5            |  7470|
|34    |LUT6            | 12581|
|35    |MUXCY           |  1642|
|36    |MUXF7           |   408|
|37    |MUXF8           |   188|
|38    |RAMB36E2        |    10|
|39    |SRL16E          |   107|
|40    |XORCY           |   792|
|41    |FDE             |    40|
|42    |FDRE            | 15298|
|43    |FDSE            |    15|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 190 ; free virtual = 3680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 529 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:12 . Memory (MB): peak = 3841.934 ; gain = 1000.359 ; free physical = 11309 ; free virtual = 15303
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:23 . Memory (MB): peak = 3841.934 ; gain = 1231.539 ; free physical = 11321 ; free virtual = 15308
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3841.934 ; gain = 0.000 ; free physical = 11299 ; free virtual = 15314
INFO: [Netlist 29-17] Analyzing 3403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4019.832 ; gain = 0.000 ; free physical = 11152 ; free virtual = 15199
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 487 instances were transformed.
  (CARRY4) => CARRY8: 284 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 133 instances
  FDE => FDRE: 40 instances

Synth Design complete | Checksum: 8f721042
INFO: [Common 17-83] Releasing license: Synthesis
451 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:36 . Memory (MB): peak = 4019.867 ; gain = 2665.254 ; free physical = 11081 ; free virtual = 15200
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12921.400; main = 2816.212; forked = 11657.242
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19941.820; main = 4019.836; forked = 16103.805
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4043.844 ; gain = 0.000 ; free physical = 11081 ; free virtual = 15205
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 57fadcf14d18a95a
INFO: [Coretcl 2-1174] Renamed 1085 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4043.844 ; gain = 0.000 ; free physical = 10940 ; free virtual = 15140
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/TRANS_FFT/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 29 21:15:55 2025...
