
---------- Begin Simulation Statistics ----------
final_tick                                 2144642500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   235356                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.91                       # Real time elapsed on the host
host_tick_rate                               71694088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827331                       # Number of instructions simulated
sim_ops                                       7040394                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002145                       # Number of seconds simulated
sim_ticks                                  2144642500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5091505                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3577346                       # number of cc regfile writes
system.cpu.committedInsts                     3827331                       # Number of Instructions Simulated
system.cpu.committedOps                       7040394                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.120699                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.120699                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215787                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142916                       # number of floating regfile writes
system.cpu.idleCycles                          149485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84275                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980368                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.140353                       # Inst execution rate
system.cpu.iew.exec_refs                      1563994                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     484332                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  482111                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1217979                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8537                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619080                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10340830                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1079662                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            171861                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9180587                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5248                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                133755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80605                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                140682                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            369                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47021                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37254                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12940146                       # num instructions consuming a value
system.cpu.iew.wb_count                       9069434                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532070                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6885062                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.114439                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9128308                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15174200                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8743698                       # number of integer regfile writes
system.cpu.ipc                               0.892300                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.892300                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182210      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6853950     73.29%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20603      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631992      6.76%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1296      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31292      0.33%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8723      0.09%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             527      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             206      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1028111     10.99%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447913      4.79%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77549      0.83%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52374      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9352448                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  226715                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              435649                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194796                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             353444                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      139433                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014909                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111629     80.06%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    438      0.31%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     48      0.03%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    78      0.06%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3774      2.71%     83.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4969      3.56%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12751      9.14%     95.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5746      4.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9082956                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22566429                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8874638                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13288139                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10338137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9352448                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2693                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3300430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17948                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2478                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4198128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4139801                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.259154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.368621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1641704     39.66%     39.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              326527      7.89%     47.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              468000     11.30%     58.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              446546     10.79%     69.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402046      9.71%     79.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              310959      7.51%     86.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              292885      7.07%     93.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              179078      4.33%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72056      1.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4139801                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.180421                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            222078                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152903                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1217979                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619080                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3402308                       # number of misc regfile reads
system.cpu.numCycles                          4289286                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        58593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1488                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3306                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2323                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3954                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3954                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4011                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21559                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        21559                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21559                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       721344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       721344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  721344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7965                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28562500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42189750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5596                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9375                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6109                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14325                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        17813                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        70588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 88401                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       749056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2630784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3379840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7004                       # Total snoops (count)
system.tol2bus.snoopTraffic                    211584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040556                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.197263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35320     95.94%     95.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1493      4.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           52298500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35550499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9162000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17661                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21842                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4181                       # number of overall hits
system.l2.overall_hits::.cpu.data               17661                       # number of overall hits
system.l2.overall_hits::total                   21842                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6039                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7967                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1928                       # number of overall misses
system.l2.overall_misses::.cpu.data              6039                       # number of overall misses
system.l2.overall_misses::total                  7967                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    157930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    472387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        630317500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    157930500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    472387000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       630317500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29809                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29809                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.315600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.254810                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.315600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.254810                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81914.159751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78222.718993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79116.041170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81914.159751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78222.718993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79116.041170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3306                       # number of writebacks
system.l2.writebacks::total                      3306                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7966                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    138660500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    411926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    550587000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    138660500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    411926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    550587000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.315600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.254768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.315600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.254768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267235                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71919.346473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68222.341835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69117.122772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71919.346473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68222.341835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69117.122772                       # average overall mshr miss latency
system.l2.replacements                           7004                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17406                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17406                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5593                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5593                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3954                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    304106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     304106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.421760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76910.976227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76910.976227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    264566000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    264566000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.421760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66910.976227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66910.976227                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    157930500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157930500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.315600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.315600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81914.159751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81914.159751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    138660500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138660500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.315600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.315600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71919.346473                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71919.346473                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    168281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    168281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.145550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.145550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80710.311751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80710.311751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    147360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    147360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.145480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70710.412668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70710.412668                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1951.821630                       # Cycle average of tags in use
system.l2.tags.total_refs                       58473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9052                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.459677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     168.765817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       342.369810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1440.686003                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.082405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.167173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.703460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953038                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    477756                       # Number of tag accesses
system.l2.tags.data_accesses                   477756                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000931729250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3306                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7965                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3306                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    110                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.585492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.719940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.385792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     98.96%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.953368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.910536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.230219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     59.07%     59.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.55%     60.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53     27.46%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      9.33%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.07%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  509760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               211584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    237.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2144537000                       # Total gap between requests
system.mem_ctrls.avgGap                     190270.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       123328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       379392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       209408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57505155.288119107485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 176902210.974556356668                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 97642380.956266596913                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6038                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3306                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59317500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    165111750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  44969216500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30782.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27345.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13602303.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       123328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       386432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        509760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       123328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       123328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       211584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       211584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6038                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7965                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3306                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3306                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57505155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    180184809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        237689965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57505155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57505155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     98657002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        98657002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     98657002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57505155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    180184809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       336346967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7855                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3272                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          166                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                77148000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          224429250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9821.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28571.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6322                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2709                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2084                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   340.268714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.656876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   328.304656                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          637     30.57%     30.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          486     23.32%     53.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          257     12.33%     66.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          157      7.53%     73.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          123      5.90%     79.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           73      3.50%     83.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           64      3.07%     86.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      1.78%     88.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          250     12.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2084                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                502720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             209408                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              234.407366                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               97.642381                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6918660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3654585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       26567940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7657740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 169026000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    558858210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    352925280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1125608415                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.846642                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    911887750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     71500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1161254750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8046780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4254195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29516760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9422100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 169026000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    514130880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    390590400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1124987115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.556944                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1010257000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     71500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1062885500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80605                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1042167                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  685714                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1263                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1528600                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                801452                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10922615                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1977                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 237027                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62055                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 403788                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31463                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14793701                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29456464                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18417073                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253320                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883521                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4910174                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1213791                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       911174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           911174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       911174                       # number of overall hits
system.cpu.icache.overall_hits::total          911174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7314                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7314                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7314                       # number of overall misses
system.cpu.icache.overall_misses::total          7314                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    269972999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    269972999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    269972999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    269972999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007963                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007963                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007963                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007963                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36911.812825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36911.812825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36911.812825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36911.812825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          662                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5596                       # number of writebacks
system.cpu.icache.writebacks::total              5596                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1205                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    211159499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211159499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    211159499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211159499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006651                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34565.313308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34565.313308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34565.313308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34565.313308                       # average overall mshr miss latency
system.cpu.icache.replacements                   5596                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       911174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          911174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7314                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7314                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    269972999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    269972999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36911.812825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36911.812825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    211159499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211159499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34565.313308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34565.313308                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.125496                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            150.177145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.125496                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3680060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3680060                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82950                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  424881                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 369                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 255835                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  593                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1082288                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      485045                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           357                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           253                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919245                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           916                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   915411                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1463932                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1387522                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292331                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80605                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695294                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4096                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11229868                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18742                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13513762                       # The number of ROB reads
system.cpu.rob.writes                        20977851                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1277078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1277078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1284852                       # number of overall hits
system.cpu.dcache.overall_hits::total         1284852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        76785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77403                       # number of overall misses
system.cpu.dcache.overall_misses::total         77403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1722318994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1722318994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1722318994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1722318994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1362255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1362255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.056820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22430.409507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22430.409507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22251.320931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22251.320931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7538                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               307                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.553746                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17406                       # number of writebacks
system.cpu.dcache.writebacks::total             17406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53519                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        23266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23700                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    682414995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    682414995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    694728495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    694728495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017398                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29330.997808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29330.997808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29313.438608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29313.438608                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       922513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          922513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        67401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         67401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1337057500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1337057500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.068088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19837.354045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19837.354045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    306823000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    306823000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22087.898639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22087.898639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    385261494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    385261494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41055.146419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41055.146419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    375591995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    375591995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40063.146133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40063.146133                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7774                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7774                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          618                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          618                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.073642                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.073642                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          434                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          434                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12313500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12313500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051716                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051716                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28372.119816                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28372.119816                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.176222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1308552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23700                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.213165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.176222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5472720                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5472720                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2144642500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1377453                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1203265                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80820                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745658                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739212                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.135529                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41035                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15425                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11094                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4331                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3221998                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77549                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3688862                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.908554                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.623049                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1687120     45.74%     45.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          649028     17.59%     63.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          307081      8.32%     71.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          324805      8.81%     80.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152196      4.13%     84.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           69865      1.89%     86.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           48080      1.30%     87.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49296      1.34%     89.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          401391     10.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3688862                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827331                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040394                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156343                       # Number of memory references committed
system.cpu.commit.loads                        793098                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810946                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820674                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29695                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100506     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20141      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765340     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343648      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040394                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        401391                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827331                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040394                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1095337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6652173                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1377453                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791341                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2954605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169134                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  717                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4521                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918488                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29838                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4139801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.861926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.432407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2191805     52.94%     52.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84862      2.05%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   150966      3.65%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165052      3.99%     62.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122422      2.96%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151836      3.67%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138324      3.34%     72.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189228      4.57%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   945306     22.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4139801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.321138                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.550881                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
