Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jan 31 00:43:41 2025
| Host         : M_Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file v2_ft600_256B_loopback_methodology_drc_routed.rpt -pb v2_ft600_256B_loopback_methodology_drc_routed.pb -rpx v2_ft600_256B_loopback_methodology_drc_routed.rpx
| Design       : v2_ft600_256B_loopback
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 46         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ftdi_be[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ftdi_be[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[10] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[11] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[12] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[13] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[14] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[15] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[4] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[5] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[6] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[7] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[8] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ftdi_data[9] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ftdi_rxf_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ftdi_txe_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ftdi_be[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on ftdi_be[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[10] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[11] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[12] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[13] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[14] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[15] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[4] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[5] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[6] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[7] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[8] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[9] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on ftdi_oe_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on ftdi_rd_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on ftdi_wr_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>


