// Seed: 3636697966
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply1 id_9,
    input wire id_10,
    output uwire id_11,
    output uwire id_12,
    input tri id_13
);
  assign id_8 = 1 ? id_13 : id_5;
  wire id_15;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0, id_0, id_2, id_1, id_0, id_1, id_0, id_0, id_1, id_0, id_0, id_2
  );
endmodule
