{
    "name": "Flute",
    "folder": "Flute",
    "files": [],
    "source_files": [
        "src_Core/AWSteria_Core/AWSteria_Core.bsv",
        "src_Core/AWSteria_Core/AWSteria_Core_Inner.bsv",
        "src_Core/AWSteria_Core/AWSteria_Core_Inner.bsv",
        "src_Core/AWSteria_Core/AWSteria_Core_Inner_Reclocked.bsv",
        "src_Core/AWSteria_Core/AWSteria_Core_Reclocked.bsv",
        "src_Core/AWSteria_Core/Boot_ROM.bsv",
        "src_Core/AWSteria_Core/Core_MMIO_Fabric.bsv",
        "src_Core/AWSteria_Core/Dma_Server_Mux.bsv",
        "src_Core/AWSteria_Core/Dma_Server_Mux.bsv",
        "src_Core/AWSteria_Core/Host_Control_Status.bsv",
        "src_Core/AWSteria_Core/SoC_Map.bsv",
        "src_Core/AWSteria_Core/TVE_Wrapper.bsv",
        "src_Core/AWSteria_Core/TVE_Wrapper.bsv",
        "src_Core/AWSteria_Core/TVE_Wrapper.bsv",
        "src_Core/AWSteria_Core/TVE_Wrapper.bsv",
        "src_Core/AWSteria_Core/TVE_Wrapper.bsv",
        "src_Core/AWSteria_Core/TV_Encode.bsv",
        "src_Core/AWSteria_Core/TV_Taps.bsv",
        "src_Core/AWSteria_Core/TV_Taps.bsv",
        "src_Core/AWSteria_Core/TV_Taps.bsv",
        "src_Core/AWSteria_Core/TV_Taps.bsv",
        "src_Core/BSV_Additional_Libs/AXI4_Stream.bsv",
        "src_Core/BSV_Additional_Libs/AXI4_Stream.bsv",
        "src_Core/BSV_Additional_Libs/AXI4_Stream.bsv",
        "src_Core/BSV_Additional_Libs/AXI4_Stream.bsv",
        "src_Core/BSV_Additional_Libs/CreditCounter.bsv",
        "src_Core/BSV_Additional_Libs/EdgeFIFOFs.bsv",
        "src_Core/BSV_Additional_Libs/EdgeFIFOFs.bsv",
        "src_Core/BSV_Additional_Libs/GetPut_Aux.bsv",
        "src_Core/BSV_Additional_Libs/GetPut_Aux.bsv",
        "src_Core/BSV_Additional_Libs/Semi_FIFOF.bsv",
        "src_Core/BSV_Additional_Libs/Semi_FIFOF.bsv",
        "src_Core/BSV_Additional_Libs/Semi_FIFOF.bsv",
        "src_Core/BSV_Additional_Libs/Semi_FIFOF.bsv",
        "src_Core/CPU/Branch_Predictor.bsv",
        "src_Core/CPU/Branch_Predictor_NORMAL.bsv",
        "src_Core/CPU/Branch_Predictor_NULL.bsv",
        "src_Core/CPU/CPU.bsv",
        "src_Core/CPU/CPU_Fetch_C.bsv",
        "src_Core/CPU/CPU_Stage1.bsv",
        "src_Core/CPU/CPU_Stage2.bsv",
        "src_Core/CPU/CPU_Stage3.bsv",
        "src_Core/CPU/CPU_StageD.bsv",
        "src_Core/CPU/CPU_StageF.bsv",
        "src_Core/CPU/FBox_Core.bsv",
        "src_Core/CPU/FBox_Top.bsv",
        "src_Core/CPU/FPU.bsv",
        "src_Core/CPU/IntMulDiv.bsv",
        "src_Core/CPU/IntMulDiv.bsv",
        "src_Core/CPU/IntMulDiv.bsv",
        "src_Core/CPU/IntMulDiv.bsv",
        "src_Core/CPU/RISCV_MBox.bsv",
        "src_Core/CPU/Shifter_Box.bsv",
        "src_Core/Core/Core.bsv",
        "src_Core/Core/Fabric_2x3.bsv",
        "src_Core/Core/TV_Encode.bsv",
        "src_Core/Core/TV_Taps.bsv",
        "src_Core/Core/TV_Taps.bsv",
        "src_Core/Core/TV_Taps.bsv",
        "src_Core/Core/TV_Taps.bsv",
        "src_Core/Core_v2/Core.bsv",
        "src_Core/Core_v2/Dma_Server_Mux.bsv",
        "src_Core/Core_v2/Dma_Server_Mux.bsv",
        "src_Core/Core_v2/Fabric_1x3.bsv",
        "src_Core/Core_v2/TV_Encode.bsv",
        "src_Core/Core_v2/TV_Taps.bsv",
        "src_Core/Core_v2/TV_Taps.bsv",
        "src_Core/Core_v2/TV_Taps.bsv",
        "src_Core/Core_v2/TV_Taps.bsv",
        "src_Core/Debug_Module/DM_Abstract_Commands.bsv",
        "src_Core/Debug_Module/DM_Run_Control.bsv",
        "src_Core/Debug_Module/DM_System_Bus.bsv",
        "src_Core/Debug_Module/Debug_Module.bsv",
        "src_Core/Debug_Module/Test/Testbench.bsv",
        "src_Core/Debug_Module/Test/Testbench.bsv",
        "src_Core/Near_Mem_IO/Near_Mem_IO.bsv",
        "src_Core/Near_Mem_IO/Near_Mem_IO_AXI4.bsv",
        "src_Core/Near_Mem_IO/Near_Mem_IO_AXI4_Unit_Test/Top.bsv",
        "src_Core/Near_Mem_VM_WB_L1/AXI4_Lite_MMU_Cache_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1/Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1/D_MMU_Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1/I_MMU_Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1/MMIO.bsv",
        "src_Core/Near_Mem_VM_WB_L1/MMU_Cache_AXI4_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1/MMU_Cache_Arbiter.bsv",
        "src_Core/Near_Mem_VM_WB_L1/Near_Mem_Caches.bsv",
        "src_Core/Near_Mem_VM_WB_L1/PTW.bsv",
        "src_Core/Near_Mem_VM_WB_L1/TLB.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/AXI4_Lite_MMU_Cache_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/DMA_Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/I_MMU_Cache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/L1_IFC_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/LLC_AXI4_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/LLC_AXI4_Adapter_2.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/MMIO.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/MMU_Cache_AXI4_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/MMU_Cache_Arbiter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/Near_Mem_Caches.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/PTW.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/TLB.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/L1LLConnect.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLC_DMA_AXI4_Adapter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CCPipe.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CCTypes.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CCTypes.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CrossBar.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CrossBar.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CrossBar.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/IBank.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/ICRqMshr.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/ICRqMshr.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/IPRqMshr.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/IPRqMshr.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLBank.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLCRqMshr.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLPipe.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/MshrDeadlockChecker.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/RWBramCore.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/RandomReplace.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/RandomReplace.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/CacheUtils.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/CacheUtils.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/FullAssocTlb.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/LLCRqMshrSecureModel.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/LatencyTimer.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/MsgFifo.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/SafeCounter.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/SetAssocTlb.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/TranslationCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/TranslationCache.bsv",
        "src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/TranslationCache.bsv",
        "src_Core/Near_Mem_VM_WT_L1/AXI4_Lite_MMU_Cache_Adapter.bsv",
        "src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv",
        "src_Core/Near_Mem_VM_WT_L1/MMU_Cache_Arbiter.bsv",
        "src_Core/Near_Mem_VM_WT_L1/Near_Mem_Caches.bsv",
        "src_Core/Near_Mem_VM_WT_L1/TLB.bsv",
        "src_Core/PLIC/PLIC.bsv",
        "src_Core/PLIC/PLIC_16_2_7.bsv",
        "src_Core/PLIC/Test_PLIC.bsv",
        "src_Core/RegFiles/CSR_MIE.bsv",
        "src_Core/RegFiles/CSR_MIP.bsv",
        "src_Core/RegFiles/CSR_MSTATUS.bsv",
        "src_Core/RegFiles/CSR_RegFile_MSU.bsv",
        "src_Core/RegFiles/CSR_RegFile_UM.bsv",
        "src_Core/RegFiles/FPR_RegFile.bsv",
        "src_Core/RegFiles/GPR_RegFile.bsv",
        "src_SSITH_P2/src_BSV/ClockHacks.bsv",
        "src_SSITH_P2/src_BSV/ClockHacks.bsv",
        "src_SSITH_P2/src_BSV/Giraffe_IFC.bsv",
        "src_SSITH_P2/src_BSV/Giraffe_IFC.bsv",
        "src_SSITH_P2/src_BSV/JtagTap.bsv",
        "src_SSITH_P2/src_BSV/P2_Core.bsv",
        "src_SSITH_P2/src_BSV/P2_Core.bsv",
        "src_SSITH_P2/src_BSV/SoC_Map.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Deburster.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Gate.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Mem_Model.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Types.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Widener.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_to_LD.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_to_LDST.bsv",
        "src_Testbench/Fabrics/AXI4/AXI4_to_ST.bsv",
        "src_Testbench/Fabrics/AXI4/AXI_SyncBuffer.bsv",
        "src_Testbench/Fabrics/AXI4/AXI_SyncBuffer.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_to_LDST.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Test_AXI4_to_LDST.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Unit_Test_Deburster.bsv",
        "src_Testbench/Fabrics/AXI4/Unit_Test/Unit_Test_Deburster.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Clock_Crossers.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Gate.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4L_Xactors.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/Unit_Test/Unit_Test_Fabric.bsv",
        "src_Testbench/Fabrics/AXI4_Lite/Unit_Test/Unit_Test_Fabric.bsv",
        "src_Testbench/Fabrics/Adapters/AXI4L_S_to_AXI4_M_Adapter.bsv",
        "src_Testbench/Fabrics/Adapters/AXI4_Slave_to_AXI4_Lite_Slave_Adapter.bsv",
        "src_Testbench/SoC/Boot_ROM.bsv",
        "src_Testbench/SoC/Mem_Controller.bsv",
        "src_Testbench/SoC/SoC_Fabric.bsv",
        "src_Testbench/SoC/SoC_Map.bsv",
        "src_Testbench/SoC/SoC_Top.bsv",
        "src_Testbench/SoC/SoC_Top.bsv",
        "src_Testbench/SoC/Timer.bsv",
        "src_Testbench/SoC/UART_Model.bsv",
        "src_Testbench/SoC/Accel_Dummy/AXI4_Accel_Dummy.bsv",
        "src_Testbench/Top/Mem_Model.bsv",
        "src_Testbench/Top/Top_HW_Side.bsv"
    ],
    "top_module": "mkCore",
    "repository": "https://github.com/bluespec/Flute",
    "pre_script": "bsc -verilog -g mkCore -u -aggressive-conditions -p .:%/Libraries src_Core/Core/Core.bsv",
    "is_simulable": false
}