{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 18:03:36 2022 " "Info: Processing started: Sat Jul 30 18:03:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register counter_4:inst\|inst5 inst17 500.0 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 500.0 MHz between source register \"counter_4:inst\|inst5\" and destination register \"inst17\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.114 ns + Longest register register " "Info: + Longest register to register delay is 1.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_4:inst\|inst5 1 REG LCFF_X19_Y4_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_4:inst|inst5 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.346 ns) 0.705 ns inst14 2 COMB LCCOMB_X19_Y4_N0 1 " "Info: 2: + IC(0.359 ns) + CELL(0.346 ns) = 0.705 ns; Loc. = LCCOMB_X19_Y4_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { counter_4:inst|inst5 inst14 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 232 712 776 312 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.959 ns inst17~3 3 COMB LCCOMB_X19_Y4_N24 1 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 0.959 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 1; COMB Node = 'inst17~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { inst14 inst17~3 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.114 ns inst17 4 REG LCFF_X19_Y4_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.114 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst17~3 inst17 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 49.73 % ) " "Info: Total cell delay = 0.554 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 50.27 % ) " "Info: Total interconnect delay = 0.560 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { counter_4:inst|inst5 inst14 inst17~3 inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { counter_4:inst|inst5 {} inst14 {} inst17~3 {} inst17 {} } { 0.000ns 0.359ns 0.201ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns inst17 3 REG LCFF_X19_Y4_N25 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Clk~clkctrl inst17 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns counter_4:inst\|inst5 3 REG LCFF_X19_Y4_N17 4 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { counter_4:inst|inst5 inst14 inst17~3 inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { counter_4:inst|inst5 {} inst14 {} inst17~3 {} inst17 {} } { 0.000ns 0.359ns 0.201ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { inst17 {} } {  } {  } "" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter_4:inst\|inst5 OUT1 Clk 3.324 ns register " "Info: tsu for register \"counter_4:inst\|inst5\" (data pin = \"OUT1\", clock pin = \"Clk\") is 3.324 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.701 ns + Longest pin register " "Info: + Longest pin to register delay is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns OUT1 1 PIN PIN_R18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 6; PIN Node = 'OUT1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 328 24 192 344 "OUT1" "" } { 336 192 312 348 "OUT1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.358 ns) + CELL(0.378 ns) 5.546 ns counter_4:inst\|inst5~1 2 COMB LCCOMB_X19_Y4_N16 1 " "Info: 2: + IC(4.358 ns) + CELL(0.378 ns) = 5.546 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 1; COMB Node = 'counter_4:inst\|inst5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.736 ns" { OUT1 counter_4:inst|inst5~1 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.701 ns counter_4:inst\|inst5 3 REG LCFF_X19_Y4_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.701 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter_4:inst|inst5~1 counter_4:inst|inst5 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 23.56 % ) " "Info: Total cell delay = 1.343 ns ( 23.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.358 ns ( 76.44 % ) " "Info: Total interconnect delay = 4.358 ns ( 76.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { OUT1 counter_4:inst|inst5~1 counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { OUT1 {} OUT1~combout {} counter_4:inst|inst5~1 {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 4.358ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns counter_4:inst\|inst5 3 REG LCFF_X19_Y4_N17 4 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { OUT1 counter_4:inst|inst5~1 counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { OUT1 {} OUT1~combout {} counter_4:inst|inst5~1 {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 4.358ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Out\[3\] counter_4:inst\|inst5 7.097 ns register " "Info: tco from clock \"Clk\" to destination pin \"Out\[3\]\" through register \"counter_4:inst\|inst5\" is 7.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns counter_4:inst\|inst5 3 REG LCFF_X19_Y4_N17 4 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.536 ns + Longest register pin " "Info: + Longest register to pin delay is 4.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_4:inst\|inst5 1 REG LCFF_X19_Y4_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_4:inst|inst5 } "NODE_NAME" } } { "counter_4.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/counter_4.bdf" { { 928 944 1008 1008 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(2.144 ns) 4.536 ns Out\[3\] 2 PIN PIN_L2 0 " "Info: 2: + IC(2.392 ns) + CELL(2.144 ns) = 4.536 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'Out\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { counter_4:inst|inst5 Out[3] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 72 808 984 88 "Out\[3..0\]" "" } { 232 640 712 248 "Out\[0\]" "" } { 248 632 712 264 "Out\[1\]" "" } { 264 624 712 280 "Out\[2\]" "" } { 280 616 712 296 "Out\[3\]" "" } { 192 616 712 208 "Out\[3\]" "" } { 176 624 712 192 "Out\[2\]" "" } { 144 640 712 160 "Out\[0\]" "" } { 80 600 616 208 "Out\[3\]" "" } { 80 608 624 192 "Out\[2\]" "" } { 64 640 808 80 "Out\[3..0\]" "" } { 80 624 640 160 "Out\[0\]" "" } { 64 472 616 80 "Out\[3..0\]" "" } { 160 632 712 176 "Out\[1\]" "" } { 80 616 632 176 "Out\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 47.27 % ) " "Info: Total cell delay = 2.144 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.392 ns ( 52.73 % ) " "Info: Total interconnect delay = 2.392 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { counter_4:inst|inst5 Out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.536 ns" { counter_4:inst|inst5 {} Out[3] {} } { 0.000ns 2.392ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl counter_4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter_4:inst|inst5 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { counter_4:inst|inst5 Out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.536 ns" { counter_4:inst|inst5 {} Out[3] {} } { 0.000ns 2.392ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst17 T Clk 0.279 ns register " "Info: th for register \"inst17\" (data pin = \"T\", clock pin = \"Clk\") is 0.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 128 8 176 144 "Clk" "" } { 376 208 912 392 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns inst17 3 REG LCFF_X19_Y4_N25 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Clk~clkctrl inst17 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.337 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns T 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'T'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 368 472 640 384 "T" "" } { 360 640 816 376 "T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.366 ns) 2.182 ns inst17~3 2 COMB LCCOMB_X19_Y4_N24 1 " "Info: 2: + IC(1.017 ns) + CELL(0.366 ns) = 2.182 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 1; COMB Node = 'inst17~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { T inst17~3 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.337 ns inst17 3 REG LCFF_X19_Y4_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.337 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst17~3 inst17 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-2-abbasi-dolatabadi/hw2/main.bdf" { { 256 928 992 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 56.48 % ) " "Info: Total cell delay = 1.320 ns ( 56.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.52 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { T inst17~3 inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { T {} T~combout {} inst17~3 {} inst17 {} } { 0.000ns 0.000ns 1.017ns 0.000ns } { 0.000ns 0.799ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clk Clk~clkctrl inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { Clk {} Clk~combout {} Clk~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { T inst17~3 inst17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { T {} T~combout {} inst17~3 {} inst17 {} } { 0.000ns 0.000ns 1.017ns 0.000ns } { 0.000ns 0.799ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 18:03:36 2022 " "Info: Processing ended: Sat Jul 30 18:03:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
