#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 24 02:45:33 2018
# Process ID: 10684
# Current directory: C:/Users/gplovesy/Desktop/cpu/cpu_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5624 C:\Users\gplovesy\Desktop\cpu\cpu_final\cpu_final.xpr
# Log file: C:/Users/gplovesy/Desktop/cpu/cpu_final/vivado.log
# Journal file: C:/Users/gplovesy/Desktop/cpu/cpu_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
reset_run synth_1
set_property -dict [list CONFIG.depth {4096}] [get_ips dist_mem_gen_0]
generate_target all [get_files  C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.ip_user_files -ipstatic_source_dir C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/modelsim} {questa=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/questa} {riviera=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/riviera} {activehdl=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
launch_simulation
source cpu_test.tcl
run all
restart
run 10 us
close_sim
launch_simulation
source cpu_test.tcl
restart
run 10 us
close_sim
launch_simulation
source cpu_test.tcl
run all
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE3_MU_CNT {2} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_ips ila_0]
generate_target all [get_files  C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_0.xci]
export_ip_user_files -of_objects [get_files C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.ip_user_files -ipstatic_source_dir C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/modelsim} {questa=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/questa} {riviera=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/riviera} {activehdl=C:/Users/gplovesy/Desktop/cpu/cpu_final/cpu_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
