/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/debug/deps/libstm32_metapac-b73e8359a2270bd9.rmeta: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/metadata.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/metadata.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../metadata_0154.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adc_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adccommon_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/crc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dbgmcu_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dma_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/exti_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/flash_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/gpio_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/i2c_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/iwdg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/otg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/pwr_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rcc_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rtc_v2f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/sdmmc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/spi_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/syscfg_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/timer_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/uid_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/usart_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/wwdg_v1.rs

/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/debug/deps/libstm32_metapac-b73e8359a2270bd9.rlib: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/metadata.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/metadata.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../metadata_0154.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adc_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adccommon_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/crc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dbgmcu_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dma_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/exti_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/flash_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/gpio_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/i2c_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/iwdg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/otg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/pwr_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rcc_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rtc_v2f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/sdmmc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/spi_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/syscfg_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/timer_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/uid_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/usart_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/wwdg_v1.rs

/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/debug/deps/stm32_metapac-b73e8359a2270bd9.d: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/metadata.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/metadata.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../metadata_0154.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adc_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adccommon_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/crc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dbgmcu_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dma_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/exti_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/flash_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/gpio_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/i2c_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/iwdg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/otg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/pwr_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rcc_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rtc_v2f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/sdmmc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/spi_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/syscfg_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/timer_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/uid_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/usart_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/wwdg_v1.rs

/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/metadata.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/metadata.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../metadata_0154.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adc_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/adccommon_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/crc_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dbgmcu_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/dma_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/exti_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/flash_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/gpio_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/i2c_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/iwdg_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/otg_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/pwr_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rcc_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/rtc_v2f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/sdmmc_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/spi_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/syscfg_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/timer_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/uid_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/usart_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../registers/wwdg_v1.rs:

# env-dep:STM32_METAPAC_METADATA_PATH=chips/stm32f401re/metadata.rs
