/////////////////////////////////////////////////////////////////////////////////
// BSD 3-Clause License
// 
// Copyright (c) 2020, Jose R. Garcia
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
// 
// 1. Redistributions of source code must retain the above copyright notice, this
//    list of conditions and the following disclaimer.
// 
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.
// 
// 3. Neither the name of the copyright holder nor the names of its
//    contributors may be used to endorse or promote products derived from
//    this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
/////////////////////////////////////////////////////////////////////////////////
// File name     : Goldschmidt_Integer_Divider_2CPS.v
// Author        : Jose R Garcia
// Created       : 2021/01/23 11:23:01
// Last modified : 2021/02/02 20:26:58
// Project Name  : ORCs
// Module Name   : Goldschmidt_Integer_Divider_2CPS
// Description   : The Goldschmidt divider is an iterative method
//                 to approximate the division result. This implementation
//                 targets integer numbers. The division step is pipeline and
//                 separated in two half steps in order to use a single 
//                 multiplier.
//
// Additional Comments:
//   This code implementation is based on the description of the Goldschmidt
//   Dividers found on a publication of 2006; Synthesis of Arithmetic
//   Circuits, FPGA, ASIC and Embedded Systems by Jean-Pierre Deschamp,
//   Gery Jean Antoine Bioul and Gustavo D. Sutter. This divider computes:
//                 d(i) = d[i-1].(2-d[i-1])
//                          and
//                 D(i) = D[i-1].(2-d[i-1])
//   were 'd' is the divisor; 'D' is the dividend; 'i' is the step.
//
//  The remainder calculation requires an extra which is why the address tag is
//  used to make the decision on whether to do the calculation or skip it.
/////////////////////////////////////////////////////////////////////////////////
module Goldschmidt_Integer_Divider_2CPS #(
  parameter integer P_GID_FACTORS_MSB  = 31,
  parameter integer P_GID_ADDR_MSB     = 1,
  parameter integer P_GID_ACCURACY_LVL = 12,
  parameter integer P_GID_ROUND_UP_LVL = 3,
  parameter integer P_GID_ANLOGIC_MUL  = 0
)(
  input i_clk,
  input i_reset_sync,
  // WB (Pipeline) Interface
  input                     i_slave_stb, // stb_i, start signal
  input  [P_GID_ADDR_MSB:0] i_slave_addr, // stb_i, start signal
  input  [1:0]              i_slave_tga, // [1] 0=quotient, 1=rem; [0] 0=signed, 1=unsigned
  // WB(pipeline) Master Read Interface
  input  [P_GID_FACTORS_MSB:0] i_master_div0_read_data, // WB data, dividend
  // WB(pipeline) Master Read Interface
  input  [P_GID_FACTORS_MSB:0] i_master_div1_read_data, // WB data, divisor
  // WB(pipeline) Master Write Interface
  output                       o_master_div_write_stb,  // WB stb, result
  output [P_GID_ADDR_MSB:0]    o_master_div_write_addr, // WB data, result
  output [P_GID_FACTORS_MSB:0] o_master_div_write_data  // WB data, result
);

  ///////////////////////////////////////////////////////////////////////////////
  // Internal Parameter Declarations
  ///////////////////////////////////////////////////////////////////////////////
  // Misc.
  localparam [P_GID_FACTORS_MSB:0] L_GID_NUMBER_TWO  = 2;
  localparam [P_GID_FACTORS_MSB:0] L_GID_ZERO_FILLER = 0;
  //
  localparam integer L_GID_MUL_FACTORS_MSB  = ((P_GID_FACTORS_MSB+1)*2)-1;
  localparam integer L_GID_STEP_PRODUCT_MSB = ((L_GID_MUL_FACTORS_MSB+1)+P_GID_FACTORS_MSB);
  localparam integer L_GID_RESULT_MSB       = ((P_GID_FACTORS_MSB+1)*3)-1;
  localparam integer L_GID_RESULT_LSB       = (P_GID_FACTORS_MSB+1)*2;
  // Program Counter FSM States
  localparam [2:0] S_IDLE                 = 3'h0; // Waits for valid factors.
  localparam [2:0] S_SHIFT_DIVIDEND_POINT = 3'h1; // multiply the dividend by minus powers of ten to shift the decimal point.
  localparam [2:0] S_HALF_STEP_ONE        = 3'h2; // D[i] * (2-d[i]); were i is the iteration.
  localparam [2:0] S_HALF_STEP_TWO        = 3'h3; // d[i] * (2-d[i]); were i is the iteration.
  localparam [2:0] S_REMAINDER_TO_NATURAL = 3'h4; // Convert remainder from decimal fraction to a natural number.
  // Divider LUT values
  localparam [P_GID_FACTORS_MSB:0] L_REG_E10 = 429496730; // X.1
  localparam [P_GID_FACTORS_MSB:0] L_REG_E100 = 42949673; // X.01
  localparam [P_GID_FACTORS_MSB:0] L_REG_E1000 = 4294967; // X.001
  localparam [P_GID_FACTORS_MSB:0] L_REG_E10000 = 429497; // X.0001
  localparam [P_GID_FACTORS_MSB:0] L_REG_E100000 = 42950; // X.00001
  localparam [P_GID_FACTORS_MSB:0] L_REG_E1000000 = 4295; // X.000001
  localparam [P_GID_FACTORS_MSB:0] L_REG_E10000000 = 429; // X.0000001
  localparam [P_GID_FACTORS_MSB:0] L_REG_E100000000 = 43; // X.00000001
  localparam [P_GID_FACTORS_MSB:0] L_REG_E1000000000 = 4; // X.000000001
  // Round up bit limits
  localparam integer L_GID_ROUND_LSB = L_GID_RESULT_LSB-1-P_GID_ROUND_UP_LVL;
  
  ///////////////////////////////////////////////////////////////////////////////
  // Internal Signals Declarations
  ///////////////////////////////////////////////////////////////////////////////
  // Offset Counter
  wire [P_GID_FACTORS_MSB:0] w_lut_value = i_slave_stb==1'b1 ? (
                                             w_divisor < 20        ? L_REG_E10 : 
                                             w_divisor < 200       ? L_REG_E100 :
                                             w_divisor < 2000      ? L_REG_E1000 :
                                             w_divisor < 20000     ? L_REG_E10000 :
                                             w_divisor < 200000    ? L_REG_E100000 :
                                             w_divisor < 2000000   ? L_REG_E1000000 :
                                             w_divisor < 20000000  ? L_REG_E10000000 :
                                             w_divisor < 200000000 ? L_REG_E100000000 :
                                                                     L_REG_E1000000000) : 
                                            'h0;
  // Divider Accumulator signals
  reg  [2:0]                     r_divider_state;
  wire [L_GID_MUL_FACTORS_MSB:0] w_number_two_extended = {L_GID_NUMBER_TWO,L_GID_ZERO_FILLER};
  wire                           w_dividend_not_zero   = i_master_div0_read_data==0 ? 1'b0 : 1'b1;
  wire                           w_divisor_not_zero    = i_master_div1_read_data==0 ? 1'b0 : 1'b1;
  reg  [P_GID_FACTORS_MSB:0]     r_dividend;
  reg  [P_GID_FACTORS_MSB:0]     r_divisor;
  reg                            r_calculate_remainder;
  reg                            r_signed_extend;
  //
  reg  [L_GID_MUL_FACTORS_MSB:0] r_multiplicand;
  reg  [L_GID_MUL_FACTORS_MSB:0] r_multiplier;
  reg  [((P_GID_FACTORS_MSB+1)*4)-1:0] r_product;
  // Turn negative to positive is signed division
  wire [P_GID_FACTORS_MSB:0] w_dividend = (i_slave_tga[0]==1'b0 && i_master_div0_read_data[P_GID_FACTORS_MSB]==1'b1) ? ~i_master_div0_read_data : i_master_div0_read_data;
  wire [P_GID_FACTORS_MSB:0] w_divisor  = (i_slave_tga[0]==1'b0 && i_master_div1_read_data[P_GID_FACTORS_MSB]==1'b1) ? ~i_master_div1_read_data : i_master_div1_read_data;
  // Iterative operation signals
  wire [L_GID_MUL_FACTORS_MSB:0] w_current_divisor   = r_divider_state==S_HALF_STEP_TWO ? r_multiplicand : r_product[L_GID_STEP_PRODUCT_MSB:P_GID_FACTORS_MSB+1];
  wire [L_GID_MUL_FACTORS_MSB:0] w_two_minus_divisor = (w_number_two_extended + ~w_current_divisor); // 2-divisor
  wire                           w_converged         = &r_multiplicand[P_GID_FACTORS_MSB:P_GID_FACTORS_MSB-P_GID_ACCURACY_LVL]; // is it 0.9xxx...?
  reg                            r_converged;
  // Result Registers Write Signals
  wire                       w_rounder   = &r_product[(L_GID_RESULT_LSB-1):L_GID_ROUND_LSB];
  wire [P_GID_FACTORS_MSB:0] w_quotient  = r_converged==1'b0 ? r_dividend : 
                                             w_rounder==1'b1 ? (r_product[L_GID_RESULT_MSB:L_GID_RESULT_LSB]+1) :
                                             r_product[L_GID_RESULT_MSB:L_GID_RESULT_LSB];

  wire [P_GID_FACTORS_MSB:0] w_remainder = r_converged==1'b0 ? r_divisor :
                                             w_rounder==1'b1 ? (r_product[L_GID_RESULT_MSB:L_GID_RESULT_LSB]+1) :
                                             r_product[L_GID_RESULT_MSB:L_GID_RESULT_LSB];
  wire [P_GID_FACTORS_MSB:0] w_result    = r_calculate_remainder==1'b1 ? ((r_converged==1'b1 && r_signed_extend==1'b1) ? ~w_remainder : w_remainder) :
                                                                         ((r_converged==1'b1 && r_signed_extend==1'b1) ? ~w_quotient  : w_quotient);
  reg                        r_div_write_stb;
  // WB Control signals
  reg [P_GID_ADDR_MSB:0] r_addr;    

  ///////////////////////////////////////////////////////////////////////////////
  //            ********      Architecture Declaration      ********           //
  ///////////////////////////////////////////////////////////////////////////////

  ///////////////////////////////////////////////////////////////////////////////
  // Process     : Divider Accumulator
  // Description : FSM that controls the pipelined division step. Performs the 
  //               step iterations until divisor converges to a value close to 
  //               "1".
  ///////////////////////////////////////////////////////////////////////////////
  always @(posedge i_clk) begin
    if (i_reset_sync == 1'b1) begin
      r_divider_state       <= S_IDLE;
      r_div_write_stb       <= 1'b0;
      r_divisor             <= 0;
      r_dividend            <= 0;
      r_multiplicand        <= 0;
      r_multiplier          <= 0;
      r_calculate_remainder <= 1'b0;
      r_converged           <= 1'b0;
      r_signed_extend       <= 1'b0;
    end
    else begin
      casez (r_divider_state)
        S_IDLE : begin
          if (i_slave_stb == 1'b1) begin
            // Start division. Look for any special case that can be done 
            // without the iterative process, else perform Goldschmidt division.
            if (w_divisor_not_zero == 1'b0) begin
              // If either is zero return zero
              r_div_write_stb <= 1'b1;
              r_divisor       <= i_master_div0_read_data;
              r_dividend      <= -1;
              r_divider_state <= S_IDLE;
            end
            else if (w_dividend_not_zero == 1'b0) begin
              // If either is zero return zero
              r_div_write_stb <= 1'b1;
              r_divisor       <= L_GID_ZERO_FILLER;
              r_dividend      <= L_GID_ZERO_FILLER;
              r_divider_state <= S_IDLE;
            end
            else if ($signed(i_master_div1_read_data) == 1) begin
              // if denominator is 1 return numerator
              r_div_write_stb <= 1'b1;
              r_divisor       <= L_GID_ZERO_FILLER;
              r_dividend      <= i_master_div0_read_data;
              r_divider_state <= S_IDLE;
            end
            else if ($signed(i_master_div1_read_data) == -1 && i_slave_tga[0] == 1'b0) begin
              // if denominator is -1 return -1*numerator
              r_div_write_stb <= 1'b1;
              r_divisor       <= L_GID_ZERO_FILLER;
              r_dividend      <= ~i_master_div0_read_data;
              r_divider_state <= S_IDLE;
            end
            else if (i_master_div0_read_data == i_master_div1_read_data) begin
              // if equal return 1 for quotient and zero for remainder
              r_div_write_stb <= 1'b1;
              r_divisor       <= 1'b0;
              r_dividend      <= 1'b1;
              r_divider_state <= S_IDLE;
            end
            else begin
              // Shift the decimal point in the divisor.
              if (i_slave_tga[0] == 1'b0 && (
                i_master_div0_read_data[P_GID_FACTORS_MSB]==1'b1 ^ i_master_div1_read_data[P_GID_FACTORS_MSB]==1'b1)) begin
                // If performing signed division and the result should be negative.
                r_signed_extend <= 1'b1;
              end
              else begin
                // 
                r_signed_extend <= 1'b0;
              end
              //
              r_dividend  <= w_dividend;
              r_divisor   <= w_divisor;
              // 
              r_multiplicand  <= {w_divisor, L_GID_ZERO_FILLER};
              r_multiplier    <= {L_GID_ZERO_FILLER, w_lut_value};
              // 
              r_div_write_stb <= 1'b0;
              r_divider_state <= S_SHIFT_DIVIDEND_POINT;
            end
            r_calculate_remainder <= i_slave_tga[1];
          end
          else begin
            //
            r_div_write_stb <= 1'b0;
            r_divider_state <= S_IDLE;
          end
          r_converged <= 1'b0;
        end
        S_SHIFT_DIVIDEND_POINT : begin
          // 
          r_multiplicand  <= {r_dividend, L_GID_ZERO_FILLER};
          r_multiplier    <= r_multiplier;
          r_divider_state <= S_HALF_STEP_ONE;
        end
        S_HALF_STEP_ONE : begin
          //
          if (r_converged == 1'b1) begin
            // When the divisor converges to 1.0 (actually 0.99...).
            // Return the quotient
            r_div_write_stb <= 1'b1;
            r_divider_state <= S_IDLE;
          end
          else begin
            // Increase count and start another division whole step.
            r_multiplicand  <= r_product[L_GID_STEP_PRODUCT_MSB:P_GID_FACTORS_MSB+1];
            r_multiplier    <= w_two_minus_divisor;
            r_divider_state <= S_HALF_STEP_TWO;
          end
        end
        S_HALF_STEP_TWO : begin
          if (w_converged == 1'b1 && r_calculate_remainder == 1'b1) begin
            // Convert the remainder from decimal fraction to a natural number
            if (w_rounder == 1'b1) begin
              r_multiplicand  <= {L_GID_ZERO_FILLER, L_GID_ZERO_FILLER};
            end
            else begin
              r_multiplicand <= {L_GID_ZERO_FILLER, r_product[L_GID_RESULT_LSB-1:P_GID_FACTORS_MSB+1]};
            end
            r_multiplier    <= {r_divisor, L_GID_ZERO_FILLER};
            r_converged     <= 1'b1;
            r_divider_state <= S_REMAINDER_TO_NATURAL;
          end
          else begin
            // Second half of the division step
            r_multiplicand  <= r_product[L_GID_STEP_PRODUCT_MSB:P_GID_FACTORS_MSB+1];
            r_multiplier    <= w_two_minus_divisor;
            r_converged     <= w_converged;
            r_divider_state <= S_HALF_STEP_ONE;
          end
        end
        S_REMAINDER_TO_NATURAL : begin
          // Return the remainder
          r_div_write_stb <= 1'b1;
          r_divider_state <= S_IDLE;
        end
        default : begin
          r_div_write_stb <= 1'b0;
          r_converged     <= 1'b0;
          r_divider_state <= S_IDLE;
        end
      endcase
    end
  end

  ///////////////////////////////////////////////////////////////////////////////
  // Process     : WB Control Process
  // Description : Controls the access to the multiplier
  ///////////////////////////////////////////////////////////////////////////////
  always @(posedge i_clk) begin
    if (i_reset_sync == 1'b1) begin
      r_addr     <= 'h0;
    end
    else begin
      if (i_slave_stb == 1'b1 && r_divider_state == S_IDLE) begin
        r_addr <= i_slave_addr;
      end
    end
  end
  // WB(pipeline) Master Write access control
  assign o_master_div_write_stb  = r_div_write_stb;
  assign o_master_div_write_addr = r_addr;
  assign o_master_div_write_data = w_result;


  generate
    if (P_GID_ANLOGIC_MUL == 0) begin
      /////////////////////////////////////////////////////////////////////////////
      // Process     : Multiplication Process
      // Description : This is a generic code, generally inferred as a DSPs block
      //               by modern synthesis tools.
      /////////////////////////////////////////////////////////////////////////////
      always @(posedge i_clk) begin
        if (i_reset_sync == 1'b1) begin
          r_product <= 128'h0;
        end
        else begin
          //	Multiply any time the inputs changes.
          r_product <= $signed(r_multiplicand) * $signed(r_multiplier);
        end
      end
    end
  endgenerate

  generate
    if (P_GID_ANLOGIC_MUL == 1) begin
      ///////////////////////////////////////////////////////////////////////////////
      // Instance    : Integer_Multiplier
      // Description : Anlogic IP EG_LOGIC_MULT, TD version 4.6.18154
      ///////////////////////////////////////////////////////////////////////////////
	    EG_LOGIC_MULT #(
        .INPUT_WIDTH_A(L_GID_MUL_FACTORS_MSB+1),
	      .INPUT_WIDTH_B(L_GID_MUL_FACTORS_MSB+1),
	      .OUTPUT_WIDTH((P_GID_FACTORS_MSB+1)*4),
	      .INPUTFORMAT("SIGNED"),
	      .INPUTREGA("DISABLE"),
	      .INPUTREGB("DISABLE"),
	      .OUTPUTREG("ENABLE"),
	      .IMPLEMENT("DSP"),
	      .SRMODE("ASYNC")
	    ) Integer_Multiplier (
	      .a(r_multiplicand),
	      .b(r_multiplier),
	      .p(r_product),
	      .cea(1'b0),
	      .ceb(1'b0),
	      .cepd(1'b1),
	      .clk(i_clk),
	      .rstan(1'b0),
	      .rstbn(1'b0),
	      .rstpdn(~i_reset_sync)
	    );
    end
  endgenerate

endmodule // Goldschmidt_Integer_Divider_2CPS
