Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 16 17:46:45 2024
| Host         : DESKTOP-QBEKAKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file root_timing_summary_routed.rpt -pb root_timing_summary_routed.pb -rpx root_timing_summary_routed.rpx -warn_on_violation
| Design       : root
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     351         
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (399)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (710)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (399)
--------------------------
 There are 351 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled1_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled1_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled1_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled2_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled2_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled2_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled3_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled3_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled3_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled4_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled4_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Dled4_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (710)
--------------------------------------------------
 There are 710 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  728          inf        0.000                      0                  728           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           728 Endpoints
Min Delay           728 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runClock/led_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.890ns  (logic 4.046ns (40.911%)  route 5.844ns (59.089%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  runClock/led_reg/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  runClock/led_reg/Q
                         net (fo=2, routed)           5.844     6.362    led_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528     9.890 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.890    led
    R17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_hour_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 0.916ns (9.543%)  route 8.683ns (90.457%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.072 r  getseconnd/a_second[5]_i_2/O
                         net (fo=7, routed)           0.855     7.927    runClock/a_second_reg[5]_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.051 r  runClock/a_hour[5]_i_3/O
                         net (fo=8, routed)           0.674     8.725    runClock/nolabel_line43/a_hour_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.150     8.875 r  runClock/nolabel_line43/a_hour[5]_i_1/O
                         net (fo=6, routed)           0.724     9.599    runClock/nolabel_line43_n_1
    SLICE_X5Y34          FDRE                                         r  runClock/a_hour_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_hour_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 0.916ns (9.543%)  route 8.683ns (90.457%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.072 r  getseconnd/a_second[5]_i_2/O
                         net (fo=7, routed)           0.855     7.927    runClock/a_second_reg[5]_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.051 r  runClock/a_hour[5]_i_3/O
                         net (fo=8, routed)           0.674     8.725    runClock/nolabel_line43/a_hour_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.150     8.875 r  runClock/nolabel_line43/a_hour[5]_i_1/O
                         net (fo=6, routed)           0.724     9.599    runClock/nolabel_line43_n_1
    SLICE_X5Y34          FDRE                                         r  runClock/a_hour_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_min_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 0.996ns (10.393%)  route 8.587ns (89.607%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  getseconnd/a_min[5]_i_3/O
                         net (fo=7, routed)           1.479     8.578    runClock/nolabel_line43/a_min_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.326     8.904 r  runClock/nolabel_line43/a_min[5]_i_1/O
                         net (fo=6, routed)           0.679     9.583    runClock/nolabel_line43_n_2
    SLICE_X2Y37          FDRE                                         r  runClock/a_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_min_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 0.996ns (10.393%)  route 8.587ns (89.607%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  getseconnd/a_min[5]_i_3/O
                         net (fo=7, routed)           1.479     8.578    runClock/nolabel_line43/a_min_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.326     8.904 r  runClock/nolabel_line43/a_min[5]_i_1/O
                         net (fo=6, routed)           0.679     9.583    runClock/nolabel_line43_n_2
    SLICE_X2Y37          FDRE                                         r  runClock/a_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_min_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 0.996ns (10.393%)  route 8.587ns (89.607%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  getseconnd/a_min[5]_i_3/O
                         net (fo=7, routed)           1.479     8.578    runClock/nolabel_line43/a_min_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.326     8.904 r  runClock/nolabel_line43/a_min[5]_i_1/O
                         net (fo=6, routed)           0.679     9.583    runClock/nolabel_line43_n_2
    SLICE_X2Y37          FDRE                                         r  runClock/a_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzz/buzzer_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 4.078ns (42.809%)  route 5.447ns (57.191%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE                         0.000     0.000 r  buzz/buzzer_state_reg/C
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buzz/buzzer_state_reg/Q
                         net (fo=2, routed)           5.447     5.903    buzzer_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622     9.525 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.525    buzzer
    Y17                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_min_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.477ns  (logic 0.996ns (10.510%)  route 8.481ns (89.490%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  getseconnd/a_min[5]_i_3/O
                         net (fo=7, routed)           1.479     8.578    runClock/nolabel_line43/a_min_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.326     8.904 r  runClock/nolabel_line43/a_min[5]_i_1/O
                         net (fo=6, routed)           0.572     9.477    runClock/nolabel_line43_n_2
    SLICE_X4Y36          FDRE                                         r  runClock/a_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_min_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.477ns  (logic 0.996ns (10.510%)  route 8.481ns (89.490%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  getseconnd/a_min[5]_i_3/O
                         net (fo=7, routed)           1.479     8.578    runClock/nolabel_line43/a_min_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.326     8.904 r  runClock/nolabel_line43/a_min[5]_i_1/O
                         net (fo=6, routed)           0.572     9.477    runClock/nolabel_line43_n_2
    SLICE_X4Y36          FDRE                                         r  runClock/a_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/a_min_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.477ns  (logic 0.996ns (10.510%)  route 8.481ns (89.490%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE                         0.000     0.000 r  status_reg[0]/C
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  status_reg[0]/Q
                         net (fo=51, routed)          6.430     6.948    getseconnd/Q[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.152     7.100 r  getseconnd/a_min[5]_i_3/O
                         net (fo=7, routed)           1.479     8.578    runClock/nolabel_line43/a_min_reg[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.326     8.904 r  runClock/nolabel_line43/a_min[5]_i_1/O
                         net (fo=6, routed)           0.572     9.477    runClock/nolabel_line43_n_2
    SLICE_X4Y36          FDRE                                         r  runClock/a_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runClock/nolabel_line40/button_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/nolabel_line40/value_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  runClock/nolabel_line40/button_prev_reg/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  runClock/nolabel_line40/button_prev_reg/Q
                         net (fo=1, routed)           0.087     0.228    runClock/nolabel_line40/button_prev
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  runClock/nolabel_line40/value_i_1/O
                         net (fo=1, routed)           0.000     0.273    runClock/nolabel_line40/value_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  runClock/nolabel_line40/value_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runClock/nolabel_line43/button_debounced_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/nolabel_line43/button_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  runClock/nolabel_line43/button_debounced_reg/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  runClock/nolabel_line43/button_debounced_reg/Q
                         net (fo=2, routed)           0.119     0.283    runClock/nolabel_line43/button_debounced_reg_n_0
    SLICE_X4Y40          FDRE                                         r  runClock/nolabel_line43/button_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line86/firstCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line86/firstCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  nolabel_line86/firstCounter_reg[0]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line86/firstCounter_reg[0]/Q
                         net (fo=6, routed)           0.109     0.250    nolabel_line86/c1[0]
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.295 r  nolabel_line86/firstCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.295    nolabel_line86/firstCounter[3]
    SLICE_X0Y35          FDRE                                         r  nolabel_line86/firstCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line86/firstCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line86/firstCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  nolabel_line86/firstCounter_reg[0]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line86/firstCounter_reg[0]/Q
                         net (fo=6, routed)           0.109     0.250    nolabel_line86/c1[0]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.048     0.298 r  nolabel_line86/firstCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.298    nolabel_line86/firstCounter[4]
    SLICE_X0Y35          FDRE                                         r  nolabel_line86/firstCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line86/firstCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line86/firstCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  nolabel_line86/firstCounter_reg[0]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line86/firstCounter_reg[0]/Q
                         net (fo=6, routed)           0.113     0.254    nolabel_line86/c1[0]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.048     0.302 r  nolabel_line86/firstCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    nolabel_line86/firstCounter[1]
    SLICE_X0Y35          FDRE                                         r  nolabel_line86/firstCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runmmdd/nolabel_line40/button_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            runmmdd/nolabel_line40/value_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  runmmdd/nolabel_line40/button_prev_reg/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  runmmdd/nolabel_line40/button_prev_reg/Q
                         net (fo=1, routed)           0.057     0.205    runmmdd/nolabel_line40/button_prev
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.098     0.303 r  runmmdd/nolabel_line40/value_i_1__6/O
                         net (fo=1, routed)           0.000     0.303    runmmdd/nolabel_line40/value_i_1__6_n_0
    SLICE_X10Y30         FDRE                                         r  runmmdd/nolabel_line40/value_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runClock/nolabel_line43/button_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/nolabel_line43/value_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  runClock/nolabel_line43/button_prev_reg/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  runClock/nolabel_line43/button_prev_reg/Q
                         net (fo=1, routed)           0.059     0.207    runClock/nolabel_line43/button_prev
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  runClock/nolabel_line43/value_i_1__2/O
                         net (fo=1, routed)           0.000     0.305    runClock/nolabel_line43/value_i_1__2_n_0
    SLICE_X4Y40          FDRE                                         r  runClock/nolabel_line43/value_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runmmdd/nolabel_line37/button_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            runmmdd/nolabel_line37/value_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE                         0.000     0.000 r  runmmdd/nolabel_line37/button_prev_reg/C
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  runmmdd/nolabel_line37/button_prev_reg/Q
                         net (fo=1, routed)           0.059     0.207    runmmdd/nolabel_line37/button_prev
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  runmmdd/nolabel_line37/value_i_1__3/O
                         net (fo=1, routed)           0.000     0.305    runmmdd/nolabel_line37/value_i_1__3_n_0
    SLICE_X10Y33         FDRE                                         r  runmmdd/nolabel_line37/value_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dled1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display0/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  Dled1_reg[0]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Dled1_reg[0]/Q
                         net (fo=1, routed)           0.169     0.310    Display0/Q[0]
    SLICE_X0Y32          LDCE                                         r  Display0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runClock/chour_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runClock/chour_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  runClock/chour_reg[1]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  runClock/chour_reg[1]/Q
                         net (fo=10, routed)          0.127     0.268    runClock/nolabel_line41/chour_reg[5]_1[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.313 r  runClock/nolabel_line41/chour[2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    runClock/nolabel_line41_n_6
    SLICE_X4Y35          FDRE                                         r  runClock/chour_reg[2]/D
  -------------------------------------------------------------------    -------------------





