Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Mon Oct 24 17:59:44 2022

Device Selection
+--------------------------------------------+-------------+
| Family                                     | PolarFire   |
| Device                                     | MPF300T     |
| Package                                    | FCG1152     |
| Speed Grade                                | -1          |
| Core Voltage                               | 1.0V        |
| Part Range                                 | EXT         |
| Default I/O technology                     | LVCMOS 1.8V |
| FPGA Hardware Breakpoint Auto Instantation | Off         |
+--------------------------------------------+-------------+

Source Files
+---------+----------------------------------------------------------------------------+
| Topcell | top_level                                                                  |
| Format  | Verilog                                                                    |
| Source  | /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/top_level.vm |
+---------+----------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 67   | 299544 | 0.02       |
| DFF                       | 56   | 299544 | 0.02       |
| I/O Register              | 0    | 1536   | 0.00       |
| User I/O                  | 9    | 512    | 1.76       |
| -- Single-ended I/O       | 9    | 512    | 1.76       |
| -- Differential I/O Pairs | 0    | 256    | 0.00       |
| uSRAM                     | 0    | 2772   | 0.00       |
| LSRAM                     | 0    | 952    | 0.00       |
| Math                      | 0    | 924    | 0.00       |
| H-Chip Global             | 1    | 48     | 2.08       |
| PLL                       | 0    | 8      | 0.00       |
| DLL                       | 0    | 8      | 0.00       |
| Transceiver Lanes         | 0    | 16     | 0.00       |
| Transceiver PCIe          | 0    | 2      | 0.00       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 67   | 56  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 0    | 0   |
| Total Used            | 67   | 56  |
+-----------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 14     | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 4            | 0           | 0               |
| Output I/O                    | 5            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 56     | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                 |
+--------+---------+--------------------------------------------------------------------------------------+
| 53     | INT_NET | Net   : rstn_1_Z                                                                     |
|        |         | Driver: rstn_1                                                                       |
| 20     | INT_NET | Net   : uart_i/COREUART_C0_0/baud_clock                                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int |
| 12     | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2_Z                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2                                |
| 10     | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[1]                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/receive_count[1]                                |
| 9      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[2]                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/receive_count[2]                                |
| 9      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0_Z                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0                                |
| 9      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/CO0                                             |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/receive_count[0]                                |
| 8      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[1]                                   |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_state[1]                                     |
| 8      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa_Z                        |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa                          |
| 7      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[0]                                   |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_state[0]                                     |
+--------+---------+--------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                 |
+--------+---------+--------------------------------------------------------------------------------------+
| 53     | INT_NET | Net   : rstn_1_Z                                                                     |
|        |         | Driver: rstn_1                                                                       |
| 20     | INT_NET | Net   : uart_i/COREUART_C0_0/baud_clock                                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int |
| 12     | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2_Z                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2                                |
| 10     | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[1]                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/receive_count[1]                                |
| 9      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[2]                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/receive_count[2]                                |
| 9      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0_Z                              |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0                                |
| 9      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/CO0                                             |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/receive_count[0]                                |
| 8      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[1]                                   |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_state[1]                                     |
| 8      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa_Z                        |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa                          |
| 7      | INT_NET | Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[0]                                   |
|        |         | Driver: uart_i/COREUART_C0_0/make_RX/rx_state[0]                                     |
+--------+---------+--------------------------------------------------------------------------------------+

