Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Feb 19 16:38:58 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file GrayCounter_System_timing_summary_routed.rpt -pb GrayCounter_System_timing_summary_routed.pb -rpx GrayCounter_System_timing_summary_routed.rpx -warn_on_violation
| Design       : GrayCounter_System
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.530        0.000                      0                  164        0.179        0.000                      0                  164        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.530        0.000                      0                  164        0.179        0.000                      0                  164        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.843ns (36.150%)  route 3.255ns (63.850%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 r  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.182     9.900    debounce_inst/CO[0]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.357    10.257 r  debounce_inst/pulse_i_1/O
                         net (fo=1, routed)           0.483    10.740    pulse_inst/clean_reg
    SLICE_X111Y45        FDCE                                         r  pulse_inst/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y45        FDCE                                         r  pulse_inst/pulse_reg/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y45        FDCE (Setup_fdce_C_D)       -0.271    15.270    pulse_inst/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.815ns (37.361%)  route 3.043ns (62.639%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.453    10.170    pulse_inst/CO[0]
    SLICE_X111Y45        LUT3 (Prop_lut3_I0_O)        0.329    10.499 r  pulse_inst/count_2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.499    pulse_inst/count_2[1]_i_1_n_0
    SLICE_X111Y45        FDPE                                         r  pulse_inst/count_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y45        FDPE                                         r  pulse_inst/count_2_reg[1]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y45        FDPE (Setup_fdpe_C_D)        0.031    15.572    pulse_inst/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.843ns (37.720%)  route 3.043ns (62.280%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.453    10.170    pulse_inst/CO[0]
    SLICE_X111Y45        LUT3 (Prop_lut3_I0_O)        0.357    10.527 r  pulse_inst/count_2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.527    pulse_inst/count_2[2]_i_1_n_0
    SLICE_X111Y45        FDPE                                         r  pulse_inst/count_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y45        FDPE                                         r  pulse_inst/count_2_reg[2]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y45        FDPE (Setup_fdpe_C_D)        0.075    15.616    pulse_inst/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.815ns (39.544%)  route 2.775ns (60.456%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.185     9.902    pulse_inst/CO[0]
    SLICE_X111Y46        LUT3 (Prop_lut3_I0_O)        0.329    10.231 r  pulse_inst/count_2[22]_i_1/O
                         net (fo=1, routed)           0.000    10.231    pulse_inst/count_2[22]_i_1_n_0
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[22]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y46        FDPE (Setup_fdpe_C_D)        0.031    15.572    pulse_inst/count_2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.815ns (39.621%)  route 2.766ns (60.379%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.176     9.893    pulse_inst/CO[0]
    SLICE_X111Y46        LUT3 (Prop_lut3_I0_O)        0.329    10.222 r  pulse_inst/count_2[3]_i_1/O
                         net (fo=1, routed)           0.000    10.222    pulse_inst/count_2[3]_i_1_n_0
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[3]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y46        FDPE (Setup_fdpe_C_D)        0.032    15.573    pulse_inst/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.573    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.843ns (39.910%)  route 2.775ns (60.090%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.185     9.902    pulse_inst/CO[0]
    SLICE_X111Y46        LUT3 (Prop_lut3_I0_O)        0.357    10.259 r  pulse_inst/count_2[5]_i_1/O
                         net (fo=1, routed)           0.000    10.259    pulse_inst/count_2[5]_i_1_n_0
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[5]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y46        FDPE (Setup_fdpe_C_D)        0.075    15.616    pulse_inst/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.841ns (39.962%)  route 2.766ns (60.038%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.176     9.893    pulse_inst/CO[0]
    SLICE_X111Y46        LUT3 (Prop_lut3_I0_O)        0.355    10.248 r  pulse_inst/count_2[8]_i_1/O
                         net (fo=1, routed)           0.000    10.248    pulse_inst/count_2[8]_i_1_n_0
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.699    15.182    pulse_inst/CLK
    SLICE_X111Y46        FDPE                                         r  pulse_inst/count_2_reg[8]/C
                         clock pessimism              0.394    15.576    
                         clock uncertainty           -0.035    15.541    
    SLICE_X111Y46        FDPE (Setup_fdpe_C_D)        0.075    15.616    pulse_inst/count_2_reg[8]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.815ns (39.386%)  route 2.793ns (60.614%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.203     9.921    pulse_inst/CO[0]
    SLICE_X112Y48        LUT3 (Prop_lut3_I0_O)        0.329    10.250 r  pulse_inst/count_2[14]_i_1/O
                         net (fo=1, routed)           0.000    10.250    pulse_inst/count_2[14]_i_1_n_0
    SLICE_X112Y48        FDPE                                         r  pulse_inst/count_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.700    15.183    pulse_inst/CLK
    SLICE_X112Y48        FDPE                                         r  pulse_inst/count_2_reg[14]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X112Y48        FDPE (Setup_fdpe_C_D)        0.081    15.623    pulse_inst/count_2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.815ns (39.451%)  route 2.786ns (60.549%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.196     9.913    pulse_inst/CO[0]
    SLICE_X112Y47        LUT3 (Prop_lut3_I2_O)        0.329    10.242 r  pulse_inst/count_2[11]_i_1/O
                         net (fo=1, routed)           0.000    10.242    pulse_inst/count_2[11]_i_1_n_0
    SLICE_X112Y47        FDCE                                         r  pulse_inst/count_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.700    15.183    pulse_inst/CLK
    SLICE_X112Y47        FDCE                                         r  pulse_inst/count_2_reg[11]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.081    15.623    pulse_inst/count_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 pulse_inst/cmax_2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.843ns (39.752%)  route 2.793ns (60.248%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.879     5.641    pulse_inst/CLK
    SLICE_X108Y48        FDPE                                         r  pulse_inst/cmax_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478     6.119 r  pulse_inst/cmax_2_reg[15]/Q
                         net (fo=3, routed)           1.590     7.709    pulse_inst/cmax_2[15]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.301     8.010 r  pulse_inst/count_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.010    pulse_inst/count_21_carry__0_i_3_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.560 r  pulse_inst/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.560    pulse_inst/count_21_carry__0_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.717 f  pulse_inst/count_21_carry__1/CO[1]
                         net (fo=29, routed)          1.203     9.921    pulse_inst/CO[0]
    SLICE_X112Y48        LUT3 (Prop_lut3_I0_O)        0.357    10.278 r  pulse_inst/count_2[17]_i_1/O
                         net (fo=1, routed)           0.000    10.278    pulse_inst/count_2[17]_i_1_n_0
    SLICE_X112Y48        FDPE                                         r  pulse_inst/count_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.700    15.183    pulse_inst/CLK
    SLICE_X112Y48        FDPE                                         r  pulse_inst/count_2_reg[17]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X112Y48        FDPE (Setup_fdpe_C_D)        0.118    15.660    pulse_inst/count_2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.702%)  route 0.075ns (26.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[2]/Q
                         net (fo=6, routed)           0.075     1.825    graycounter_inst/Q[1]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  graycounter_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    graycounter_inst/p_16_out[5]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.911     2.105    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[5]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.092     1.692    graycounter_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.116     1.867    graycounter_inst/p_2_in
    SLICE_X113Y45        LUT5 (Prop_lut5_I2_O)        0.049     1.916 r  graycounter_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    graycounter_inst/p_16_out[4]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.911     2.105    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.104     1.704    graycounter_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pulse_inst/cmax_2_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.641     1.588    pulse_inst/CLK
    SLICE_X113Y48        FDPE                                         r  pulse_inst/cmax_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.716 r  pulse_inst/cmax_2_reg[19]/Q
                         net (fo=3, routed)           0.102     1.817    pulse_inst/cmax_2[19]
    SLICE_X113Y48        LUT2 (Prop_lut2_I0_O)        0.098     1.915 r  pulse_inst/cmax_2[18]_i_1/O
                         net (fo=1, routed)           0.000     1.915    pulse_inst/p_1_in[18]
    SLICE_X113Y48        FDCE                                         r  pulse_inst/cmax_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.912     2.106    pulse_inst/CLK
    SLICE_X113Y48        FDCE                                         r  pulse_inst/cmax_2_reg[18]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y48        FDCE (Hold_fdce_C_D)         0.092     1.680    pulse_inst/cmax_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[6]/Q
                         net (fo=4, routed)           0.168     1.896    graycounter_inst/Q[5]
    SLICE_X113Y45        LUT5 (Prop_lut5_I2_O)        0.042     1.938 r  graycounter_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.938    graycounter_inst/p_16_out[7]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.911     2.105    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[7]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.107     1.694    graycounter_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.194%)  route 0.185ns (49.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    debounce_inst/CLK
    SLICE_X110Y45        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          0.185     1.912    pulse_inst/clean
    SLICE_X111Y45        LUT3 (Prop_lut3_I2_O)        0.045     1.957 r  pulse_inst/count_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    pulse_inst/count_2[2]_i_1_n_0
    SLICE_X111Y45        FDPE                                         r  pulse_inst/count_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.911     2.105    pulse_inst/CLK
    SLICE_X111Y45        FDPE                                         r  pulse_inst/count_2_reg[2]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X111Y45        FDPE (Hold_fdpe_C_D)         0.107     1.707    pulse_inst/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[6]/Q
                         net (fo=4, routed)           0.157     1.885    graycounter_inst/Q[5]
    SLICE_X113Y45        LUT5 (Prop_lut5_I1_O)        0.045     1.930 r  graycounter_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.930    graycounter_inst/p_16_out[8]
    SLICE_X113Y45        FDPE                                         r  graycounter_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.911     2.105    graycounter_inst/CLK
    SLICE_X113Y45        FDPE                                         r  graycounter_inst/state_reg[8]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDPE (Hold_fdpe_C_D)         0.092     1.679    graycounter_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_inst/cmax_2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.229ns (59.622%)  route 0.155ns (40.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.641     1.588    pulse_inst/CLK
    SLICE_X113Y48        FDPE                                         r  pulse_inst/cmax_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.716 r  pulse_inst/cmax_2_reg[23]/Q
                         net (fo=3, routed)           0.155     1.871    pulse_inst/cmax_2[23]
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.101     1.972 r  pulse_inst/cmax_2[22]_i_1/O
                         net (fo=1, routed)           0.000     1.972    pulse_inst/p_1_in[22]
    SLICE_X113Y47        FDPE                                         r  pulse_inst/cmax_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.912     2.106    pulse_inst/CLK
    SLICE_X113Y47        FDPE                                         r  pulse_inst/cmax_2_reg[22]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X113Y47        FDPE (Hold_fdpe_C_D)         0.105     1.709    pulse_inst/cmax_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[6]/Q
                         net (fo=4, routed)           0.168     1.896    graycounter_inst/Q[5]
    SLICE_X113Y45        LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  graycounter_inst/state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.941    graycounter_inst/p_16_out[6]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.911     2.105    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.091     1.678    graycounter_inst/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_1_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.360%)  route 0.207ns (52.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.640     1.587    debounce_inst/CLK
    SLICE_X110Y45        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          0.207     1.935    pulse_inst/clean
    SLICE_X106Y45        LUT5 (Prop_lut5_I4_O)        0.045     1.980 r  pulse_inst/count_1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.980    pulse_inst/count_1[6]_i_1_n_0
    SLICE_X106Y45        FDPE                                         r  pulse_inst/count_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.910     2.104    pulse_inst/CLK
    SLICE_X106Y45        FDPE                                         r  pulse_inst/count_1_reg[6]/C
                         clock pessimism             -0.480     1.624    
    SLICE_X106Y45        FDPE (Hold_fdpe_C_D)         0.092     1.716    pulse_inst/count_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pulse_inst/count_2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.641     1.588    pulse_inst/CLK
    SLICE_X112Y49        FDPE                                         r  pulse_inst/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  pulse_inst/count_2_reg[0]/Q
                         net (fo=3, routed)           0.175     1.927    pulse_inst/count_2[0]
    SLICE_X112Y49        LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  pulse_inst/count_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    pulse_inst/count_2[0]_i_1_n_0
    SLICE_X112Y49        FDPE                                         r  pulse_inst/count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.912     2.106    pulse_inst/CLK
    SLICE_X112Y49        FDPE                                         r  pulse_inst/count_2_reg[0]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X112Y49        FDPE (Hold_fdpe_C_D)         0.120     1.708    pulse_inst/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  debounce_inst/clean_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y40  debounce_inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y41  debounce_inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y41  debounce_inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y41  debounce_inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y42  debounce_inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y42  debounce_inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y42  debounce_inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y42  debounce_inst/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y40  debounce_inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y41  debounce_inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y41  debounce_inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y41  debounce_inst/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y42  debounce_inst/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y42  debounce_inst/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y42  debounce_inst/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y42  debounce_inst/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y39  debounce_inst/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y39  debounce_inst/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  debounce_inst/clean_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y44  debounce_inst/count_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  debounce_inst/count_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[8]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  pulse_inst/cmax_2_reg[16]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  pulse_inst/cmax_2_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  pulse_inst/cmax_2_reg[27]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  pulse_inst/cmax_2_reg[2]/C



