{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma import *\n",
    "import os\n",
    "os.environ[\"MANTLE\"] = \"coreir\"\n",
    "from mantle.common import FFs\n",
    "\n",
    "@cache_definition\n",
    "def DefineShiftRegister(n, init=0, has_ce=False, has_reset=False):\n",
    "    class _ShiftRegister(Circuit):\n",
    "        name = 'ShiftRegister_{}_{}_{}_{}'.format(n, init, has_ce, has_reset)\n",
    "        IO = ['I', In(Bit), 'O', Out(Bit)] + \\\n",
    "               ClockInterface(has_ce, has_reset)\n",
    "        @classmethod\n",
    "        def definition(siso):\n",
    "            ffs = FFs(n, init=init, has_ce=has_ce, has_reset=has_reset)\n",
    "            reg = braid(ffs, foldargs={\"I\":\"O\"})\n",
    "            reg(siso.I)\n",
    "            wire(reg.O, siso.O)\n",
    "            wireclock(siso, reg)\n",
    "    return _ShiftRegister"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.ShiftRegister_2_0_True_False\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"DFF_init0_has_ceTrue_has_resetFalse\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I\":\"BitIn\",\n",
      "          \"O\":\"Bit\",\n",
      "          \"CLK\":[\"Named\",\"coreir.clkIn\"],\n",
      "          \"CE\":\"BitIn\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"mantle.reg\",\n",
      "            \"genargs\":{\"has_clr\":[\"Bool\",false], \"has_en\":[\"Bool\",true], \"has_rst\":[\"Bool\",false], \"width\":[\"Int\",1]},\n",
      "            \"modargs\":{\"init\":[[\"BitVector\",1],0]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.clk\",\"self.CLK\"],\n",
      "          [\"inst0.en\",\"self.CE\"],\n",
      "          [\"self.I\",\"inst0.in.0\"],\n",
      "          [\"self.O\",\"inst0.out.0\"]\n",
      "        ]\n",
      "      },\n",
      "      \"ShiftRegister_2_0_True_False\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I\":\"BitIn\",\n",
      "          \"O\":\"Bit\",\n",
      "          \"CLK\":[\"Named\",\"coreir.clkIn\"],\n",
      "          \"CE\":\"BitIn\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.DFF_init0_has_ceTrue_has_resetFalse\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.DFF_init0_has_ceTrue_has_resetFalse\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.CE\",\"self.CE\"],\n",
      "          [\"inst0.CLK\",\"self.CLK\"],\n",
      "          [\"inst0.I\",\"self.I\"],\n",
      "          [\"inst0.O\",\"inst1.I\"],\n",
      "          [\"inst1.CE\",\"self.CE\"],\n",
      "          [\"inst1.CLK\",\"self.CLK\"],\n",
      "          [\"inst1.O\",\"self.O\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# from magma.backend.verilog import compile as compile_verilog\n",
    "# print(compile_verilog(DefineShiftRegister(2, has_ce=True)))\n",
    "\n",
    "from magma.backend.coreir_ import compile as compile_coreir\n",
    "\n",
    "compile_coreir(DefineShiftRegister(2, has_ce=True), \"build/DefineShiftRegister.json\")\n",
    "with open(\"build/DefineShiftRegister.json\", \"r\") as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "N = 3\n",
    "ShiftRegisterNCE = DefineShiftRegister(N, has_ce=True)\n",
    "simulator = PythonSimulator(ShiftRegisterNCE, clock=ShiftRegisterNCE.CLK)\n",
    "outputs = []\n",
    "for j in range(2):\n",
    "    simulator.step()\n",
    "    simulator.evaluate()\n",
    "for I, enable in [(1, 1), (0, 1), (1, 1), (0, 1), (1, 0), (0, 0), (1, 1), (1, 1), (1, 1), (1, 1)]:\n",
    "    simulator.set_value(ShiftRegisterNCE.I, bool(I))\n",
    "    simulator.set_value(ShiftRegisterNCE.CE, bool(enable))\n",
    "    for j in range(2):\n",
    "        simulator.step()\n",
    "        simulator.evaluate()\n",
    "        O = simulator.get_value(ShiftRegisterNCE.O)\n",
    "        CLK = simulator.get_value(ShiftRegisterNCE.CLK)\n",
    "        outputs.append([O, I, enable, CLK])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAX8AAAD8CAYAAACfF6SlAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBo\ndHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAAB/ZJREFUeJzt3T+IpHcdx/HvV5cE5FSwMEE8G/Us\nDIlwdYSgVVJIwECqgE1qO8HGSqz823hYaIIgVyVa7IpFrrI9NOIJGg/FpLAW0UCKn8Xtwnma7NzN\nPM9vZz6vFywcczf7/f1mZt958uzssz3GKACyvG/2AgBYn/gDBBJ/gEDiDxBI/AECiT9AIPEHCCT+\nAIHEHyCQ+AMEEn+AQOIPEEj8AQKJP0Ag8QcIJP4AgcQfIJD4AwQ6vPh3jy0/jh9w7vEez96vuYl7\n9vrat9kP/tpeSR/c7/Dt3n5DY/SUuTNn79PcmbP3ee7M2fZ84RzNXsDObfOAi9l+zZ05e5/mzpxt\nzxfW4Z32AeBc4g8QSPwBAok/QCDxBwi0Ufy7+9Huvt7dt7v7ZnefdPeV7v79//m3L3X3l0///JHu\n/k13f2XXCwfgwZ37Vs/u7qp6tapeHmM8f3rbE1X1yDn3+3BV/aqqfjTG+MkO1grAjmxy5P9UVb0z\nxrh2dsMY4/WqevM97nOpqn5ZVT8bY/xwuyUCsGubxP+xqrp5n5/3O1X16zHGd+9/SQAsbalv+N6o\nqi9190cX+vwAbGGT+N+qqqv3+XmvV9W1qjrp7g/e96oAWNQm8b9RVQ9394tnN3T341V1+b3udHrK\n57WqeqW7H9pqlQDs1LnxH3cu+/lsVX3x9K2et6rqW1X196r6THe/ddfHc/fc92tV9VZV/bS7/UwB\nwAVxeJd03sbZ1fi2uZLftlcgXHv2Pt535ux9vO/M2fZ8YTkaBwgk/gCBxB8gkPgDBBJ/gEDiDxBI\n/AECiT9AIPEHCCT+AIHEHyDQub/GMdLZtTmSZqfNnTnbnjNmbzN3hesCOfL/bycT7z9r9r7OnTl7\n3+bOnG3PF5SregIEcuQPEEj8AQKJP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwgk\n/gCBxB8gkPgDBBJ/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQIdzV7AznWP\n2UtgNSc1xjOzF7GK7uOqenr2MljJGL30iB7jwFop/llW+CK5ELyus6zwuj68I/+UGKRLjaHXNzvi\nnD9AIPEHCCT+AIHEHyDQRvHv7ke7+3p33+7um9190t1Xuvvf3f3buz5eWHrBAGzv3Hf7dHdX1atV\n9fIY4/nT256oqkeq6vYY43PLLhGAXdvkyP+pqnpnjHHt7IYxxutV9eZiqwJgUZvE/7Gquvkuf/fJ\ne077PLnDtQGwkG1/yMtpH4A9tMmR/62qurr0QgBYzybxv1FVD3f3i2c3dPfjVXV5sVUBsKiNLuzW\n3R+rqu/Vnf8DeLuq/lpVX62q31XVH+/6pz8eY/xg98uEe5xd2yflWjdp+2Vxh3dVTzKkxTBtvyzO\nT/gCBBJ/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQJt+8tcYK6zC54B98WR\nP/vqZPYCJkjcMwtxSWeAQI78AQKJP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwgk\n/gCBxB8gkPgDBBJ/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQIdzV7AznWP\nidNPaoxnVp/afVxVT68+9w57XsPc/bK2MXrpET3GzFYuYG78V3nS/oc9r2/tPc/eL+ta4fV1eEf+\nM0JUdTG+OBODlLbnWa9vDo5z/gCBxB8gkPgDBBJ/gEDiDxDo3Ph39z/XWAgA63HkDxBI/AECiT9A\nIPEHCCT+AIHEHyCQ+AMEOjf+Y4xLaywEgPU48gcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDx\nBwgk/gCBxB8g0NHsBRyc7jF7CauzZ9g7jvx35yRwvj3nzObA9BgOYADSOPIHCCT+AIHEHyCQ+AME\nEn+AQOIPEEj8AQKJP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwgk/gCBxB8gkPgD\nBBJ/gEDiDxBI/AECiT9AIPEHCCT+AIHE/xB0H1f3mPRxPHv7EeY+x3Oe5/l7nvexxsM7xipzWNJK\nL5Z3NUZPnZ9g9nNctf7zfBH2PMsKj/XR0gNYkS/OwzfjP7Szn2cHF4tw2gcgkPgDBBJ/gEDiDxBo\no/h398e7+xfd/UZ33+7u73f3Q0svDoBlnBv/7u6qeqWqfj7G+HRVXamqS1X1zYXXBsBCzn2ff3d/\noaq+Mcb4/F23faiq/lJVl8cY/1p2iZzr7K14s97q6a14y5v5WHt9HaRNTvt8tqpu3n3DGOMfVfW3\nqvrUEosCYFm+4QsQaJP4/6Gqrt59w+lpn09U1Z+XWBQAy9ok/q9V1Qe6+4Wqqu5+f1V9u6pecr4f\nYD+dG/9x5zvCz1bVc939RlX9qarerqqvL7w2ABbiqp6HwLsxDp93+7BjvuELEEj8AQKJP0Ag8QcI\nJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwh0NHsBO3d2MSjW4zHP4Hk+KI78D8dJyMxksx7v\nmc+z19hCXNIZIJAjf4BA4g8QSPwBAok/QCDxBwgk/gCBxB8gkPgDBBJ/gEDiDxBI/AECiT9AIPEH\nCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQKJP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDx\nBwgk/gCBxB8gkPgDBPoPdpD87ZEoOs0AAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x10ccae2b0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "waveform(outputs, [\"O\", \"I\", \"CE\", \"CLK\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
