Simulator report for Exercise_5_6
Tue Mar 22 12:20:15 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 220 nodes    ;
; Simulation Coverage         ;      48.18 % ;
; Total Number of Transitions ; 1572         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                         ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                      ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                            ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                             ;               ;
; Vector input source                                                                        ; C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                              ; On            ;
; Check outputs                                                                              ; Off                                                                             ; Off           ;
; Report simulation coverage                                                                 ; On                                                                              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                              ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                              ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                              ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                             ; Off           ;
; Detect glitches                                                                            ; Off                                                                             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                             ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                             ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                            ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      48.18 % ;
; Total nodes checked                                 ; 220          ;
; Total output ports checked                          ; 220          ;
; Total output ports with complete 1/0-value coverage ; 106          ;
; Total output ports with no 1/0-value coverage       ; 114          ;
; Total output ports with no 1-value coverage         ; 114          ;
; Total output ports with no 0-value coverage         ; 114          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                              ;
+-----------------------------------+-----------------------------------+------------------+
; Node Name                         ; Output Port Name                  ; Output Port Type ;
+-----------------------------------+-----------------------------------+------------------+
; |multi_counter|\counter:cout_temp ; |multi_counter|\counter:cout_temp ; regout           ;
; |multi_counter|mode_set~0         ; |multi_counter|mode_set~0         ; out0             ;
; |multi_counter|comb~0             ; |multi_counter|comb~0             ; out0             ;
; |multi_counter|comb~1             ; |multi_counter|comb~1             ; out0             ;
; |multi_counter|max_count[0]       ; |multi_counter|max_count[0]       ; out              ;
; |multi_counter|max_count[2]~0     ; |multi_counter|max_count[2]~0     ; out              ;
; |multi_counter|max_count[0]~1     ; |multi_counter|max_count[0]~1     ; out0             ;
; |multi_counter|cnt~28             ; |multi_counter|cnt~28             ; out              ;
; |multi_counter|cnt~29             ; |multi_counter|cnt~29             ; out              ;
; |multi_counter|cnt~30             ; |multi_counter|cnt~30             ; out              ;
; |multi_counter|cnt~31             ; |multi_counter|cnt~31             ; out              ;
; |multi_counter|max_count[0]~2     ; |multi_counter|max_count[0]~2     ; out0             ;
; |multi_counter|max_count[0]~3     ; |multi_counter|max_count[0]~3     ; out              ;
; |multi_counter|\counter:cnt[2]    ; |multi_counter|\counter:cnt[2]    ; regout           ;
; |multi_counter|\counter:cnt[1]    ; |multi_counter|\counter:cnt[1]    ; regout           ;
; |multi_counter|\counter:cnt[0]    ; |multi_counter|\counter:cnt[0]    ; regout           ;
; |multi_counter|comb~2             ; |multi_counter|comb~2             ; out0             ;
; |multi_counter|comb~3             ; |multi_counter|comb~3             ; out0             ;
; |multi_counter|comb~4             ; |multi_counter|comb~4             ; out0             ;
; |multi_counter|max_count[2]       ; |multi_counter|max_count[2]       ; out              ;
; |multi_counter|comb~5             ; |multi_counter|comb~5             ; out0             ;
; |multi_counter|max_count[3]       ; |multi_counter|max_count[3]       ; out              ;
; |multi_counter|clk                ; |multi_counter|clk                ; out              ;
; |multi_counter|mode[0]            ; |multi_counter|mode[0]            ; out              ;
; |multi_counter|mode[1]            ; |multi_counter|mode[1]            ; out              ;
; |multi_counter|reset              ; |multi_counter|reset              ; out              ;
; |multi_counter|count[0]           ; |multi_counter|count[0]           ; pin_out          ;
; |multi_counter|count[1]           ; |multi_counter|count[1]           ; pin_out          ;
; |multi_counter|count[2]           ; |multi_counter|count[2]           ; pin_out          ;
; |multi_counter|cout               ; |multi_counter|cout               ; pin_out          ;
; |multi_counter|LessThan0~0        ; |multi_counter|LessThan0~0        ; out0             ;
; |multi_counter|LessThan0~1        ; |multi_counter|LessThan0~1        ; out0             ;
; |multi_counter|LessThan0~2        ; |multi_counter|LessThan0~2        ; out0             ;
; |multi_counter|LessThan0~3        ; |multi_counter|LessThan0~3        ; out0             ;
; |multi_counter|LessThan0~4        ; |multi_counter|LessThan0~4        ; out0             ;
; |multi_counter|LessThan0~5        ; |multi_counter|LessThan0~5        ; out0             ;
; |multi_counter|LessThan0~6        ; |multi_counter|LessThan0~6        ; out0             ;
; |multi_counter|LessThan0~7        ; |multi_counter|LessThan0~7        ; out0             ;
; |multi_counter|LessThan0~8        ; |multi_counter|LessThan0~8        ; out0             ;
; |multi_counter|LessThan0~9        ; |multi_counter|LessThan0~9        ; out0             ;
; |multi_counter|LessThan0~10       ; |multi_counter|LessThan0~10       ; out0             ;
; |multi_counter|LessThan0~11       ; |multi_counter|LessThan0~11       ; out0             ;
; |multi_counter|LessThan0~12       ; |multi_counter|LessThan0~12       ; out0             ;
; |multi_counter|LessThan0~13       ; |multi_counter|LessThan0~13       ; out0             ;
; |multi_counter|LessThan0~14       ; |multi_counter|LessThan0~14       ; out0             ;
; |multi_counter|LessThan0~15       ; |multi_counter|LessThan0~15       ; out0             ;
; |multi_counter|LessThan0~16       ; |multi_counter|LessThan0~16       ; out0             ;
; |multi_counter|LessThan0~17       ; |multi_counter|LessThan0~17       ; out0             ;
; |multi_counter|LessThan0~18       ; |multi_counter|LessThan0~18       ; out0             ;
; |multi_counter|LessThan0~19       ; |multi_counter|LessThan0~19       ; out0             ;
; |multi_counter|LessThan0~20       ; |multi_counter|LessThan0~20       ; out0             ;
; |multi_counter|LessThan0~21       ; |multi_counter|LessThan0~21       ; out0             ;
; |multi_counter|LessThan0~22       ; |multi_counter|LessThan0~22       ; out0             ;
; |multi_counter|LessThan0~23       ; |multi_counter|LessThan0~23       ; out0             ;
; |multi_counter|LessThan0~24       ; |multi_counter|LessThan0~24       ; out0             ;
; |multi_counter|LessThan0~25       ; |multi_counter|LessThan0~25       ; out0             ;
; |multi_counter|LessThan0~26       ; |multi_counter|LessThan0~26       ; out0             ;
; |multi_counter|LessThan0~27       ; |multi_counter|LessThan0~27       ; out0             ;
; |multi_counter|LessThan0~28       ; |multi_counter|LessThan0~28       ; out0             ;
; |multi_counter|LessThan0~29       ; |multi_counter|LessThan0~29       ; out0             ;
; |multi_counter|LessThan0~30       ; |multi_counter|LessThan0~30       ; out0             ;
; |multi_counter|LessThan0~31       ; |multi_counter|LessThan0~31       ; out0             ;
; |multi_counter|LessThan0~32       ; |multi_counter|LessThan0~32       ; out0             ;
; |multi_counter|LessThan0~33       ; |multi_counter|LessThan0~33       ; out0             ;
; |multi_counter|LessThan0~34       ; |multi_counter|LessThan0~34       ; out0             ;
; |multi_counter|LessThan0~35       ; |multi_counter|LessThan0~35       ; out0             ;
; |multi_counter|LessThan0~36       ; |multi_counter|LessThan0~36       ; out0             ;
; |multi_counter|LessThan0~37       ; |multi_counter|LessThan0~37       ; out0             ;
; |multi_counter|LessThan0~38       ; |multi_counter|LessThan0~38       ; out0             ;
; |multi_counter|LessThan0~39       ; |multi_counter|LessThan0~39       ; out0             ;
; |multi_counter|LessThan0~40       ; |multi_counter|LessThan0~40       ; out0             ;
; |multi_counter|LessThan0~41       ; |multi_counter|LessThan0~41       ; out0             ;
; |multi_counter|LessThan0~42       ; |multi_counter|LessThan0~42       ; out0             ;
; |multi_counter|LessThan0~43       ; |multi_counter|LessThan0~43       ; out0             ;
; |multi_counter|LessThan0~44       ; |multi_counter|LessThan0~44       ; out0             ;
; |multi_counter|LessThan0~45       ; |multi_counter|LessThan0~45       ; out0             ;
; |multi_counter|LessThan0~46       ; |multi_counter|LessThan0~46       ; out0             ;
; |multi_counter|LessThan0~47       ; |multi_counter|LessThan0~47       ; out0             ;
; |multi_counter|LessThan0~48       ; |multi_counter|LessThan0~48       ; out0             ;
; |multi_counter|LessThan0~49       ; |multi_counter|LessThan0~49       ; out0             ;
; |multi_counter|LessThan0~50       ; |multi_counter|LessThan0~50       ; out0             ;
; |multi_counter|LessThan0~51       ; |multi_counter|LessThan0~51       ; out0             ;
; |multi_counter|LessThan0~52       ; |multi_counter|LessThan0~52       ; out0             ;
; |multi_counter|LessThan0~53       ; |multi_counter|LessThan0~53       ; out0             ;
; |multi_counter|LessThan0~54       ; |multi_counter|LessThan0~54       ; out0             ;
; |multi_counter|LessThan0~55       ; |multi_counter|LessThan0~55       ; out0             ;
; |multi_counter|LessThan0~56       ; |multi_counter|LessThan0~56       ; out0             ;
; |multi_counter|LessThan0~57       ; |multi_counter|LessThan0~57       ; out0             ;
; |multi_counter|LessThan0~58       ; |multi_counter|LessThan0~58       ; out0             ;
; |multi_counter|LessThan0~59       ; |multi_counter|LessThan0~59       ; out0             ;
; |multi_counter|LessThan0~60       ; |multi_counter|LessThan0~60       ; out0             ;
; |multi_counter|LessThan0~61       ; |multi_counter|LessThan0~61       ; out0             ;
; |multi_counter|LessThan0~62       ; |multi_counter|LessThan0~62       ; out0             ;
; |multi_counter|LessThan0~63       ; |multi_counter|LessThan0~63       ; out0             ;
; |multi_counter|LessThan0~64       ; |multi_counter|LessThan0~64       ; out0             ;
; |multi_counter|LessThan0~65       ; |multi_counter|LessThan0~65       ; out0             ;
; |multi_counter|LessThan0~66       ; |multi_counter|LessThan0~66       ; out0             ;
; |multi_counter|Add0~0             ; |multi_counter|Add0~0             ; out0             ;
; |multi_counter|Add0~1             ; |multi_counter|Add0~1             ; out0             ;
; |multi_counter|Add0~2             ; |multi_counter|Add0~2             ; out0             ;
; |multi_counter|Add0~3             ; |multi_counter|Add0~3             ; out0             ;
; |multi_counter|Add0~4             ; |multi_counter|Add0~4             ; out0             ;
; |multi_counter|Equal0~0           ; |multi_counter|Equal0~0           ; out0             ;
; |multi_counter|Equal1~0           ; |multi_counter|Equal1~0           ; out0             ;
; |multi_counter|Equal2~0           ; |multi_counter|Equal2~0           ; out0             ;
; |multi_counter|Equal3~0           ; |multi_counter|Equal3~0           ; out0             ;
+-----------------------------------+-----------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                             ;
+---------------------------------+---------------------------------+------------------+
; Node Name                       ; Output Port Name                ; Output Port Type ;
+---------------------------------+---------------------------------+------------------+
; |multi_counter|cnt~0            ; |multi_counter|cnt~0            ; out              ;
; |multi_counter|cnt~1            ; |multi_counter|cnt~1            ; out              ;
; |multi_counter|cnt~2            ; |multi_counter|cnt~2            ; out              ;
; |multi_counter|cnt~3            ; |multi_counter|cnt~3            ; out              ;
; |multi_counter|cnt~4            ; |multi_counter|cnt~4            ; out              ;
; |multi_counter|cnt~5            ; |multi_counter|cnt~5            ; out              ;
; |multi_counter|cnt~6            ; |multi_counter|cnt~6            ; out              ;
; |multi_counter|cnt~7            ; |multi_counter|cnt~7            ; out              ;
; |multi_counter|cnt~8            ; |multi_counter|cnt~8            ; out              ;
; |multi_counter|cnt~9            ; |multi_counter|cnt~9            ; out              ;
; |multi_counter|cnt~10           ; |multi_counter|cnt~10           ; out              ;
; |multi_counter|cnt~11           ; |multi_counter|cnt~11           ; out              ;
; |multi_counter|cnt~12           ; |multi_counter|cnt~12           ; out              ;
; |multi_counter|cnt~13           ; |multi_counter|cnt~13           ; out              ;
; |multi_counter|cnt~14           ; |multi_counter|cnt~14           ; out              ;
; |multi_counter|cnt~15           ; |multi_counter|cnt~15           ; out              ;
; |multi_counter|cnt~16           ; |multi_counter|cnt~16           ; out              ;
; |multi_counter|cnt~17           ; |multi_counter|cnt~17           ; out              ;
; |multi_counter|cnt~18           ; |multi_counter|cnt~18           ; out              ;
; |multi_counter|cnt~19           ; |multi_counter|cnt~19           ; out              ;
; |multi_counter|cnt~20           ; |multi_counter|cnt~20           ; out              ;
; |multi_counter|cnt~21           ; |multi_counter|cnt~21           ; out              ;
; |multi_counter|cnt~22           ; |multi_counter|cnt~22           ; out              ;
; |multi_counter|cnt~23           ; |multi_counter|cnt~23           ; out              ;
; |multi_counter|cnt~24           ; |multi_counter|cnt~24           ; out              ;
; |multi_counter|cnt~25           ; |multi_counter|cnt~25           ; out              ;
; |multi_counter|cnt~26           ; |multi_counter|cnt~26           ; out              ;
; |multi_counter|cnt~27           ; |multi_counter|cnt~27           ; out              ;
; |multi_counter|\counter:cnt[31] ; |multi_counter|\counter:cnt[31] ; regout           ;
; |multi_counter|\counter:cnt[30] ; |multi_counter|\counter:cnt[30] ; regout           ;
; |multi_counter|\counter:cnt[29] ; |multi_counter|\counter:cnt[29] ; regout           ;
; |multi_counter|\counter:cnt[28] ; |multi_counter|\counter:cnt[28] ; regout           ;
; |multi_counter|\counter:cnt[27] ; |multi_counter|\counter:cnt[27] ; regout           ;
; |multi_counter|\counter:cnt[26] ; |multi_counter|\counter:cnt[26] ; regout           ;
; |multi_counter|\counter:cnt[25] ; |multi_counter|\counter:cnt[25] ; regout           ;
; |multi_counter|\counter:cnt[24] ; |multi_counter|\counter:cnt[24] ; regout           ;
; |multi_counter|\counter:cnt[23] ; |multi_counter|\counter:cnt[23] ; regout           ;
; |multi_counter|\counter:cnt[22] ; |multi_counter|\counter:cnt[22] ; regout           ;
; |multi_counter|\counter:cnt[21] ; |multi_counter|\counter:cnt[21] ; regout           ;
; |multi_counter|\counter:cnt[20] ; |multi_counter|\counter:cnt[20] ; regout           ;
; |multi_counter|\counter:cnt[19] ; |multi_counter|\counter:cnt[19] ; regout           ;
; |multi_counter|\counter:cnt[18] ; |multi_counter|\counter:cnt[18] ; regout           ;
; |multi_counter|\counter:cnt[17] ; |multi_counter|\counter:cnt[17] ; regout           ;
; |multi_counter|\counter:cnt[16] ; |multi_counter|\counter:cnt[16] ; regout           ;
; |multi_counter|\counter:cnt[15] ; |multi_counter|\counter:cnt[15] ; regout           ;
; |multi_counter|\counter:cnt[14] ; |multi_counter|\counter:cnt[14] ; regout           ;
; |multi_counter|\counter:cnt[13] ; |multi_counter|\counter:cnt[13] ; regout           ;
; |multi_counter|\counter:cnt[12] ; |multi_counter|\counter:cnt[12] ; regout           ;
; |multi_counter|\counter:cnt[11] ; |multi_counter|\counter:cnt[11] ; regout           ;
; |multi_counter|\counter:cnt[10] ; |multi_counter|\counter:cnt[10] ; regout           ;
; |multi_counter|\counter:cnt[9]  ; |multi_counter|\counter:cnt[9]  ; regout           ;
; |multi_counter|\counter:cnt[8]  ; |multi_counter|\counter:cnt[8]  ; regout           ;
; |multi_counter|\counter:cnt[7]  ; |multi_counter|\counter:cnt[7]  ; regout           ;
; |multi_counter|\counter:cnt[6]  ; |multi_counter|\counter:cnt[6]  ; regout           ;
; |multi_counter|\counter:cnt[5]  ; |multi_counter|\counter:cnt[5]  ; regout           ;
; |multi_counter|\counter:cnt[4]  ; |multi_counter|\counter:cnt[4]  ; regout           ;
; |multi_counter|\counter:cnt[3]  ; |multi_counter|\counter:cnt[3]  ; regout           ;
; |multi_counter|count[3]         ; |multi_counter|count[3]         ; pin_out          ;
; |multi_counter|Add0~5           ; |multi_counter|Add0~5           ; out0             ;
; |multi_counter|Add0~6           ; |multi_counter|Add0~6           ; out0             ;
; |multi_counter|Add0~7           ; |multi_counter|Add0~7           ; out0             ;
; |multi_counter|Add0~8           ; |multi_counter|Add0~8           ; out0             ;
; |multi_counter|Add0~9           ; |multi_counter|Add0~9           ; out0             ;
; |multi_counter|Add0~10          ; |multi_counter|Add0~10          ; out0             ;
; |multi_counter|Add0~11          ; |multi_counter|Add0~11          ; out0             ;
; |multi_counter|Add0~12          ; |multi_counter|Add0~12          ; out0             ;
; |multi_counter|Add0~13          ; |multi_counter|Add0~13          ; out0             ;
; |multi_counter|Add0~14          ; |multi_counter|Add0~14          ; out0             ;
; |multi_counter|Add0~15          ; |multi_counter|Add0~15          ; out0             ;
; |multi_counter|Add0~16          ; |multi_counter|Add0~16          ; out0             ;
; |multi_counter|Add0~17          ; |multi_counter|Add0~17          ; out0             ;
; |multi_counter|Add0~18          ; |multi_counter|Add0~18          ; out0             ;
; |multi_counter|Add0~19          ; |multi_counter|Add0~19          ; out0             ;
; |multi_counter|Add0~20          ; |multi_counter|Add0~20          ; out0             ;
; |multi_counter|Add0~21          ; |multi_counter|Add0~21          ; out0             ;
; |multi_counter|Add0~22          ; |multi_counter|Add0~22          ; out0             ;
; |multi_counter|Add0~23          ; |multi_counter|Add0~23          ; out0             ;
; |multi_counter|Add0~24          ; |multi_counter|Add0~24          ; out0             ;
; |multi_counter|Add0~25          ; |multi_counter|Add0~25          ; out0             ;
; |multi_counter|Add0~26          ; |multi_counter|Add0~26          ; out0             ;
; |multi_counter|Add0~27          ; |multi_counter|Add0~27          ; out0             ;
; |multi_counter|Add0~28          ; |multi_counter|Add0~28          ; out0             ;
; |multi_counter|Add0~29          ; |multi_counter|Add0~29          ; out0             ;
; |multi_counter|Add0~30          ; |multi_counter|Add0~30          ; out0             ;
; |multi_counter|Add0~31          ; |multi_counter|Add0~31          ; out0             ;
; |multi_counter|Add0~32          ; |multi_counter|Add0~32          ; out0             ;
; |multi_counter|Add0~33          ; |multi_counter|Add0~33          ; out0             ;
; |multi_counter|Add0~34          ; |multi_counter|Add0~34          ; out0             ;
; |multi_counter|Add0~35          ; |multi_counter|Add0~35          ; out0             ;
; |multi_counter|Add0~36          ; |multi_counter|Add0~36          ; out0             ;
; |multi_counter|Add0~37          ; |multi_counter|Add0~37          ; out0             ;
; |multi_counter|Add0~38          ; |multi_counter|Add0~38          ; out0             ;
; |multi_counter|Add0~39          ; |multi_counter|Add0~39          ; out0             ;
; |multi_counter|Add0~40          ; |multi_counter|Add0~40          ; out0             ;
; |multi_counter|Add0~41          ; |multi_counter|Add0~41          ; out0             ;
; |multi_counter|Add0~42          ; |multi_counter|Add0~42          ; out0             ;
; |multi_counter|Add0~43          ; |multi_counter|Add0~43          ; out0             ;
; |multi_counter|Add0~44          ; |multi_counter|Add0~44          ; out0             ;
; |multi_counter|Add0~45          ; |multi_counter|Add0~45          ; out0             ;
; |multi_counter|Add0~46          ; |multi_counter|Add0~46          ; out0             ;
; |multi_counter|Add0~47          ; |multi_counter|Add0~47          ; out0             ;
; |multi_counter|Add0~48          ; |multi_counter|Add0~48          ; out0             ;
; |multi_counter|Add0~49          ; |multi_counter|Add0~49          ; out0             ;
; |multi_counter|Add0~50          ; |multi_counter|Add0~50          ; out0             ;
; |multi_counter|Add0~51          ; |multi_counter|Add0~51          ; out0             ;
; |multi_counter|Add0~52          ; |multi_counter|Add0~52          ; out0             ;
; |multi_counter|Add0~53          ; |multi_counter|Add0~53          ; out0             ;
; |multi_counter|Add0~54          ; |multi_counter|Add0~54          ; out0             ;
; |multi_counter|Add0~55          ; |multi_counter|Add0~55          ; out0             ;
; |multi_counter|Add0~56          ; |multi_counter|Add0~56          ; out0             ;
; |multi_counter|Add0~57          ; |multi_counter|Add0~57          ; out0             ;
; |multi_counter|Add0~58          ; |multi_counter|Add0~58          ; out0             ;
; |multi_counter|Add0~59          ; |multi_counter|Add0~59          ; out0             ;
; |multi_counter|Add0~60          ; |multi_counter|Add0~60          ; out0             ;
+---------------------------------+---------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                             ;
+---------------------------------+---------------------------------+------------------+
; Node Name                       ; Output Port Name                ; Output Port Type ;
+---------------------------------+---------------------------------+------------------+
; |multi_counter|cnt~0            ; |multi_counter|cnt~0            ; out              ;
; |multi_counter|cnt~1            ; |multi_counter|cnt~1            ; out              ;
; |multi_counter|cnt~2            ; |multi_counter|cnt~2            ; out              ;
; |multi_counter|cnt~3            ; |multi_counter|cnt~3            ; out              ;
; |multi_counter|cnt~4            ; |multi_counter|cnt~4            ; out              ;
; |multi_counter|cnt~5            ; |multi_counter|cnt~5            ; out              ;
; |multi_counter|cnt~6            ; |multi_counter|cnt~6            ; out              ;
; |multi_counter|cnt~7            ; |multi_counter|cnt~7            ; out              ;
; |multi_counter|cnt~8            ; |multi_counter|cnt~8            ; out              ;
; |multi_counter|cnt~9            ; |multi_counter|cnt~9            ; out              ;
; |multi_counter|cnt~10           ; |multi_counter|cnt~10           ; out              ;
; |multi_counter|cnt~11           ; |multi_counter|cnt~11           ; out              ;
; |multi_counter|cnt~12           ; |multi_counter|cnt~12           ; out              ;
; |multi_counter|cnt~13           ; |multi_counter|cnt~13           ; out              ;
; |multi_counter|cnt~14           ; |multi_counter|cnt~14           ; out              ;
; |multi_counter|cnt~15           ; |multi_counter|cnt~15           ; out              ;
; |multi_counter|cnt~16           ; |multi_counter|cnt~16           ; out              ;
; |multi_counter|cnt~17           ; |multi_counter|cnt~17           ; out              ;
; |multi_counter|cnt~18           ; |multi_counter|cnt~18           ; out              ;
; |multi_counter|cnt~19           ; |multi_counter|cnt~19           ; out              ;
; |multi_counter|cnt~20           ; |multi_counter|cnt~20           ; out              ;
; |multi_counter|cnt~21           ; |multi_counter|cnt~21           ; out              ;
; |multi_counter|cnt~22           ; |multi_counter|cnt~22           ; out              ;
; |multi_counter|cnt~23           ; |multi_counter|cnt~23           ; out              ;
; |multi_counter|cnt~24           ; |multi_counter|cnt~24           ; out              ;
; |multi_counter|cnt~25           ; |multi_counter|cnt~25           ; out              ;
; |multi_counter|cnt~26           ; |multi_counter|cnt~26           ; out              ;
; |multi_counter|cnt~27           ; |multi_counter|cnt~27           ; out              ;
; |multi_counter|\counter:cnt[31] ; |multi_counter|\counter:cnt[31] ; regout           ;
; |multi_counter|\counter:cnt[30] ; |multi_counter|\counter:cnt[30] ; regout           ;
; |multi_counter|\counter:cnt[29] ; |multi_counter|\counter:cnt[29] ; regout           ;
; |multi_counter|\counter:cnt[28] ; |multi_counter|\counter:cnt[28] ; regout           ;
; |multi_counter|\counter:cnt[27] ; |multi_counter|\counter:cnt[27] ; regout           ;
; |multi_counter|\counter:cnt[26] ; |multi_counter|\counter:cnt[26] ; regout           ;
; |multi_counter|\counter:cnt[25] ; |multi_counter|\counter:cnt[25] ; regout           ;
; |multi_counter|\counter:cnt[24] ; |multi_counter|\counter:cnt[24] ; regout           ;
; |multi_counter|\counter:cnt[23] ; |multi_counter|\counter:cnt[23] ; regout           ;
; |multi_counter|\counter:cnt[22] ; |multi_counter|\counter:cnt[22] ; regout           ;
; |multi_counter|\counter:cnt[21] ; |multi_counter|\counter:cnt[21] ; regout           ;
; |multi_counter|\counter:cnt[20] ; |multi_counter|\counter:cnt[20] ; regout           ;
; |multi_counter|\counter:cnt[19] ; |multi_counter|\counter:cnt[19] ; regout           ;
; |multi_counter|\counter:cnt[18] ; |multi_counter|\counter:cnt[18] ; regout           ;
; |multi_counter|\counter:cnt[17] ; |multi_counter|\counter:cnt[17] ; regout           ;
; |multi_counter|\counter:cnt[16] ; |multi_counter|\counter:cnt[16] ; regout           ;
; |multi_counter|\counter:cnt[15] ; |multi_counter|\counter:cnt[15] ; regout           ;
; |multi_counter|\counter:cnt[14] ; |multi_counter|\counter:cnt[14] ; regout           ;
; |multi_counter|\counter:cnt[13] ; |multi_counter|\counter:cnt[13] ; regout           ;
; |multi_counter|\counter:cnt[12] ; |multi_counter|\counter:cnt[12] ; regout           ;
; |multi_counter|\counter:cnt[11] ; |multi_counter|\counter:cnt[11] ; regout           ;
; |multi_counter|\counter:cnt[10] ; |multi_counter|\counter:cnt[10] ; regout           ;
; |multi_counter|\counter:cnt[9]  ; |multi_counter|\counter:cnt[9]  ; regout           ;
; |multi_counter|\counter:cnt[8]  ; |multi_counter|\counter:cnt[8]  ; regout           ;
; |multi_counter|\counter:cnt[7]  ; |multi_counter|\counter:cnt[7]  ; regout           ;
; |multi_counter|\counter:cnt[6]  ; |multi_counter|\counter:cnt[6]  ; regout           ;
; |multi_counter|\counter:cnt[5]  ; |multi_counter|\counter:cnt[5]  ; regout           ;
; |multi_counter|\counter:cnt[4]  ; |multi_counter|\counter:cnt[4]  ; regout           ;
; |multi_counter|\counter:cnt[3]  ; |multi_counter|\counter:cnt[3]  ; regout           ;
; |multi_counter|count[3]         ; |multi_counter|count[3]         ; pin_out          ;
; |multi_counter|Add0~5           ; |multi_counter|Add0~5           ; out0             ;
; |multi_counter|Add0~6           ; |multi_counter|Add0~6           ; out0             ;
; |multi_counter|Add0~7           ; |multi_counter|Add0~7           ; out0             ;
; |multi_counter|Add0~8           ; |multi_counter|Add0~8           ; out0             ;
; |multi_counter|Add0~9           ; |multi_counter|Add0~9           ; out0             ;
; |multi_counter|Add0~10          ; |multi_counter|Add0~10          ; out0             ;
; |multi_counter|Add0~11          ; |multi_counter|Add0~11          ; out0             ;
; |multi_counter|Add0~12          ; |multi_counter|Add0~12          ; out0             ;
; |multi_counter|Add0~13          ; |multi_counter|Add0~13          ; out0             ;
; |multi_counter|Add0~14          ; |multi_counter|Add0~14          ; out0             ;
; |multi_counter|Add0~15          ; |multi_counter|Add0~15          ; out0             ;
; |multi_counter|Add0~16          ; |multi_counter|Add0~16          ; out0             ;
; |multi_counter|Add0~17          ; |multi_counter|Add0~17          ; out0             ;
; |multi_counter|Add0~18          ; |multi_counter|Add0~18          ; out0             ;
; |multi_counter|Add0~19          ; |multi_counter|Add0~19          ; out0             ;
; |multi_counter|Add0~20          ; |multi_counter|Add0~20          ; out0             ;
; |multi_counter|Add0~21          ; |multi_counter|Add0~21          ; out0             ;
; |multi_counter|Add0~22          ; |multi_counter|Add0~22          ; out0             ;
; |multi_counter|Add0~23          ; |multi_counter|Add0~23          ; out0             ;
; |multi_counter|Add0~24          ; |multi_counter|Add0~24          ; out0             ;
; |multi_counter|Add0~25          ; |multi_counter|Add0~25          ; out0             ;
; |multi_counter|Add0~26          ; |multi_counter|Add0~26          ; out0             ;
; |multi_counter|Add0~27          ; |multi_counter|Add0~27          ; out0             ;
; |multi_counter|Add0~28          ; |multi_counter|Add0~28          ; out0             ;
; |multi_counter|Add0~29          ; |multi_counter|Add0~29          ; out0             ;
; |multi_counter|Add0~30          ; |multi_counter|Add0~30          ; out0             ;
; |multi_counter|Add0~31          ; |multi_counter|Add0~31          ; out0             ;
; |multi_counter|Add0~32          ; |multi_counter|Add0~32          ; out0             ;
; |multi_counter|Add0~33          ; |multi_counter|Add0~33          ; out0             ;
; |multi_counter|Add0~34          ; |multi_counter|Add0~34          ; out0             ;
; |multi_counter|Add0~35          ; |multi_counter|Add0~35          ; out0             ;
; |multi_counter|Add0~36          ; |multi_counter|Add0~36          ; out0             ;
; |multi_counter|Add0~37          ; |multi_counter|Add0~37          ; out0             ;
; |multi_counter|Add0~38          ; |multi_counter|Add0~38          ; out0             ;
; |multi_counter|Add0~39          ; |multi_counter|Add0~39          ; out0             ;
; |multi_counter|Add0~40          ; |multi_counter|Add0~40          ; out0             ;
; |multi_counter|Add0~41          ; |multi_counter|Add0~41          ; out0             ;
; |multi_counter|Add0~42          ; |multi_counter|Add0~42          ; out0             ;
; |multi_counter|Add0~43          ; |multi_counter|Add0~43          ; out0             ;
; |multi_counter|Add0~44          ; |multi_counter|Add0~44          ; out0             ;
; |multi_counter|Add0~45          ; |multi_counter|Add0~45          ; out0             ;
; |multi_counter|Add0~46          ; |multi_counter|Add0~46          ; out0             ;
; |multi_counter|Add0~47          ; |multi_counter|Add0~47          ; out0             ;
; |multi_counter|Add0~48          ; |multi_counter|Add0~48          ; out0             ;
; |multi_counter|Add0~49          ; |multi_counter|Add0~49          ; out0             ;
; |multi_counter|Add0~50          ; |multi_counter|Add0~50          ; out0             ;
; |multi_counter|Add0~51          ; |multi_counter|Add0~51          ; out0             ;
; |multi_counter|Add0~52          ; |multi_counter|Add0~52          ; out0             ;
; |multi_counter|Add0~53          ; |multi_counter|Add0~53          ; out0             ;
; |multi_counter|Add0~54          ; |multi_counter|Add0~54          ; out0             ;
; |multi_counter|Add0~55          ; |multi_counter|Add0~55          ; out0             ;
; |multi_counter|Add0~56          ; |multi_counter|Add0~56          ; out0             ;
; |multi_counter|Add0~57          ; |multi_counter|Add0~57          ; out0             ;
; |multi_counter|Add0~58          ; |multi_counter|Add0~58          ; out0             ;
; |multi_counter|Add0~59          ; |multi_counter|Add0~59          ; out0             ;
; |multi_counter|Add0~60          ; |multi_counter|Add0~60          ; out0             ;
+---------------------------------+---------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 22 12:20:14 2022
Info: Command: quartus_sim --simulation_results_format=VWF Exercise_5_6 -c Exercise_5_6
Info (324025): Using vector source file "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      48.18 %
Info (328052): Number of transitions in simulation is 1572
Info (324045): Vector file Exercise_5_6.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4440 megabytes
    Info: Processing ended: Tue Mar 22 12:20:15 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


