--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X77Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y21.AQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X77Y21.AX      net (fanout=1)        0.720   okHI/rst1
    SLICE_X77Y21.CLK     Tdick                 0.114   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X81Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.548 - 0.356)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y21.AQ      Tcko                  0.430   okHI/rst3
                                                       okHI/flop3
    SLICE_X81Y22.AX      net (fanout=2)        0.458   okHI/rst3
    SLICE_X81Y22.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.544ns logic, 0.458ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X81Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.472ns (0.598 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y21.AQ      Tcko                  0.430   okHI/rst2
                                                       okHI/flop2
    SLICE_X81Y21.AX      net (fanout=2)        0.542   okHI/rst2
    SLICE_X81Y21.CLK     Tdick                 0.114   okHI/rst3
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.544ns logic, 0.542ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X81Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Clock Path Skew:      0.317ns (0.317 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y21.AQ      Tcko                  0.198   okHI/rst2
                                                       okHI/flop2
    SLICE_X81Y21.AX      net (fanout=2)        0.245   okHI/rst2
    SLICE_X81Y21.CLK     Tckdi       (-Th)    -0.059   okHI/rst3
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.257ns logic, 0.245ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X81Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.262 - 0.147)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y21.AQ      Tcko                  0.198   okHI/rst3
                                                       okHI/flop3
    SLICE_X81Y22.AX      net (fanout=2)        0.200   okHI/rst3
    SLICE_X81Y22.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.257ns logic, 0.200ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X77Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y21.AQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X77Y21.AX      net (fanout=1)        0.284   okHI/rst1
    SLICE_X77Y21.CLK     Tckdi       (-Th)    -0.059   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.293ns logic, 0.284ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 69272 paths analyzed, 22853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.985ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[10].fdreout0 (OLOGIC_X2Y1.D1), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.626ns (Levels of Logic = 3)
  Clock Path Skew:      0.776ns (1.634 - 0.858)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y10.DOB3    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X50Y24.C1      net (fanout=1)        2.722   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<3>
    SLICE_X50Y24.C       Tilo                  0.235   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/blockOne/sinl/Mram_result303
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
    SLICE_X88Y27.D6      net (fanout=1)        2.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
    SLICE_X88Y27.CMUX    Topdc                 0.402   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X43Y20.B6      net (fanout=1)        2.819   fifoout<10>
    SLICE_X43Y20.B       Tilo                  0.259   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockZero/blockZero/sinl/Mram_result173
                                                       okHI/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        3.652   okHI/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<10>
                                                       okHI/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.626ns (4.174ns logic, 11.452ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.469ns (Levels of Logic = 3)
  Clock Path Skew:      0.601ns (1.634 - 1.033)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y12.DOB3    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X50Y24.C2      net (fanout=1)        1.565   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.ram_doutb<3>
    SLICE_X50Y24.C       Tilo                  0.235   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/blockOne/sinl/Mram_result303
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
    SLICE_X88Y27.D6      net (fanout=1)        2.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
    SLICE_X88Y27.CMUX    Topdc                 0.402   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X43Y20.B6      net (fanout=1)        2.819   fifoout<10>
    SLICE_X43Y20.B       Tilo                  0.259   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockZero/blockZero/sinl/Mram_result173
                                                       okHI/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        3.652   okHI/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<10>
                                                       okHI/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     14.469ns (4.174ns logic, 10.295ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.592ns (1.634 - 1.042)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB3    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X50Y24.C5      net (fanout=1)        1.437   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<3>
    SLICE_X50Y24.C       Tilo                  0.235   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/blockOne/sinl/Mram_result303
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
    SLICE_X88Y27.D6      net (fanout=1)        2.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
    SLICE_X88Y27.CMUX    Topdc                 0.402   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X43Y20.B6      net (fanout=1)        2.819   fifoout<10>
    SLICE_X43Y20.B       Tilo                  0.259   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockZero/blockZero/sinl/Mram_result173
                                                       okHI/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        3.652   okHI/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<10>
                                                       okHI/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     14.341ns (4.174ns logic, 10.167ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[11].fdreout0 (OLOGIC_X9Y2.D1), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[11].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.524ns (Levels of Logic = 3)
  Clock Path Skew:      0.771ns (1.629 - 0.858)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y10.DOB4    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y25.D3      net (fanout=1)        2.525   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<4>
    SLICE_X53Y25.D       Tilo                  0.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
    SLICE_X96Y28.D6      net (fanout=1)        2.492   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
    SLICE_X96Y28.CMUX    Topdc                 0.402   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X47Y21.C1      net (fanout=1)        3.495   fifoout<11>
    SLICE_X47Y21.C       Tilo                  0.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<7>
                                                       okHI/core0/core0/Mmux_hi_dataout511
    OLOGIC_X9Y2.D1       net (fanout=1)        2.814   okHI/okCH<14>
    OLOGIC_X9Y2.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.524ns (4.198ns logic, 11.326ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[11].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.692ns (Levels of Logic = 3)
  Clock Path Skew:      0.593ns (1.629 - 1.036)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y10.DOB4    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y25.D2      net (fanout=1)        1.693   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.ram_doutb<4>
    SLICE_X53Y25.D       Tilo                  0.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
    SLICE_X96Y28.D6      net (fanout=1)        2.492   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
    SLICE_X96Y28.CMUX    Topdc                 0.402   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X47Y21.C1      net (fanout=1)        3.495   fifoout<11>
    SLICE_X47Y21.C       Tilo                  0.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<7>
                                                       okHI/core0/core0/Mmux_hi_dataout511
    OLOGIC_X9Y2.D1       net (fanout=1)        2.814   okHI/okCH<14>
    OLOGIC_X9Y2.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     14.692ns (4.198ns logic, 10.494ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[11].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.674ns (Levels of Logic = 3)
  Clock Path Skew:      0.587ns (1.629 - 1.042)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB4    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y25.D1      net (fanout=1)        1.675   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<4>
    SLICE_X53Y25.D       Tilo                  0.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
    SLICE_X96Y28.D6      net (fanout=1)        2.492   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97
    SLICE_X96Y28.CMUX    Topdc                 0.402   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X47Y21.C1      net (fanout=1)        3.495   fifoout<11>
    SLICE_X47Y21.C       Tilo                  0.259   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<7>
                                                       okHI/core0/core0/Mmux_hi_dataout511
    OLOGIC_X9Y2.D1       net (fanout=1)        2.814   okHI/okCH<14>
    OLOGIC_X9Y2.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     14.674ns (4.198ns logic, 10.476ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[9].fdreout0 (OLOGIC_X2Y0.D1), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[9].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.364ns (Levels of Logic = 3)
  Clock Path Skew:      0.776ns (1.634 - 0.858)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[9].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y10.DOB2    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X65Y24.C1      net (fanout=1)        2.087   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<2>
    SLICE_X65Y24.C       Tilo                  0.259   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/blockOne/sinl/Mram_result95
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946
    SLICE_X94Y27.D4      net (fanout=1)        2.164   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946
    SLICE_X94Y27.CMUX    Topdc                 0.456   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X46Y24.C5      net (fanout=1)        2.644   fifoout<9>
    SLICE_X46Y24.C       Tilo                  0.235   theBigOne_N3055
                                                       okHI/core0/core0/Mmux_hi_dataout711
    OLOGIC_X2Y0.D1       net (fanout=1)        4.241   okHI/okCH<12>
    OLOGIC_X2Y0.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<9>
                                                       okHI/delays[9].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.364ns (4.228ns logic, 11.136ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[9].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.167ns (Levels of Logic = 3)
  Clock Path Skew:      0.598ns (1.634 - 1.036)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[9].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y10.DOB2    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X65Y24.C3      net (fanout=1)        1.890   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.ram_doutb<2>
    SLICE_X65Y24.C       Tilo                  0.259   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/blockOne/sinl/Mram_result95
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946
    SLICE_X94Y27.D4      net (fanout=1)        2.164   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946
    SLICE_X94Y27.CMUX    Topdc                 0.456   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X46Y24.C5      net (fanout=1)        2.644   fifoout<9>
    SLICE_X46Y24.C       Tilo                  0.235   theBigOne_N3055
                                                       okHI/core0/core0/Mmux_hi_dataout711
    OLOGIC_X2Y0.D1       net (fanout=1)        4.241   okHI/okCH<12>
    OLOGIC_X2Y0.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<9>
                                                       okHI/delays[9].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.167ns (4.228ns logic, 10.939ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/delays[9].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.087ns (Levels of Logic = 3)
  Clock Path Skew:      0.592ns (1.634 - 1.042)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/delays[9].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB             2.100   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X65Y24.C4      net (fanout=1)        1.810   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<2>
    SLICE_X65Y24.C       Tilo                  0.259   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/blockOne/sinl/Mram_result95
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946
    SLICE_X94Y27.D4      net (fanout=1)        2.164   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946
    SLICE_X94Y27.CMUX    Topdc                 0.456   outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415
                                                       outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X46Y24.C5      net (fanout=1)        2.644   fifoout<9>
    SLICE_X46Y24.C       Tilo                  0.235   theBigOne_N3055
                                                       okHI/core0/core0/Mmux_hi_dataout711
    OLOGIC_X2Y0.D1       net (fanout=1)        4.241   okHI/okCH<12>
    OLOGIC_X2Y0.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<9>
                                                       okHI/delays[9].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.087ns (4.228ns logic, 10.859ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X18Y26.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X18Y26.D1      net (fanout=6)        0.389   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X18Y26.CLK     Tah         (-Th)     0.293   okHI/core0/core0/a0/tok_mem_dataout<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-0.095ns logic, 0.389ns route)
                                                       (-32.3% logic, 132.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X18Y26.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X18Y26.D1      net (fanout=6)        0.389   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X18Y26.CLK     Tah         (-Th)     0.293   okHI/core0/core0/a0/tok_mem_dataout<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-0.095ns logic, 0.389ns route)
                                                       (-32.3% logic, 132.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC (SLICE_X18Y26.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X18Y26.D1      net (fanout=6)        0.389   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X18Y26.CLK     Tah         (-Th)     0.293   okHI/core0/core0/a0/tok_mem_dataout<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-0.095ns logic, 0.389ns route)
                                                       (-32.3% logic, 132.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y18.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: outfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X4Y18.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.536ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.394ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      10.206ns (Levels of Logic = 1)
  Clock Path Delay:     1.055ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X62Y30.CLK     net (fanout=1116)     1.926   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (-6.515ns logic, 7.570ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y30.AQ      Tcko                  0.476   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        7.008   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.206ns (3.198ns logic, 7.008ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.173ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 1)
  Clock Path Delay:     1.002ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X62Y30.CLK     net (fanout=1116)     0.640   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (-1.827ns logic, 2.829ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y30.AQ      Tcko                  0.200   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.850   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (1.596ns logic, 3.850ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.846ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X44Y26.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.484ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.445ns (Levels of Logic = 5)
  Clock Path Delay:     1.874ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X25Y18.B1      net (fanout=15)       4.313   hi_in_7_IBUF
    SLICE_X25Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X25Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X25Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X44Y29.A6      net (fanout=1)        2.223   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X44Y29.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X44Y26.B4      net (fanout=16)       0.792   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X44Y26.CLK     Tas                   0.339   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.445ns (2.746ns logic, 7.699ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X44Y26.CLK     net (fanout=1116)     1.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (-4.603ns logic, 6.477ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X44Y26.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.546ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.383ns (Levels of Logic = 5)
  Clock Path Delay:     1.874ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X25Y18.B1      net (fanout=15)       4.313   hi_in_7_IBUF
    SLICE_X25Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X25Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X25Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X44Y29.A6      net (fanout=1)        2.223   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X44Y29.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X44Y26.A5      net (fanout=16)       0.730   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X44Y26.CLK     Tas                   0.339   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<14>1
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     10.383ns (2.746ns logic, 7.637ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X44Y26.CLK     net (fanout=1116)     1.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (-4.603ns logic, 6.477ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_13 (SLICE_X45Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.561ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.371ns (Levels of Logic = 5)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X25Y18.B1      net (fanout=15)       4.313   hi_in_7_IBUF
    SLICE_X25Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X25Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X25Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X44Y29.A6      net (fanout=1)        2.223   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X44Y29.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X45Y27.D3      net (fanout=16)       0.684   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X45Y27.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<13>1
                                                       okHI/core0/core0/ti_dataout_13
    -------------------------------------------------  ---------------------------
    Total                                     10.371ns (2.780ns logic, 7.591ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X45Y27.CLK     net (fanout=1116)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X25Y18.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.804ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.070ns (Levels of Logic = 2)
  Clock Path Delay:     1.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X25Y18.C3      net (fanout=15)       2.092   hi_in_7_IBUF
    SLICE_X25Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (0.978ns logic, 2.092ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y18.CLK     net (fanout=1116)     0.783   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (-1.645ns logic, 3.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_56 (SLICE_X18Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.187ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_56 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.452ns (Levels of Logic = 2)
  Clock Path Delay:     1.490ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X19Y23.C3      net (fanout=15)       2.065   hi_in_7_IBUF
    SLICE_X19Y23.CMUX    Tilo                  0.203   theBigOne_thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockZero/blockZero/sinl/Mram_result54
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X18Y20.SR      net (fanout=30)       0.336   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X18Y20.CLK     Tremck      (-Th)    -0.085   okHI/core0/core0/a0/d0/dna<56>
                                                       okHI/core0/core0/a0/d0/dna_56
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (1.051ns logic, 2.401ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y20.CLK     net (fanout=1116)     0.782   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (-1.645ns logic, 3.135ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.245ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.515ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X26Y16.D1      net (fanout=15)       2.203   hi_in_7_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.085   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.039ns logic, 2.476ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.566ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_8 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.764ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.167ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X44Y25.D1      net (fanout=14)       7.129   hi_in_6_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.313   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_8
    -------------------------------------------------  ---------------------------
    Total                                     11.167ns (2.124ns logic, 9.043ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_10 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.808ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.123ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X44Y25.D1      net (fanout=14)       7.129   hi_in_6_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.269   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (2.080ns logic, 9.043ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_9 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.824ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.107ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X44Y25.D1      net (fanout=14)       7.129   hi_in_6_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.253   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_9
    -------------------------------------------------  ---------------------------
    Total                                     11.107ns (2.064ns logic, 9.043ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X25Y18.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.910ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Clock Path Delay:     1.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X25Y18.C2      net (fanout=14)       2.198   hi_in_6_IBUF
    SLICE_X25Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.978ns logic, 2.198ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y18.CLK     net (fanout=1116)     0.783   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (-1.645ns logic, 3.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.223ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.493ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X26Y16.D4      net (fanout=14)       2.181   hi_in_6_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.085   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (1.039ns logic, 2.454ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.232ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.502ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X26Y16.D4      net (fanout=14)       2.181   hi_in_6_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.094   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.048ns logic, 2.454ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.507ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_8 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.823ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/block_size_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.108ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X44Y25.D4      net (fanout=14)       6.070   hi_in_5_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.313   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_8
    -------------------------------------------------  ---------------------------
    Total                                     10.108ns (2.124ns logic, 7.984ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_10 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.867ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.064ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X44Y25.D4      net (fanout=14)       6.070   hi_in_5_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.269   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                     10.064ns (2.080ns logic, 7.984ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_9 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.883ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/block_size_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.048ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X44Y25.D4      net (fanout=14)       6.070   hi_in_5_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.253   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_9
    -------------------------------------------------  ---------------------------
    Total                                     10.048ns (2.064ns logic, 7.984ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X25Y18.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.663ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Delay:     1.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X25Y18.C1      net (fanout=14)       1.951   hi_in_5_IBUF
    SLICE_X25Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (0.978ns logic, 1.951ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y18.CLK     net (fanout=1116)     0.783   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (-1.645ns logic, 3.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.907ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.177ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X26Y16.D3      net (fanout=14)       1.865   hi_in_5_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.085   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (1.039ns logic, 2.138ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.916ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.186ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X26Y16.D3      net (fanout=14)       1.865   hi_in_5_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.094   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (1.048ns logic, 2.138ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.263ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_8 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.067ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/block_size_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.864ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X44Y25.D2      net (fanout=14)       6.826   hi_in_4_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.313   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_8
    -------------------------------------------------  ---------------------------
    Total                                     10.864ns (2.124ns logic, 8.740ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_10 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.111ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.820ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X44Y25.D2      net (fanout=14)       6.826   hi_in_4_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.269   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                     10.820ns (2.080ns logic, 8.740ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_9 (SLICE_X36Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.127ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/block_size_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.804ns (Levels of Logic = 2)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X44Y25.D2      net (fanout=14)       6.826   hi_in_4_IBUF
    SLICE_X44Y25.D       Tilo                  0.254   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X36Y19.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X36Y19.CLK     Tceck                 0.253   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_9
    -------------------------------------------------  ---------------------------
    Total                                     10.804ns (2.064ns logic, 8.740ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y19.CLK     net (fanout=1116)     1.566   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-4.603ns logic, 6.479ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X25Y18.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.586ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Delay:     1.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X25Y18.C6      net (fanout=14)       1.874   hi_in_4_IBUF
    SLICE_X25Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.978ns logic, 1.874ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y18.CLK     net (fanout=1116)     0.783   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (-1.645ns logic, 3.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.082ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X26Y16.D5      net (fanout=14)       2.040   hi_in_4_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.085   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.039ns logic, 2.313ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Delay:     1.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X26Y16.D5      net (fanout=14)       2.040   hi_in_4_IBUF
    SLICE_X26Y16.DMUX    Tilo                  0.191   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y16.SR      net (fanout=18)       0.273   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y16.CLK     Tremck      (-Th)    -0.094   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.048ns logic, 2.313ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y16.CLK     net (fanout=1116)     0.787   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (-1.645ns logic, 3.140ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.051ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X38Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.079ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.653ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X38Y19.D2      net (fanout=1)        4.328   hi_in_3_IBUF
    SLICE_X38Y19.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X38Y19.SR      net (fanout=1)        1.041   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X38Y19.CLK     Tsrck                 0.429   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (2.284ns logic, 5.369ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X38Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.113ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.619ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X38Y19.D2      net (fanout=1)        4.328   hi_in_3_IBUF
    SLICE_X38Y19.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X38Y19.SR      net (fanout=1)        1.041   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X38Y19.CLK     Tsrck                 0.395   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (2.250ns logic, 5.369ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X38Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.633ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.100ns (Levels of Logic = 2)
  Clock Path Delay:     1.878ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X38Y19.D2      net (fanout=1)        4.328   hi_in_3_IBUF
    SLICE_X38Y19.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X38Y18.SR      net (fanout=2)        0.562   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X38Y18.CLK     Tsrck                 0.418   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.100ns (2.210ns logic, 4.890ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y18.CLK     net (fanout=1116)     1.568   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (-4.603ns logic, 6.481ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X39Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.070ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.132ns (Levels of Logic = 2)
  Clock Path Delay:     1.487ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X38Y19.D2      net (fanout=1)        2.194   hi_in_3_IBUF
    SLICE_X38Y19.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X39Y19.SR      net (fanout=2)        0.164   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X39Y19.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.774ns logic, 2.358ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X39Y19.CLK     net (fanout=1116)     0.779   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (-1.645ns logic, 3.132ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X38Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.322ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.385ns (Levels of Logic = 2)
  Clock Path Delay:     1.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X38Y19.D2      net (fanout=1)        2.194   hi_in_3_IBUF
    SLICE_X38Y19.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X38Y18.SR      net (fanout=2)        0.261   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X38Y18.CLK     Tcksr       (-Th)    -0.025   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (0.930ns logic, 2.455ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y18.CLK     net (fanout=1116)     0.780   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (-1.645ns logic, 3.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X38Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.591ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.653ns (Levels of Logic = 2)
  Clock Path Delay:     1.487ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X38Y19.D2      net (fanout=1)        2.194   hi_in_3_IBUF
    SLICE_X38Y19.DMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X38Y19.SR      net (fanout=1)        0.499   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X38Y19.CLK     Tcksr       (-Th)    -0.014   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.960ns logic, 2.693ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     0.779   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (-1.645ns logic, 3.132ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.526ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X36Y18.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.129ns (Levels of Logic = 4)
  Clock Path Delay:     1.878ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X38Y19.C5      net (fanout=2)        4.087   hi_in_2_IBUF
    SLICE_X38Y19.CMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X36Y18.B6      net (fanout=1)        0.403   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X36Y18.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X36Y18.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X36Y18.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (2.309ns logic, 4.820ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y18.CLK     net (fanout=1116)     1.568   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (-4.603ns logic, 6.481ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X39Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.717ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.015ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X38Y19.B3      net (fanout=2)        4.263   hi_in_2_IBUF
    SLICE_X38Y19.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X39Y19.AX      net (fanout=1)        0.846   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X39Y19.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (1.906ns logic, 5.109ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X39Y19.CLK     net (fanout=1116)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X38Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.076ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.657ns (Levels of Logic = 2)
  Clock Path Delay:     1.878ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X38Y19.C5      net (fanout=2)        4.087   hi_in_2_IBUF
    SLICE_X38Y19.C       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X38Y18.AX      net (fanout=1)        0.664   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X38Y18.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (1.906ns logic, 4.751ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y18.CLK     net (fanout=1116)     1.568   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (-4.603ns logic, 6.481ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X38Y19.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.941ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Clock Path Delay:     1.487ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X38Y19.C5      net (fanout=2)        2.050   hi_in_2_IBUF
    SLICE_X38Y19.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.953ns logic, 2.050ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     0.779   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (-1.645ns logic, 3.132ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X38Y19.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.041ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Delay:     1.487ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X38Y19.B3      net (fanout=2)        2.150   hi_in_2_IBUF
    SLICE_X38Y19.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.953ns logic, 2.150ns route)
                                                       (30.7% logic, 69.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     0.779   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (-1.645ns logic, 3.132ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X38Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.263ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.326ns (Levels of Logic = 2)
  Clock Path Delay:     1.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X38Y19.C5      net (fanout=2)        2.050   hi_in_2_IBUF
    SLICE_X38Y19.C       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X38Y18.AX      net (fanout=1)        0.323   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X38Y18.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.953ns logic, 2.373ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y18.CLK     net (fanout=1116)     0.780   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (-1.645ns logic, 3.133ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.929ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X36Y18.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.201ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      10.532ns (Levels of Logic = 4)
  Clock Path Delay:     1.878ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X38Y19.C3      net (fanout=2)        7.490   hi_in_1_IBUF
    SLICE_X38Y19.CMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X36Y18.B6      net (fanout=1)        0.403   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X36Y18.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X36Y18.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X36Y18.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     10.532ns (2.309ns logic, 8.223ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y18.CLK     net (fanout=1116)     1.568   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (-4.603ns logic, 6.481ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X39Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.335ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      10.397ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X38Y19.B2      net (fanout=2)        7.645   hi_in_1_IBUF
    SLICE_X38Y19.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X39Y19.AX      net (fanout=1)        0.846   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X39Y19.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (1.906ns logic, 8.491ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X39Y19.CLK     net (fanout=1116)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X38Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.673ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      10.060ns (Levels of Logic = 2)
  Clock Path Delay:     1.878ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X38Y19.C3      net (fanout=2)        7.490   hi_in_1_IBUF
    SLICE_X38Y19.C       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X38Y18.AX      net (fanout=1)        0.664   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X38Y18.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                     10.060ns (1.906ns logic, 8.154ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y18.CLK     net (fanout=1116)     1.568   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (-4.603ns logic, 6.481ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X38Y19.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.029ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.091ns (Levels of Logic = 2)
  Clock Path Delay:     1.487ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X38Y19.C3      net (fanout=2)        4.138   hi_in_1_IBUF
    SLICE_X38Y19.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.953ns logic, 4.138ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     0.779   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (-1.645ns logic, 3.132ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X38Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.153ns (Levels of Logic = 2)
  Clock Path Delay:     1.487ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X38Y19.B2      net (fanout=2)        4.200   hi_in_1_IBUF
    SLICE_X38Y19.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (0.953ns logic, 4.200ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y19.CLK     net (fanout=1116)     0.779   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (-1.645ns logic, 3.132ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X38Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.351ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.414ns (Levels of Logic = 2)
  Clock Path Delay:     1.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X38Y19.C3      net (fanout=2)        4.138   hi_in_1_IBUF
    SLICE_X38Y19.C       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X38Y18.AX      net (fanout=1)        0.323   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X38Y18.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (0.953ns logic, 4.461ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X38Y18.CLK     net (fanout=1116)     0.780   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (-1.645ns logic, 3.133ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.835ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X27Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 1.557   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp594.IMUX.4
    IODELAY_X27Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<3>
    IODELAY_X27Y0.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X27Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<3>
    ILOGIC_X27Y0.CLK0    Tidockd               0.532   okHI/hi_datain<3>
                                                       ProtoComp628.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X27Y0.CLK0    net (fanout=1116)     2.011   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (-4.603ns logic, 6.924ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[4].fdrein0 (ILOGIC_X27Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<4> (PAD)
  Destination:          okHI/delays[4].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<4> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA18.I               Tiopi                 1.557   hi_inout<4>
                                                       hi_inout<4>
                                                       okHI/delays[4].iobf0/IBUF
                                                       ProtoComp594.IMUX.5
    IODELAY_X27Y1.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<4>
    IODELAY_X27Y1.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[4].iodelay_inst
                                                       okHI/delays[4].iodelay_inst
    ILOGIC_X27Y1.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<4>
    ILOGIC_X27Y1.CLK0    Tidockd               0.532   okHI/hi_datain<4>
                                                       ProtoComp628.D2OFFBYP_SRC.4
                                                       okHI/delays[4].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X27Y1.CLK0    net (fanout=1116)     2.011   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (-4.603ns logic, 6.924ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X28Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.557   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp594.IMUX.14
    IODELAY_X28Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<13>
    IODELAY_X28Y0.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X28Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<13>
    ILOGIC_X28Y0.CLK0    Tidockd               0.532   okHI/hi_datain<13>
                                                       ProtoComp628.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X28Y0.CLK0    net (fanout=1116)     2.012   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (-4.603ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[11].fdrein0 (ILOGIC_X9Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/delays[11].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 3)
  Clock Path Delay:     1.821ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<11> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 0.763   hi_inout<11>
                                                       hi_inout<11>
                                                       okHI/delays[11].iobf0/IBUF
                                                       ProtoComp594.IMUX.12
    IODELAY_X9Y2.IDATAIN net (fanout=1)        0.091   okHI/iobf0_hi_datain<11>
    IODELAY_X9Y2.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[11].iodelay_inst
                                                       okHI/delays[11].iodelay_inst
    ILOGIC_X9Y2.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<11>
    ILOGIC_X9Y2.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<11>
                                                       ProtoComp628.D2OFFBYP_SRC.11
                                                       okHI/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (3.080ns logic, 0.096ns route)
                                                       (97.0% logic, 3.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y2.CLK0     net (fanout=1116)     1.113   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (-1.645ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[12].fdrein0 (ILOGIC_X9Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.082ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<12> (PAD)
  Destination:          okHI/delays[12].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 3)
  Clock Path Delay:     1.821ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<12> to okHI/delays[12].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 0.763   hi_inout<12>
                                                       hi_inout<12>
                                                       okHI/delays[12].iobf0/IBUF
                                                       ProtoComp594.IMUX.13
    IODELAY_X9Y3.IDATAIN net (fanout=1)        0.093   okHI/iobf0_hi_datain<12>
    IODELAY_X9Y3.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[12].iodelay_inst
                                                       okHI/delays[12].iodelay_inst
    ILOGIC_X9Y3.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<12>
    ILOGIC_X9Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<12>
                                                       ProtoComp628.D2OFFBYP_SRC.12
                                                       okHI/delays[12].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (3.080ns logic, 0.098ns route)
                                                       (96.9% logic, 3.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[12].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y3.CLK0     net (fanout=1116)     1.113   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (-1.645ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Delay:     1.825ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<6> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 0.763   hi_inout<6>
                                                       hi_inout<6>
                                                       okHI/delays[6].iobf0/IBUF
                                                       ProtoComp594.IMUX.7
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.151   okHI/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[6].iodelay_inst
                                                       okHI/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<6>
                                                       ProtoComp628.D2OFFBYP_SRC.6
                                                       okHI/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (3.080ns logic, 0.156ns route)
                                                       (95.2% logic, 4.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=1116)     1.117   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (-1.645ns logic, 3.470ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.267ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y2.CLK0     net (fanout=1116)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    AB6.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<11>
    AB6.PAD              Tioop                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y2.CLK0     net (fanout=1116)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout1
    AB6.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<11>
    AB6.PAD              Tiotp                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[12].fdreout0 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[12].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=1116)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[12].fdreout0 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<12>
                                                       okHI/delays[12].fdreout0
    AA6.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<12>
    AA6.PAD              Tioop                 2.722   hi_inout<12>
                                                       okHI/delays[12].iobf0/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[12].fdreout1 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[12].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=1116)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[12].fdreout1 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<12>
                                                       okHI/delays[12].fdreout1
    AA6.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<12>
    AA6.PAD              Tiotp                 2.722   hi_inout<12>
                                                       okHI/delays[12].iobf0/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.409ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Delay:     1.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=1116)     2.628   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (-6.515ns logic, 8.272ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<6>
                                                       okHI/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.387   okHI/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       okHI/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (3.802ns logic, 0.387ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.790ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.808ns (Levels of Logic = 1)
  Clock Path Delay:     1.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=1116)     2.628   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (-6.515ns logic, 8.272ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<6>
                                                       okHI/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.387   okHI/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       okHI/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (3.421ns logic, 0.387ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y0.CLK0    net (fanout=1116)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 1.396   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y0.CLK0    net (fanout=1116)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 1.396   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<4> (AA18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[4].fdreout0 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y1.CLK0    net (fanout=1116)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[4].fdreout0 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout0
    AA18.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<4>
    AA18.PAD             Tioop                 1.396   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[4].fdreout1 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y1.CLK0    net (fanout=1116)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[4].fdreout1 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout1
    AA18.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<4>
    AA18.PAD             Tiotp                 1.396   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (U13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X28Y0.CLK0    net (fanout=1116)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X28Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    U13.O                net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<13>
    U13.PAD              Tioop                 1.396   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X28Y0.CLK0    net (fanout=1116)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X28Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    U13.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<13>
    U13.PAD              Tiotp                 1.396   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     14.985ns|            0|            0|            3|        69272|
| TS_okHI_dcm_clk0              |     20.830ns|     14.985ns|          N/A|            0|            0|        69272|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    8.929(R)|      SLOW  |   -3.329(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.526(R)|      SLOW  |   -1.241(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    6.051(R)|      SLOW  |   -1.370(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.263(R)|      SLOW  |   -1.086(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    8.507(R)|      SLOW  |   -1.163(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.566(R)|      SLOW  |   -1.410(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    8.846(R)|      SLOW  |   -1.304(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.780(R)|      SLOW  |   -1.272(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.775(R)|      SLOW  |   -1.267(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.648(R)|      SLOW  |   -1.140(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.588(R)|      SLOW  |   -1.080(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.590(R)|      SLOW  |   -1.082(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.831(R)|      SLOW  |   -1.323(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.213(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.213(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.077(R)|      SLOW  |         2.773(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.081(R)|      SLOW  |         2.777(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.217(R)|      SLOW  |         2.913(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.267(R)|      SLOW  |         2.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.267(R)|      SLOW  |         2.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.033(R)|      SLOW  |         2.729(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        11.536(R)|      SLOW  |         6.173(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   14.985|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.542; Ideal Clock Offset To Actual Clock 2.160; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    8.846(R)|      SLOW  |   -1.304(R)|      FAST  |    4.484|    8.804|       -2.160|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.846|         -  |      -1.304|         -  |    4.484|    8.804|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.156; Ideal Clock Offset To Actual Clock 2.573; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.566(R)|      SLOW  |   -1.410(R)|      FAST  |    3.764|    8.910|       -2.573|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.566|         -  |      -1.410|         -  |    3.764|    8.910|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.344; Ideal Clock Offset To Actual Clock 1.920; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    8.507(R)|      SLOW  |   -1.163(R)|      FAST  |    4.823|    8.663|       -1.920|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.507|         -  |      -1.163|         -  |    4.823|    8.663|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.177; Ideal Clock Offset To Actual Clock 2.260; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.263(R)|      SLOW  |   -1.086(R)|      FAST  |    4.067|    8.586|       -2.260|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.263|         -  |      -1.086|         -  |    4.067|    8.586|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.681; Ideal Clock Offset To Actual Clock -0.005; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    6.051(R)|      SLOW  |   -1.370(R)|      FAST  |    8.079|    8.070|        0.005|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.051|         -  |      -1.370|         -  |    8.079|    8.070|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.285; Ideal Clock Offset To Actual Clock -0.331; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.526(R)|      SLOW  |   -1.241(R)|      FAST  |    8.604|    7.941|        0.331|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.526|         -  |      -1.241|         -  |    8.604|    7.941|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.600; Ideal Clock Offset To Actual Clock 2.414; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    8.929(R)|      SLOW  |   -3.329(R)|      FAST  |    5.201|   10.029|       -2.414|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.929|         -  |      -3.329|         -  |    5.201|   10.029|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 6.755; Ideal Clock Offset To Actual Clock -0.458; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |    2.179|    1.143|        0.518|
hi_inout<1>       |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |    2.179|    1.143|        0.518|
hi_inout<2>       |    7.780(R)|      SLOW  |   -1.272(R)|      FAST  |    2.050|    1.272|        0.389|
hi_inout<3>       |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |    1.995|    1.327|        0.334|
hi_inout<4>       |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |    1.995|    1.327|        0.334|
hi_inout<5>       |    7.775(R)|      SLOW  |   -1.267(R)|      FAST  |    2.055|    1.267|        0.394|
hi_inout<6>       |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<7>       |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<8>       |    7.648(R)|      SLOW  |   -1.140(R)|      FAST  |    2.182|    1.140|        0.521|
hi_inout<9>       |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<10>      |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<11>      |    7.588(R)|      SLOW  |   -1.080(R)|      FAST  |    2.242|    1.080|        0.581|
hi_inout<12>      |    7.590(R)|      SLOW  |   -1.082(R)|      FAST  |    2.240|    1.082|        0.579|
hi_inout<13>      |    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |    1.996|    1.326|        0.335|
hi_inout<14>      |    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |    1.996|    1.326|        0.335|
hi_inout<15>      |    7.831(R)|      SLOW  |   -1.323(R)|      FAST  |    1.999|    1.323|        0.338|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.835|         -  |      -1.080|         -  |    1.995|    1.080|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       11.536|      SLOW  |        6.173|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.237 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.213|      SLOW  |        2.909|      FAST  |         0.183|
hi_inout<1>                                    |        6.213|      SLOW  |        2.909|      FAST  |         0.183|
hi_inout<2>                                    |        6.077|      SLOW  |        2.773|      FAST  |         0.047|
hi_inout<3>                                    |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<4>                                    |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<5>                                    |        6.081|      SLOW  |        2.777|      FAST  |         0.051|
hi_inout<6>                                    |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<7>                                    |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<8>                                    |        6.217|      SLOW  |        2.913|      FAST  |         0.187|
hi_inout<9>                                    |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<10>                                   |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<11>                                   |        6.267|      SLOW  |        2.963|      FAST  |         0.237|
hi_inout<12>                                   |        6.267|      SLOW  |        2.963|      FAST  |         0.237|
hi_inout<13>                                   |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<14>                                   |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<15>                                   |        6.033|      SLOW  |        2.729|      FAST  |         0.003|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 70334 paths, 0 nets, and 23327 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.566ns
   Minimum output required time after clock:  11.536ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 03:07:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 954 MB



