Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 24 01:09:23 2024
| Host         : Raven1911 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debouncer_delayed_timing_summary_routed.rpt -pb debouncer_delayed_timing_summary_routed.pb -rpx debouncer_delayed_timing_summary_routed.rpx -warn_on_violation
| Design       : debouncer_delayed
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               4           
TIMING-23  Warning   Combinational loop found        21          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.347        0.000                      0                   63        0.558        0.000                      0                   63       12.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.347        0.000                      0                   42        0.558        0.000                      0                   42       12.000        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             21.424        0.000                      0                   21        0.682        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.708ns  (logic 15.580ns (65.716%)  route 8.128ns (34.284%))
  Logic Levels:           45  (CARRY4=23 LUT1=1 LUT2=19 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 30.445 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.423    22.770    T0/data0[14]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.302    23.072 r  T0/Q_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    23.072    T0/Q_reg[15]_i_4_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.424 r  T0/Q_reg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.173    23.597    T0/data0[15]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.306    23.903 r  T0/Q_reg[15]_i_3/O
                         net (fo=1, routed)           0.000    23.903    T0/Q_reg[15]_i_3_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.304 r  T0/Q_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.304    T0/Q_reg_reg[15]_i_2_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.526 r  T0/Q_reg_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.173    24.699    T0/data0[16]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.299    24.998 r  T0/Q_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    24.998    T0/Q_reg[19]_i_6_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.422 r  T0/Q_reg_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.427    25.849    T0/data0[17]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.303    26.152 r  T0/Q_reg[19]_i_5/O
                         net (fo=1, routed)           0.000    26.152    T0/Q_reg[19]_i_5_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.732 r  T0/Q_reg_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.423    27.155    T0/data0[18]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.302    27.457 r  T0/Q_reg[19]_i_4/O
                         net (fo=1, routed)           0.000    27.457    T0/Q_reg[19]_i_4_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.809 r  T0/Q_reg_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.173    27.981    T0/data0[19]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.306    28.287 r  T0/Q_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    28.287    T0/Q_reg[19]_i_3_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.688 r  T0/Q_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.688    T0/Q_reg_reg[19]_i_2_n_0
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.910 r  T0/Q_reg_reg[20]_i_4/O[0]
                         net (fo=2, routed)           0.443    29.354    T0/data0[20]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.291    29.645 r  T0/Q_reg[20]_i_2/O
                         net (fo=1, routed)           0.000    29.645    T0/Q_next[20]
    SLICE_X112Y63        FDCE                                         r  T0/Q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    30.445    T0/CLK
    SLICE_X112Y63        FDCE                                         r  T0/Q_reg_reg[20]/C
                         clock pessimism              0.463    30.909    
                         clock uncertainty           -0.035    30.873    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.118    30.991    T0/Q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         30.991    
                         arrival time                         -29.645    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.110ns  (logic 14.666ns (63.463%)  route 8.444ns (36.537%))
  Logic Levels:           42  (CARRY4=21 LUT1=1 LUT2=18 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 30.447 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.423    22.770    T0/data0[14]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.302    23.072 r  T0/Q_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    23.072    T0/Q_reg[15]_i_4_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.424 r  T0/Q_reg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.173    23.597    T0/data0[15]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.306    23.903 r  T0/Q_reg[15]_i_3/O
                         net (fo=1, routed)           0.000    23.903    T0/Q_reg[15]_i_3_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.304 r  T0/Q_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.304    T0/Q_reg_reg[15]_i_2_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.526 r  T0/Q_reg_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.173    24.699    T0/data0[16]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.299    24.998 r  T0/Q_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    24.998    T0/Q_reg[19]_i_6_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.422 r  T0/Q_reg_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.427    25.849    T0/data0[17]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.303    26.152 r  T0/Q_reg[19]_i_5/O
                         net (fo=1, routed)           0.000    26.152    T0/Q_reg[19]_i_5_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.732 r  T0/Q_reg_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.423    27.155    T0/data0[18]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.302    27.457 r  T0/Q_reg[19]_i_4/O
                         net (fo=1, routed)           0.000    27.457    T0/Q_reg[19]_i_4_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.809 r  T0/Q_reg_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.320    28.128    T0/data0[19]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.306    28.434 r  T0/Q_reg[19]_i_1/O
                         net (fo=1, routed)           0.612    29.046    T0/Q_next[19]
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.683    30.447    T0/CLK
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[19]/C
                         clock pessimism              0.463    30.911    
                         clock uncertainty           -0.035    30.875    
    SLICE_X112Y61        FDCE (Setup_fdce_C_D)       -0.045    30.830    T0/Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         30.830    
                         arrival time                         -29.046    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.802ns  (logic 14.032ns (64.361%)  route 7.770ns (35.639%))
  Logic Levels:           40  (CARRY4=20 LUT1=1 LUT2=17 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 30.447 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.423    22.770    T0/data0[14]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.302    23.072 r  T0/Q_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    23.072    T0/Q_reg[15]_i_4_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.424 r  T0/Q_reg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.173    23.597    T0/data0[15]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.306    23.903 r  T0/Q_reg[15]_i_3/O
                         net (fo=1, routed)           0.000    23.903    T0/Q_reg[15]_i_3_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.304 r  T0/Q_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.304    T0/Q_reg_reg[15]_i_2_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.526 r  T0/Q_reg_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.173    24.699    T0/data0[16]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.299    24.998 r  T0/Q_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    24.998    T0/Q_reg[19]_i_6_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.422 r  T0/Q_reg_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.427    25.849    T0/data0[17]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.303    26.152 r  T0/Q_reg[19]_i_5/O
                         net (fo=1, routed)           0.000    26.152    T0/Q_reg[19]_i_5_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.732 r  T0/Q_reg_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.681    27.413    T0/data0[18]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.326    27.739 r  T0/Q_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    27.739    T0/Q_next[18]
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.683    30.447    T0/CLK
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[18]/C
                         clock pessimism              0.463    30.911    
                         clock uncertainty           -0.035    30.875    
    SLICE_X112Y61        FDCE (Setup_fdce_C_D)        0.118    30.993    T0/Q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -27.739    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.224ns  (logic 13.126ns (64.903%)  route 7.098ns (35.097%))
  Logic Levels:           38  (CARRY4=19 LUT1=1 LUT2=16 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 30.447 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.423    22.770    T0/data0[14]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.302    23.072 r  T0/Q_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    23.072    T0/Q_reg[15]_i_4_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.424 r  T0/Q_reg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.173    23.597    T0/data0[15]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.306    23.903 r  T0/Q_reg[15]_i_3/O
                         net (fo=1, routed)           0.000    23.903    T0/Q_reg[15]_i_3_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.304 r  T0/Q_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.304    T0/Q_reg_reg[15]_i_2_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.526 r  T0/Q_reg_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.173    24.699    T0/data0[16]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.299    24.998 r  T0/Q_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    24.998    T0/Q_reg[19]_i_6_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.422 r  T0/Q_reg_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.436    25.858    T0/data0[17]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.303    26.161 r  T0/Q_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    26.161    T0/Q_next[17]
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.683    30.447    T0/CLK
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[17]/C
                         clock pessimism              0.463    30.911    
                         clock uncertainty           -0.035    30.875    
    SLICE_X112Y61        FDCE (Setup_fdce_C_D)        0.077    30.952    T0/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         30.952    
                         arrival time                         -26.161    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 12.427ns (62.024%)  route 7.609ns (37.976%))
  Logic Levels:           36  (CARRY4=18 LUT1=1 LUT2=15 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 30.448 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.423    22.770    T0/data0[14]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.302    23.072 r  T0/Q_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    23.072    T0/Q_reg[15]_i_4_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.424 r  T0/Q_reg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.173    23.597    T0/data0[15]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.306    23.903 r  T0/Q_reg[15]_i_3/O
                         net (fo=1, routed)           0.000    23.903    T0/Q_reg[15]_i_3_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.304 r  T0/Q_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.304    T0/Q_reg_reg[15]_i_2_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.526 r  T0/Q_reg_reg[19]_i_2/O[0]
                         net (fo=2, routed)           1.120    25.646    T0/data0[16]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.327    25.973 r  T0/Q_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    25.973    T0/Q_next[16]
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.684    30.448    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[16]/C
                         clock pessimism              0.488    30.937    
                         clock uncertainty           -0.035    30.901    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.118    31.019    T0/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         31.019    
                         arrival time                         -25.973    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.404ns  (logic 11.477ns (62.361%)  route 6.927ns (37.639%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT2=14 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 30.448 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.423    22.770    T0/data0[14]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.302    23.072 r  T0/Q_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    23.072    T0/Q_reg[15]_i_4_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.424 r  T0/Q_reg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.611    24.035    T0/data0[15]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.306    24.341 r  T0/Q_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    24.341    T0/Q_next[15]
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.684    30.448    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
                         clock pessimism              0.488    30.937    
                         clock uncertainty           -0.035    30.901    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.081    30.982    T0/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         30.982    
                         arrival time                         -24.341    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.420ns  (logic 10.843ns (62.244%)  route 6.577ns (37.756%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=13 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 30.448 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.427    21.464    T0/data0[13]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.303    21.767 r  T0/Q_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    21.767    T0/Q_reg[15]_i_5_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.347 r  T0/Q_reg_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.684    23.031    T0/data0[14]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.326    23.357 r  T0/Q_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    23.357    T0/Q_next[14]
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.684    30.448    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[14]/C
                         clock pessimism              0.488    30.937    
                         clock uncertainty           -0.035    30.901    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.118    31.019    T0/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         31.019    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.244ns  (logic 9.937ns (61.173%)  route 6.307ns (38.827%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=12 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 30.448 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.173    20.314    T0/data0[12]
    SLICE_X113Y61        LUT2 (Prop_lut2_I1_O)        0.299    20.613 r  T0/Q_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    20.613    T0/Q_reg[15]_i_6_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.037 r  T0/Q_reg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.841    21.878    T0/data0[13]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.303    22.181 r  T0/Q_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    22.181    T0/Q_next[13]
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.684    30.448    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[13]/C
                         clock pessimism              0.488    30.937    
                         clock uncertainty           -0.035    30.901    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.077    30.978    T0/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         30.978    
                         arrival time                         -22.181    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             9.513ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.502ns  (logic 9.238ns (59.591%)  route 6.264ns (40.409%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=11 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.173    19.211    T0/data0[11]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.306    19.517 r  T0/Q_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    19.517    T0/Q_reg[11]_i_3_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.918 r  T0/Q_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.918    T0/Q_reg_reg[11]_i_2_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.140 r  T0/Q_reg_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.972    21.112    T0/data0[12]
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.327    21.439 r  T0/Q_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    21.439    T0/Q_next[12]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[12]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)        0.075    30.952    T0/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         30.952    
                         arrival time                         -21.439    
  -------------------------------------------------------------------
                         slack                                  9.513    

Slack (MET) :             10.852ns  (required time - arrival time)
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.162ns  (logic 8.288ns (58.523%)  route 5.874ns (41.477%))
  Logic Levels:           24  (CARRY4=11 LUT1=1 LUT2=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 30.445 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.254     8.483    T0/Q_reg_reg[3]_0
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.124     8.607 f  T0/Q_reg[0]_i_1/O
                         net (fo=2, routed)           0.415     9.022    T0/Q_next[0]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124     9.146 r  T0/Q_next0/O
                         net (fo=1, routed)           0.000     9.146    T0/Q_next0_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.693 r  T0/Q_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.423    10.116    T0/data0[2]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.302    10.418 r  T0/Q_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.418    T0/Q_reg[3]_i_4_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.770 r  T0/Q_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.470    11.240    T0/data0[3]
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.306    11.546 r  T0/Q_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    11.546    T0/Q_reg[3]_i_3_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.947 r  T0/Q_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.947    T0/Q_reg_reg[3]_i_2_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  T0/Q_reg_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.427    12.708    T0/data0[5]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.303    13.011 r  T0/Q_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    13.011    T0/Q_reg[7]_i_5_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.591 r  T0/Q_reg_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.417    14.007    T0/data0[6]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.302    14.309 r  T0/Q_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    14.309    T0/Q_reg[7]_i_4_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.661 r  T0/Q_reg_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.171    14.833    T0/data0[7]
    SLICE_X113Y59        LUT2 (Prop_lut2_I1_O)        0.306    15.139 r  T0/Q_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.139    T0/Q_reg[7]_i_3_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.540 r  T0/Q_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    T0/Q_reg_reg[7]_i_2_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  T0/Q_reg_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.173    15.935    T0/data0[8]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.299    16.234 r  T0/Q_reg[11]_i_6/O
                         net (fo=1, routed)           0.000    16.234    T0/Q_reg[11]_i_6_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.658 r  T0/Q_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.421    17.079    T0/data0[9]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.303    17.382 r  T0/Q_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    17.382    T0/Q_reg[11]_i_5_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.962 r  T0/Q_reg_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.423    18.385    T0/data0[10]
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.302    18.687 r  T0/Q_reg[11]_i_4/O
                         net (fo=1, routed)           0.000    18.687    T0/Q_reg[11]_i_4_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.039 r  T0/Q_reg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.754    19.793    T0/data0[11]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.306    20.099 r  T0/Q_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    20.099    T0/Q_next[11]
    SLICE_X112Y63        FDCE                                         r  T0/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    30.445    T0/CLK
    SLICE_X112Y63        FDCE                                         r  T0/Q_reg_reg[11]/C
                         clock pessimism              0.463    30.909    
                         clock uncertainty           -0.035    30.873    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.077    30.950    T0/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         30.950    
                         arrival time                         -20.099    
  -------------------------------------------------------------------
                         slack                                 10.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.305%)  route 0.372ns (66.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.147     2.280    T0/E[0]
    SLICE_X112Y58        FDCE                                         r  T0/Q_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y58        FDCE                                         r  T0/Q_reg_reg[4]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y58        FDCE (Hold_fdce_C_CE)       -0.016     1.721    T0/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.663%)  route 0.351ns (65.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.125     2.258    T0/E[0]
    SLICE_X111Y57        FDCE                                         r  T0/Q_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y57        FDCE                                         r  T0/Q_reg_reg[5]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y57        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X110Y58        FDCE                                         r  T0/Q_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X110Y58        FDCE                                         r  T0/Q_reg_reg[0]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X110Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[10]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[12]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X110Y58        FDCE                                         r  T0/Q_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X110Y58        FDCE                                         r  T0/Q_reg_reg[1]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X110Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[2]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[3]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[8]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.015%)  route 0.361ns (65.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.226     2.088    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  FSM0/Q_reg[20]_i_1/O
                         net (fo=21, routed)          0.135     2.268    T0/E[0]
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[9]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y58        FDCE (Hold_fdce_C_CE)       -0.039     1.698    T0/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         25.000      24.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X110Y58   T0/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X111Y58   T0/Q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X112Y63   T0/Q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X111Y58   T0/Q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X112Y59   T0/Q_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X110Y58   T0/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X110Y58   T0/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X113Y57   FSM0/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X110Y58   T0/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X110Y58   T0/Q_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       21.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.424ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.606ns (20.592%)  route 2.337ns (79.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 30.445 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.277     8.881    T0/timer_reset
    SLICE_X112Y63        FDCE                                         f  T0/Q_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    30.445    T0/CLK
    SLICE_X112Y63        FDCE                                         r  T0/Q_reg_reg[20]/C
                         clock pessimism              0.463    30.909    
                         clock uncertainty           -0.035    30.873    
    SLICE_X112Y63        FDCE (Recov_fdce_C_CLR)     -0.569    30.304    T0/Q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         30.304    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                 21.424    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.606ns (20.592%)  route 2.337ns (79.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 30.445 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.277     8.881    T0/timer_reset
    SLICE_X112Y63        FDCE                                         f  T0/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    30.445    T0/CLK
    SLICE_X112Y63        FDCE                                         r  T0/Q_reg_reg[11]/C
                         clock pessimism              0.463    30.909    
                         clock uncertainty           -0.035    30.873    
    SLICE_X112Y63        FDCE (Recov_fdce_C_CLR)     -0.527    30.346    T0/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         30.346    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.645ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.606ns (22.596%)  route 2.076ns (77.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.016     8.620    T0/timer_reset
    SLICE_X110Y58        FDCE                                         f  T0/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X110Y58        FDCE                                         r  T0/Q_reg_reg[0]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 21.645    

Slack (MET) :             21.645ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.606ns (22.596%)  route 2.076ns (77.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.016     8.620    T0/timer_reset
    SLICE_X110Y58        FDCE                                         f  T0/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X110Y58        FDCE                                         r  T0/Q_reg_reg[1]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 21.645    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.633%)  route 2.072ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.012     8.615    T0/timer_reset
    SLICE_X111Y58        FDCE                                         f  T0/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[10]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 21.649    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.633%)  route 2.072ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.012     8.615    T0/timer_reset
    SLICE_X111Y58        FDCE                                         f  T0/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[12]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 21.649    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.633%)  route 2.072ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.012     8.615    T0/timer_reset
    SLICE_X111Y58        FDCE                                         f  T0/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[2]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 21.649    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.633%)  route 2.072ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.012     8.615    T0/timer_reset
    SLICE_X111Y58        FDCE                                         f  T0/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[3]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 21.649    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.633%)  route 2.072ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.012     8.615    T0/timer_reset
    SLICE_X111Y58        FDCE                                         f  T0/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[8]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 21.649    

Slack (MET) :             21.649ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.633%)  route 2.072ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 30.449 - 25.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDPE (Prop_fdpe_C_Q)         0.456     6.394 f  FSM0/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           1.060     7.453    FSM0/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     7.603 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          1.012     8.615    T0/timer_reset
    SLICE_X111Y58        FDCE                                         f  T0/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685    30.449    T0/CLK
    SLICE_X111Y58        FDCE                                         r  T0/Q_reg_reg[9]/C
                         clock pessimism              0.463    30.913    
                         clock uncertainty           -0.035    30.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.613    30.264    T0/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 21.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.183ns (33.961%)  route 0.356ns (66.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.124     2.260    T0/timer_reset
    SLICE_X111Y57        FDCE                                         f  T0/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X111Y57        FDCE                                         r  T0/Q_reg_reg[5]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y57        FDCE (Remov_fdce_C_CLR)     -0.159     1.578    T0/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.183ns (23.047%)  route 0.611ns (76.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.379     2.515    T0/timer_reset
    SLICE_X112Y58        FDCE                                         f  T0/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y58        FDCE                                         r  T0/Q_reg_reg[4]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y58        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.183ns (22.281%)  route 0.638ns (77.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.406     2.543    T0/timer_reset
    SLICE_X112Y59        FDCE                                         f  T0/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[13]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.183ns (22.281%)  route 0.638ns (77.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.406     2.543    T0/timer_reset
    SLICE_X112Y59        FDCE                                         f  T0/Q_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[14]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.183ns (22.281%)  route 0.638ns (77.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.406     2.543    T0/timer_reset
    SLICE_X112Y59        FDCE                                         f  T0/Q_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.183ns (22.281%)  route 0.638ns (77.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.406     2.543    T0/timer_reset
    SLICE_X112Y59        FDCE                                         f  T0/Q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[16]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.183ns (22.281%)  route 0.638ns (77.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.406     2.543    T0/timer_reset
    SLICE_X112Y59        FDCE                                         f  T0/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[6]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.183ns (22.281%)  route 0.638ns (77.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.406     2.543    T0/timer_reset
    SLICE_X112Y59        FDCE                                         f  T0/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[7]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.134     1.603    T0/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.183ns (19.948%)  route 0.734ns (80.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.502     2.639    T0/timer_reset
    SLICE_X112Y61        FDCE                                         f  T0/Q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.906     2.248    T0/CLK
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[17]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.134     1.602    T0/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            T0/Q_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.183ns (19.948%)  route 0.734ns (80.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.232     2.094    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.042     2.136 f  FSM0/Q_reg[20]_i_3/O
                         net (fo=21, routed)          0.502     2.639    T0/timer_reset
    SLICE_X112Y61        FDCE                                         f  T0/Q_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.906     2.248    T0/CLK
    SLICE_X112Y61        FDCE                                         r  T0/Q_reg_reg[18]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.134     1.602    T0/Q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  1.036    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.506ns  (logic 1.094ns (31.191%)  route 2.413ns (68.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.268     2.237    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT4 (Prop_lut4_I3_O)        0.124     2.361 r  FSM0/FSM_onehot_state_next_reg[3]_i_1/O
                         net (fo=1, routed)           1.145     3.506    FSM0/FSM_onehot_state_next_reg[3]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.190ns  (logic 1.122ns (35.160%)  route 2.069ns (64.840%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.268     2.237    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.152     2.389 r  FSM0/FSM_onehot_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.801     3.190    FSM0/FSM_onehot_state_next_reg[2]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.764ns  (logic 1.094ns (39.574%)  route 1.670ns (60.426%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.031     2.000    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.124     2.124 r  FSM0/FSM_onehot_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.639     2.764    FSM0/FSM_onehot_state_next_reg[1]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.695ns  (logic 1.088ns (40.358%)  route 1.607ns (59.642%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.031     2.000    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT4 (Prop_lut4_I2_O)        0.118     2.118 r  FSM0/FSM_onehot_state_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.577     2.695    FSM0/FSM_onehot_state_next_reg[0]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.246ns (28.698%)  route 0.612ns (71.302%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.618    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT4 (Prop_lut4_I2_O)        0.048     0.666 r  FSM0/FSM_onehot_state_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.193     0.859    FSM0/FSM_onehot_state_next_reg[0]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.243ns (27.782%)  route 0.633ns (72.218%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.618    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.045     0.663 r  FSM0/FSM_onehot_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.213     0.876    FSM0/FSM_onehot_state_next_reg[1]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.015ns  (logic 0.241ns (23.791%)  route 0.774ns (76.209%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.496     0.694    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.043     0.737 r  FSM0/FSM_onehot_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.278     1.015    FSM0/FSM_onehot_state_next_reg[2]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.224ns  (logic 0.243ns (19.890%)  route 0.981ns (80.110%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.496     0.694    FSM0/reset_n_IBUF
    SLICE_X113Y57        LUT4 (Prop_lut4_I3_O)        0.045     0.739 r  FSM0/FSM_onehot_state_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.485     1.224    FSM0/FSM_onehot_state_next_reg[3]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.214ns (54.653%)  route 2.667ns (45.347%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.864     5.938    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  FSM0/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.655     7.049    FSM0/p_1_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I1_O)        0.124     7.173 r  FSM0/debounced_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.012     9.185    debounced_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.634    11.819 r  debounced_OBUF_inst/O
                         net (fo=0)                   0.000    11.819    debounced
    T19                                                               r  debounced (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 0.890ns (18.607%)  route 3.893ns (81.393%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 f  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 r  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          1.222     9.451    FSM0/FSM_onehot_state_reg_reg[1]_0
    SLICE_X113Y57        LUT4 (Prop_lut4_I0_O)        0.124     9.575 r  FSM0/FSM_onehot_state_next_reg[3]_i_1/O
                         net (fo=1, routed)           1.145    10.720    FSM0/FSM_onehot_state_next_reg[3]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.467ns  (logic 0.918ns (20.551%)  route 3.549ns (79.449%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          1.222     9.451    FSM0/FSM_onehot_state_reg_reg[1]_0
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.152     9.603 r  FSM0/FSM_onehot_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.801    10.404    FSM0/FSM_onehot_state_next_reg[2]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.952ns  (logic 0.890ns (22.518%)  route 3.062ns (77.482%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 f  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 f  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.897     9.126    FSM0/FSM_onehot_state_reg_reg[1]_0
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.124     9.250 r  FSM0/FSM_onehot_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.639     9.889    FSM0/FSM_onehot_state_next_reg[1]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.918ns  (logic 0.918ns (23.431%)  route 3.000ns (76.569%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.863     5.937    T0/CLK
    SLICE_X112Y59        FDCE                                         r  T0/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518     6.455 f  T0/Q_reg_reg[15]/Q
                         net (fo=1, routed)           0.715     7.170    T0/Q_reg[15]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.124     7.294 r  T0/FSM_onehot_state_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.811     8.105    T0/FSM_onehot_state_next_reg[3]_i_5_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  T0/FSM_onehot_state_next_reg[3]_i_3/O
                         net (fo=45, routed)          0.897     9.126    FSM0/FSM_onehot_state_reg_reg[1]_0
    SLICE_X113Y57        LUT4 (Prop_lut4_I0_O)        0.152     9.278 r  FSM0/FSM_onehot_state_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.577     9.854    FSM0/FSM_onehot_state_next_reg[0]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.183ns (33.638%)  route 0.361ns (66.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  FSM0/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.168     2.030    FSM0/p_0_in
    SLICE_X113Y57        LUT4 (Prop_lut4_I1_O)        0.042     2.072 r  FSM0/FSM_onehot_state_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.193     2.265    FSM0/FSM_onehot_state_next_reg[0]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.773%)  route 0.382ns (67.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  FSM0/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.168     2.030    FSM0/p_0_in
    SLICE_X113Y57        LUT5 (Prop_lut5_I3_O)        0.045     2.075 r  FSM0/FSM_onehot_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.213     2.289    FSM0/FSM_onehot_state_next_reg[1]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.190ns (30.392%)  route 0.435ns (69.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  FSM0/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=4, routed)           0.157     2.019    FSM0/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X113Y57        LUT5 (Prop_lut5_I3_O)        0.049     2.068 r  FSM0/FSM_onehot_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.278     2.346    FSM0/FSM_onehot_state_next_reg[2]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM0/FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.186ns (22.455%)  route 0.642ns (77.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  FSM0/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=4, routed)           0.157     2.019    FSM0/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X113Y57        LUT4 (Prop_lut4_I1_O)        0.045     2.064 r  FSM0/FSM_onehot_state_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.485     2.550    FSM0/FSM_onehot_state_next_reg[3]_i_1_n_0
    SLICE_X113Y58        LDCE                                         r  FSM0/FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.337ns (66.385%)  route 0.677ns (33.615%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.635     1.721    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  FSM0/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.220     2.083    FSM0/p_0_in
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.045     2.128 r  FSM0/debounced_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.457     2.584    debounced_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.151     3.735 r  debounced_OBUF_inst/O
                         net (fo=0)                   0.000     3.735    debounced
    T19                                                               r  debounced (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 1.094ns (36.251%)  route 1.923ns (63.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.291     2.260    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.384 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.633     3.017    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDCE                                         f  FSM0/FSM_onehot_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 1.094ns (36.251%)  route 1.923ns (63.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.291     2.260    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.384 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.633     3.017    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDCE                                         f  FSM0/FSM_onehot_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 1.094ns (36.251%)  route 1.923ns (63.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.291     2.260    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.384 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.633     3.017    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDPE                                         f  FSM0/FSM_onehot_state_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 1.094ns (36.251%)  route 1.923ns (63.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.291     2.260    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.384 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.633     3.017    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDCE                                         f  FSM0/FSM_onehot_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.762ns (69.716%)  route 0.331ns (30.284%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[0]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  FSM0/FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.331     1.093    FSM0/FSM_onehot_state_next_reg_n_0_[0]
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.762ns (69.716%)  route 0.331ns (30.284%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[1]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  FSM0/FSM_onehot_state_next_reg[1]/Q
                         net (fo=1, routed)           0.331     1.093    FSM0/FSM_onehot_state_next_reg_n_0_[1]
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.762ns (69.716%)  route 0.331ns (30.284%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[2]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  FSM0/FSM_onehot_state_next_reg[2]/Q
                         net (fo=1, routed)           0.331     1.093    FSM0/FSM_onehot_state_next_reg_n_0_[2]
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.762ns (69.716%)  route 0.331ns (30.284%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[3]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  FSM0/FSM_onehot_state_next_reg[3]/Q
                         net (fo=1, routed)           0.331     1.093    FSM0/FSM_onehot_state_next_reg_n_0_[3]
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.685     5.449    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.223ns (66.966%)  route 0.110ns (33.034%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[0]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  FSM0/FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.333    FSM0/FSM_onehot_state_next_reg_n_0_[0]
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.223ns (66.966%)  route 0.110ns (33.034%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[1]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  FSM0/FSM_onehot_state_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.333    FSM0/FSM_onehot_state_next_reg_n_0_[1]
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.223ns (66.966%)  route 0.110ns (33.034%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[2]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  FSM0/FSM_onehot_state_next_reg[2]/Q
                         net (fo=1, routed)           0.110     0.333    FSM0/FSM_onehot_state_next_reg_n_0_[2]
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.223ns (66.966%)  route 0.110ns (33.034%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        LDCE                         0.000     0.000 r  FSM0/FSM_onehot_state_next_reg[3]/G
    SLICE_X113Y58        LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  FSM0/FSM_onehot_state_next_reg[3]/Q
                         net (fo=1, routed)           0.110     0.333    FSM0/FSM_onehot_state_next_reg_n_0_[3]
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.243ns (25.029%)  route 0.729ns (74.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.501     0.699    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.045     0.744 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.229     0.973    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDCE                                         f  FSM0/FSM_onehot_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.243ns (25.029%)  route 0.729ns (74.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.501     0.699    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.045     0.744 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.229     0.973    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDCE                                         f  FSM0/FSM_onehot_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.243ns (25.029%)  route 0.729ns (74.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.501     0.699    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.045     0.744 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.229     0.973    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDPE                                         f  FSM0/FSM_onehot_state_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDPE                                         r  FSM0/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.243ns (25.029%)  route 0.729ns (74.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.501     0.699    FSM0/reset_n_IBUF
    SLICE_X112Y57        LUT1 (Prop_lut1_I0_O)        0.045     0.744 f  FSM0/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.229     0.973    FSM0/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X113Y57        FDCE                                         f  FSM0/FSM_onehot_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.907     2.249    FSM0/CLK
    SLICE_X113Y57        FDCE                                         r  FSM0/FSM_onehot_state_reg_reg[3]/C





