+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1024x1024x1024
MPI ranks: 4096
Grids: (16, 16, 16)  (1, 64, 64)  (64, 1, 64)  (64, 64, 1)  (16, 16, 16)  
Time per run: 0.0846117 (s)
Performance:  1903.53 GFlops/s
Memory usage: 8MB/rank
Tolerance:    0.0005
Max error:    1.67079e-06

Application 28483655 resources: utime ~120950s, stime ~2074s, Rss ~67712, inblocks ~6745696, outblocks ~1248
