# Loading project coreI11
# Compile of decode.vhd failed with 1 errors.
# Compile of decode.vhd failed with 7 errors.
# Compile of decode.vhd failed with 5 errors.
# Compile of decode.vhd failed with 3 errors.
# Compile of decode.vhd failed with 2 errors.
# Compile of decode.vhd failed with 2 errors.
# Compile of decode.vhd failed with 2 errors.
# Compile of decode.vhd failed with 2 errors.
# Compile of decode.vhd was successful.
vsim work.registerfile
# vsim work.registerfile 
# Start time: 23:17:03 on Dec 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.registerfile(registerfilearch)
# WARNING: No extended dataflow license exists
add wave -position end  sim:/registerfile/clk
add wave -position end  sim:/registerfile/data_in
add wave -position end  sim:/registerfile/rsrc1
add wave -position end  sim:/registerfile/rsrc1_out
add wave -position end  sim:/registerfile/rsrc2
add wave -position end  sim:/registerfile/rsrc2_out
add wave -position end  sim:/registerfile/write_address
add wave -position end  sim:/registerfile/write_enable
noforce sim:/registerfile/clk
force -freeze sim:/registerfile/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/registerfile/data_in 1111111111111111 0
force -freeze sim:/registerfile/rsrc1 000 0
force -freeze sim:/registerfile/rsrc1 000 0
force -freeze sim:/registerfile/rsrc2 000 0
# Break key hit
# Compile of decode.vhd was successful.
vsim work.registerfile
# End time: 23:20:42 on Dec 27,2021, Elapsed time: 0:03:39
# Errors: 0, Warnings: 11
# vsim work.registerfile 
# Start time: 23:20:42 on Dec 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.registerfile(registerfilearch)
add wave -position end  sim:/registerfile/clk
add wave -position end  sim:/registerfile/clk
add wave -position end  sim:/registerfile/data_in
add wave -position end  sim:/registerfile/rsrc1
add wave -position end  sim:/registerfile/rsrc1_out
add wave -position end  sim:/registerfile/rsrc2
add wave -position end  sim:/registerfile/rsrc2_out
add wave -position end  sim:/registerfile/write_address
add wave -position end  sim:/registerfile/write_enable
force -freeze sim:/registerfile/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/registerfile/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/registerfile/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/registerfile/data_in 1111111111 0
# Value length (10) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 1111111111 0.
# 
force -freeze sim:/registerfile/rsrc1 000 0
force -freeze sim:/registerfile/rsrc2 000 0
force -freeze sim:/registerfile/write_address 001 0
force -freeze sim:/registerfile/write_enable 1 0
force -freeze sim:/registerfile/write_enable 1 0
force -freeze sim:/registerfile/write_enable 0 0
force -freeze sim:/registerfile/write_enable 1 0
force -freeze sim:/registerfile/write_address 001 0
force -freeze sim:/registerfile/data_in 1111 0
# Value length (4) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 1111 0.
# 
force -freeze sim:/registerfile/data_in 1111111111111111 0
run
run
run
run
force -freeze sim:/registerfile/rsrc1 001 0
run
run
run
force -freeze sim:/registerfile/rsrc1 001 0
force -freeze sim:/registerfile/rsrc2 001 0
run
run
# Break key hit
# Compile of decode.vhd failed with 4 errors.
# Compile of decode.vhd failed with 1 errors.
# Compile of decode.vhd failed with 1 errors.
# Compile of decode.vhd was successful.
vsim work.registerfile
# End time: 23:30:07 on Dec 27,2021, Elapsed time: 0:09:25
# Errors: 0, Warnings: 5
# vsim work.registerfile 
# Start time: 23:30:07 on Dec 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.registerfile(registerfilearch)
# Break key hit
# Compile of decode.vhd was successful.
vsim work.registerfile
# End time: 23:30:31 on Dec 27,2021, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim work.registerfile 
# Start time: 23:30:31 on Dec 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.registerfile(registerfilearch)
add wave -position end  sim:/registerfile/clk
add wave -position end  sim:/registerfile/data_in
add wave -position end  sim:/registerfile/regFile
add wave -position end  sim:/registerfile/rsrc1
add wave -position end  sim:/registerfile/rsrc1_out
add wave -position end  sim:/registerfile/rsrc2
add wave -position end  sim:/registerfile/rsrc2_out
add wave -position end  sim:/registerfile/write_address
add wave -position end  sim:/registerfile/write_enable
force -freeze sim:/registerfile/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/registerfile/data_in 1111111111111111 0
force -freeze sim:/registerfile/rsrc1 000 0
force -freeze sim:/registerfile/rsrc2 000 0
force -freeze sim:/registerfile/write_address 000 0
force -freeze sim:/registerfile/write_enable 1 0
run
run
force -freeze sim:/registerfile/data_in 0000000000000000 0
force -freeze sim:/registerfile/rsrc2 001 0
force -freeze sim:/registerfile/write_address 001 0
run
run
# End time: 23:55:39 on Dec 27,2021, Elapsed time: 0:25:08
# Errors: 0, Warnings: 1
