
*** Running vivado
    with args -log top_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_basys3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_basys3.tcl -notrace
Command: synth_design -top top_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 349.063 ; gain = 99.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:100]
INFO: [Synth 8-3491] module 'MooreElevatorController' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/MooreElevatorController.vhd:66' bound to instance 'moore_elevator_controller_inst' of component 'MooreElevatorController' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'MooreElevatorController' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/MooreElevatorController.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'MooreElevatorController' (1#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/MooreElevatorController.vhd:75]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:53' bound to instance 'clkdiv2hz_inst' of component 'clock_divider' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:192]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:63]
	Parameter k_DIV bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:53' bound to instance 'clkdiv500hz_inst' of component 'clock_divider' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:201]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:63]
	Parameter k_DIV bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (2#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:63]
	Parameter k_DIV bound to: 6250000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:53' bound to instance 'clkdiv6hz_inst' of component 'clock_divider' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:209]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized3' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:63]
	Parameter k_DIV bound to: 6250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized3' (2#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/clock_divider.vhd:63]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/sevenSegDecoder.vhd:57' bound to instance 'sevenSegDecoder_inst' of component 'sevenSegDecoder' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:217]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/sevenSegDecoder.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (3#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/sevenSegDecoder.vhd:64]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:57' bound to instance 'TDM4_inst' of component 'TDM4' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:229]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:71]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (4#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:71]
INFO: [Synth 8-3491] module 'thunderbird_fsm' declared at 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/thunderbird_fsm.vhd:61' bound to instance 'thunderbird_fsm_inst' of component 'thunderbird_fsm' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:244]
INFO: [Synth 8-638] synthesizing module 'thunderbird_fsm' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/thunderbird_fsm.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'thunderbird_fsm' (5#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/thunderbird_fsm.vhd:71]
WARNING: [Synth 8-614] signal 'btnC' is read in the process but is not in the sensitivity list [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:296]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:296]
WARNING: [Synth 8-614] signal 'fsm_reset' is read in the process but is not in the sensitivity list [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:296]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 1st driver pin 'top_basys3:/TDM4_inst/o_SEL[0]' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 2nd driver pin 'VCC' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[0] is connected to constant driver, other driver is ignored [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 1st driver pin 'top_basys3:/TDM4_inst/o_SEL[1]' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 2nd driver pin 'VCC' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[1] is connected to constant driver, other driver is ignored [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (6#1) [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:100]
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 404.074 ; gain = 154.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 404.074 ; gain = 154.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 404.074 ; gain = 154.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'btnC_IBUF'. [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/Basys3_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/Basys3_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 733.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 733.820 ; gain = 484.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 733.820 ; gain = 484.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 733.820 ; gain = 484.680
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'desired_floor_reg' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/top_basys3.vhd:299]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 733.820 ; gain = 484.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_basys3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module MooreElevatorController 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TDM4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module thunderbird_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clkdiv2hz_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv500hz_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv6hz_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_0_out[0] with 1st driver pin 'TDM4_inst/__0/p_0_out[0]' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:103]
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_0_out[0] with 2nd driver pin 'VCC' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:103]
CRITICAL WARNING: [Synth 8-5559] multi-driven net p_0_out[0] is connected to constant driver, other driver is ignored [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:103]
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_0_out[1] with 1st driver pin 'TDM4_inst/__0/p_0_out[1]' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:103]
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_0_out[1] with 2nd driver pin 'VCC' [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:103]
CRITICAL WARNING: [Synth 8-5559] multi-driven net p_0_out[1] is connected to constant driver, other driver is ignored [C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/code/TDM4.vhd:103]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 733.820 ; gain = 484.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 733.820 ; gain = 484.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    24|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT3   |     5|
|6     |LUT4   |   112|
|7     |LUT5   |     9|
|8     |LUT6   |    19|
|9     |FDCE   |   105|
|10    |FDRE   |     3|
|11    |LD     |     4|
|12    |IBUF   |     9|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------+------+
|      |Instance                         |Module                        |Cells |
+------+---------------------------------+------------------------------+------+
|1     |top                              |                              |   330|
|2     |  TDM4_inst                      |TDM4                          |     6|
|3     |  clkdiv2hz_inst                 |clock_divider                 |    80|
|4     |  clkdiv500hz_inst               |clock_divider__parameterized1 |    80|
|5     |  clkdiv6hz_inst                 |clock_divider__parameterized3 |    81|
|6     |  moore_elevator_controller_inst |MooreElevatorController       |    27|
|7     |  thunderbird_fsm_inst           |thunderbird_fsm               |    11|
+------+---------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 755.113 ; gain = 176.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.113 ; gain = 505.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 41 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 756.941 ; gain = 519.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/C22Christopher.Katz/Documents/GitHub/ECE281/Lab4/lab4_project/lab4_project.runs/synth_1/top_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_basys3_utilization_synth.rpt -pb top_basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 756.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  5 14:13:03 2020...
