In "Nand to Tetris / Part I" (this course) we start with Nand gates, and gradually build the chipset and hardware platform of a simple computer system called Hack, as well as an assembler.

### Project 1: Building elementary logic gates like And, Or, Not, Multiplexor, and more
* [Not Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Not.hdl) -- [Not Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Not.out)
* [And Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/And.hdl) -- [And Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/And.out)
* [Or Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or.hdl) -- [Or Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or.out)
* [Xor Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Xor.hdl) -- [Xor Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Xor.out)
* [Multiplexer HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux.hdl) -- [Multiplexer Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux.out)
* [Demultiplexer HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux.hdl) -- [Demultiplexer Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux.out)
* [16-Bit Not Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Not16.hdl) -- [16-Bit Not Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Not16.out)
* [16-Bit And Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/And16.hdl) -- [16-Bit And Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/And16.out)
* [16-Bit Or Gate HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or16.hdl) -- [16-Bit Or Gate Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or16.out)
* [16-Bit Multiplexer HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux16.hdl) -- [16-Bit Multiplexer](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux.out)
* [Or8Way HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or8Way.hdl) -- [Or8Way Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or8Way.out)
* [16-Bit/4-Way Mux HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux4Way16.hdl) -- [16-Bit/4-Way Mux Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux4Way16.out)
* [16-Bit/8-Way Mux HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux8Way16.hdl) -- [16-Bit/8-Way Mux Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux8Way16.out)
* [4-Way DeMultiplexer HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux4Way.hdl) -- [4-Way DeMultiplexer Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux4Way.out)
* [8-Way DeMultiplexer HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux8Way.hdl) -- [8-Way DeMultiplexer Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux8Way.out)

### Project 2: Building a family of adder chips, culminating in the construction of an Arithmetic Logic Unit (ALU)

* [Half Adder HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/HalfAdder.hdl) -- [Half Adder Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/HalfAdder.out)
* [Full Adder HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/FullAdder.hdl) -- [Full Adder Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/FullAdder.out)
* [16-bit Adder HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/Add16.hdl) -- [16-bit Adder Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/Add16.out)
* [16-bit incrementer HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/Inc16.hdl) -- [16-bit incrementer Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/Inc16.out)
* [Arithmetic Logic Unit HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/ALU.hdl) -- [Arithmetic Logic Unit Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project2/ALU.out)

### Project 3: Building registers and memory units, culminating in the construction of a Random Access Memory (RAM)

* [1-Bit Register HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/Bit.hdl) -- [1-Bit Register Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/Bit.out)
* [16-Bit Register HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/Register.hdl) -- [16-Bit Register Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/Register.out)
* [16-Bit / 8-Register memory HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/RAM8.hdl) -- [16-Bit / 8-Register memory Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/RAM8.out)
* [16-Bit / 64-Register Memory HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/RAM64.hdl) -- [16-Bit / 64-Register Memory Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/RAM64.out)
* [16-Bit / 512-Register Memory HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/b/RAM512.hdl) -- [16-Bit / 512-Register Memory Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/b/RAM512.out)
* [16-Bit / 4096-Register Memory HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/b/RAM4K.hdl) -- [16-Bit / 4096-Register Memory Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/b/RAM4K.out)
* [16-Bit / 16384-Register Memory HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/b/RAM16K.hdl) -- [16-Bit / 16384-Register Memory Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/b/RAM16K.out)
* [16-Bit Program Counter HDL](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/PC.hdl) -- [16-Bit Program Counter Output](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project3/a/PC.out)

