{"name":"f_FPGA_delay","prog_structure":{"ch7":"[+Xhalf]","ch6":"[pX]"}}