-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2d_cl_array_array_ap_fixed_4u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_2d_cl_array_array_ap_fixed_4u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_122F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001001000101111";
    constant ap_const_lv32_FFFFE999 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110100110011001";
    constant ap_const_lv32_163 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100011";
    constant ap_const_lv32_21D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv9_143 : STD_LOGIC_VECTOR (8 downto 0) := "101000011";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal kernel_data_V_6_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_6_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal w5_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal w5_V_ce0 : STD_LOGIC;
    signal w5_V_q0 : STD_LOGIC_VECTOR (112 downto 0);
    signal pX_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal data_V_data_1_V_blk_n : STD_LOGIC;
    signal data_V_data_2_V_blk_n : STD_LOGIC;
    signal data_V_data_3_V_blk_n : STD_LOGIC;
    signal data_V_data_4_V_blk_n : STD_LOGIC;
    signal data_V_data_5_V_blk_n : STD_LOGIC;
    signal data_V_data_6_V_blk_n : STD_LOGIC;
    signal data_V_data_7_V_blk_n : STD_LOGIC;
    signal res_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal and_ln272_2_reg_2161 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_V_data_1_V_blk_n : STD_LOGIC;
    signal res_V_data_2_V_blk_n : STD_LOGIC;
    signal res_V_data_3_V_blk_n : STD_LOGIC;
    signal w_index14_reg_367 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_out_0_V12_reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_out_1_V10_reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_out_2_V8_reg_401 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_V_676_reg_412 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_V_reg_2089 : STD_LOGIC_VECTOR (31 downto 0);
    signal io_acc_block_signal_op27 : STD_LOGIC;
    signal tmp_data_1_V_reg_2094 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_V_reg_2099 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_V_reg_2104 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_4_V_reg_2109 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_5_V_reg_2114 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_6_V_reg_2119 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_7_V_reg_2124 : STD_LOGIC_VECTOR (31 downto 0);
    signal sX_6_load_reg_2129 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln272_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_2134 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_6_load_reg_2139 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln272_1_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_1_reg_2144 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_6_load_reg_2149 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_6_load_reg_2155 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln272_2_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_fu_1596_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln78_reg_2165 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w_index_fu_1607_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_index_reg_2175 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln64_fu_1613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_2180_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1715_p74 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_2184 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_fu_1865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_reg_2189 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_2194 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_2199 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_2204 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1116_cast_fu_1899_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln_reg_2237 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_1_reg_2242 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_2_reg_2247 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_3_reg_2252 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_0_V_fu_1978_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_0_V_reg_2257 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal acc_1_V_fu_1983_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_1_V_reg_2263 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_2_V_fu_1988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_2_V_reg_2269 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_3_V_fu_1993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_3_V_reg_2275 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln293_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_reg_2281 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op378 : STD_LOGIC;
    signal ap_block_state12 : BOOLEAN;
    signal select_ln308_fu_2019_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln308_reg_2285 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln297_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_reg_2290 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_fu_2059_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln303_reg_2294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_start : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_done : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_idle : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_ready : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_32 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_33 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_34 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_35 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_36 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_37 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_38 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_39 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_40 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_41 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_42 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_43 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_44 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_45 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_47 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_48 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_49 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_51 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_52 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_53 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_55 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_57 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_59 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_60 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_61 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_63 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_64 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_65 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_67 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_68 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_69 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_71 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten15_reg_355 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln78_fu_2083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_w_index14_phi_fu_371_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_storemerge_i_i_phi_fu_427_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_i_i_reg_423 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_fu_1602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln306_fu_2003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln301_fu_2043_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1542_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_6_fu_1562_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln272_10_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_11_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln272_1_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln272_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1923_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1932_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1905_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1914_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1923_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1932_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln308_fu_2014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln303_fu_2054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_352 : BOOLEAN;
    signal ap_condition_361 : BOOLEAN;

    component shift_line_buffer_array_ap_fixed_8u_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_4_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_5_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_6_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        in_elem_data_7_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_8_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_9_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_10_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_11_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_12_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_13_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_14_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_15_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_16_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_17_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_18_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_19_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_20_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_21_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_22_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_23_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_32_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_33_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_34_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_35_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_36_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_37_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_38_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_39_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_40_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_41_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_42_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_43_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_44_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_45_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_46_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_47_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_56_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_57_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_58_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_59_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_60_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_61_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_62_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_63_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_64_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_65_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_66_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_67_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_68_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_69_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_70_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_window_71_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_mux_727_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        din65_WIDTH : INTEGER;
        din66_WIDTH : INTEGER;
        din67_WIDTH : INTEGER;
        din68_WIDTH : INTEGER;
        din69_WIDTH : INTEGER;
        din70_WIDTH : INTEGER;
        din71_WIDTH : INTEGER;
        din72_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (31 downto 0);
        din33 : IN STD_LOGIC_VECTOR (31 downto 0);
        din34 : IN STD_LOGIC_VECTOR (31 downto 0);
        din35 : IN STD_LOGIC_VECTOR (31 downto 0);
        din36 : IN STD_LOGIC_VECTOR (31 downto 0);
        din37 : IN STD_LOGIC_VECTOR (31 downto 0);
        din38 : IN STD_LOGIC_VECTOR (31 downto 0);
        din39 : IN STD_LOGIC_VECTOR (31 downto 0);
        din40 : IN STD_LOGIC_VECTOR (31 downto 0);
        din41 : IN STD_LOGIC_VECTOR (31 downto 0);
        din42 : IN STD_LOGIC_VECTOR (31 downto 0);
        din43 : IN STD_LOGIC_VECTOR (31 downto 0);
        din44 : IN STD_LOGIC_VECTOR (31 downto 0);
        din45 : IN STD_LOGIC_VECTOR (31 downto 0);
        din46 : IN STD_LOGIC_VECTOR (31 downto 0);
        din47 : IN STD_LOGIC_VECTOR (31 downto 0);
        din48 : IN STD_LOGIC_VECTOR (31 downto 0);
        din49 : IN STD_LOGIC_VECTOR (31 downto 0);
        din50 : IN STD_LOGIC_VECTOR (31 downto 0);
        din51 : IN STD_LOGIC_VECTOR (31 downto 0);
        din52 : IN STD_LOGIC_VECTOR (31 downto 0);
        din53 : IN STD_LOGIC_VECTOR (31 downto 0);
        din54 : IN STD_LOGIC_VECTOR (31 downto 0);
        din55 : IN STD_LOGIC_VECTOR (31 downto 0);
        din56 : IN STD_LOGIC_VECTOR (31 downto 0);
        din57 : IN STD_LOGIC_VECTOR (31 downto 0);
        din58 : IN STD_LOGIC_VECTOR (31 downto 0);
        din59 : IN STD_LOGIC_VECTOR (31 downto 0);
        din60 : IN STD_LOGIC_VECTOR (31 downto 0);
        din61 : IN STD_LOGIC_VECTOR (31 downto 0);
        din62 : IN STD_LOGIC_VECTOR (31 downto 0);
        din63 : IN STD_LOGIC_VECTOR (31 downto 0);
        din64 : IN STD_LOGIC_VECTOR (31 downto 0);
        din65 : IN STD_LOGIC_VECTOR (31 downto 0);
        din66 : IN STD_LOGIC_VECTOR (31 downto 0);
        din67 : IN STD_LOGIC_VECTOR (31 downto 0);
        din68 : IN STD_LOGIC_VECTOR (31 downto 0);
        din69 : IN STD_LOGIC_VECTOR (31 downto 0);
        din70 : IN STD_LOGIC_VECTOR (31 downto 0);
        din71 : IN STD_LOGIC_VECTOR (31 downto 0);
        din72 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_mul_32s_32s_48_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component myproject_axi_mul_32s_17s_48_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (112 downto 0) );
    end component;



begin
    w5_V_U : component conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V
    generic map (
        DataWidth => 113,
        AddressRange => 72,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w5_V_address0,
        ce0 => w5_V_ce0,
        q0 => w5_V_q0);

    call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434 : component shift_line_buffer_array_ap_fixed_8u_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_start,
        ap_done => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_done,
        ap_idle => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_idle,
        ap_ready => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_ready,
        in_elem_data_0_V_read => tmp_data_0_V_reg_2089,
        in_elem_data_1_V_read => tmp_data_1_V_reg_2094,
        in_elem_data_2_V_read => tmp_data_2_V_reg_2099,
        in_elem_data_3_V_read => tmp_data_3_V_reg_2104,
        in_elem_data_4_V_read => tmp_data_4_V_reg_2109,
        in_elem_data_5_V_read => tmp_data_5_V_reg_2114,
        in_elem_data_6_V_read => tmp_data_6_V_reg_2119,
        in_elem_data_7_V_read => tmp_data_7_V_reg_2124,
        kernel_window_8_V_read => kernel_data_V_6_8,
        kernel_window_9_V_read => kernel_data_V_6_9,
        kernel_window_10_V_read => kernel_data_V_6_10,
        kernel_window_11_V_read => kernel_data_V_6_11,
        kernel_window_12_V_read => kernel_data_V_6_12,
        kernel_window_13_V_read => kernel_data_V_6_13,
        kernel_window_14_V_read => kernel_data_V_6_14,
        kernel_window_15_V_read => kernel_data_V_6_15,
        kernel_window_16_V_read => kernel_data_V_6_16,
        kernel_window_17_V_read => kernel_data_V_6_17,
        kernel_window_18_V_read => kernel_data_V_6_18,
        kernel_window_19_V_read => kernel_data_V_6_19,
        kernel_window_20_V_read => kernel_data_V_6_20,
        kernel_window_21_V_read => kernel_data_V_6_21,
        kernel_window_22_V_read => kernel_data_V_6_22,
        kernel_window_23_V_read => kernel_data_V_6_23,
        kernel_window_32_V_read => kernel_data_V_6_32,
        kernel_window_33_V_read => kernel_data_V_6_33,
        kernel_window_34_V_read => kernel_data_V_6_34,
        kernel_window_35_V_read => kernel_data_V_6_35,
        kernel_window_36_V_read => kernel_data_V_6_36,
        kernel_window_37_V_read => kernel_data_V_6_37,
        kernel_window_38_V_read => kernel_data_V_6_38,
        kernel_window_39_V_read => kernel_data_V_6_39,
        kernel_window_40_V_read => kernel_data_V_6_40,
        kernel_window_41_V_read => kernel_data_V_6_41,
        kernel_window_42_V_read => kernel_data_V_6_42,
        kernel_window_43_V_read => kernel_data_V_6_43,
        kernel_window_44_V_read => kernel_data_V_6_44,
        kernel_window_45_V_read => kernel_data_V_6_45,
        kernel_window_46_V_read => kernel_data_V_6_46,
        kernel_window_47_V_read => kernel_data_V_6_47,
        kernel_window_56_V_read => kernel_data_V_6_56,
        kernel_window_57_V_read => kernel_data_V_6_57,
        kernel_window_58_V_read => kernel_data_V_6_58,
        kernel_window_59_V_read => kernel_data_V_6_59,
        kernel_window_60_V_read => kernel_data_V_6_60,
        kernel_window_61_V_read => kernel_data_V_6_61,
        kernel_window_62_V_read => kernel_data_V_6_62,
        kernel_window_63_V_read => kernel_data_V_6_63,
        kernel_window_64_V_read => kernel_data_V_6_64,
        kernel_window_65_V_read => kernel_data_V_6_65,
        kernel_window_66_V_read => kernel_data_V_6_66,
        kernel_window_67_V_read => kernel_data_V_6_67,
        kernel_window_68_V_read => kernel_data_V_6_68,
        kernel_window_69_V_read => kernel_data_V_6_69,
        kernel_window_70_V_read => kernel_data_V_6_70,
        kernel_window_71_V_read => kernel_data_V_6_71,
        ap_return_0 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_0,
        ap_return_1 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_1,
        ap_return_2 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_2,
        ap_return_3 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_3,
        ap_return_4 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_4,
        ap_return_5 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_5,
        ap_return_6 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_6,
        ap_return_7 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_7,
        ap_return_8 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_8,
        ap_return_9 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_9,
        ap_return_10 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_10,
        ap_return_11 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_11,
        ap_return_12 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_12,
        ap_return_13 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_13,
        ap_return_14 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_14,
        ap_return_15 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_15,
        ap_return_16 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_16,
        ap_return_17 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_17,
        ap_return_18 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_18,
        ap_return_19 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_19,
        ap_return_20 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_20,
        ap_return_21 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_21,
        ap_return_22 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_22,
        ap_return_23 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_23,
        ap_return_24 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_24,
        ap_return_25 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_25,
        ap_return_26 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_26,
        ap_return_27 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_27,
        ap_return_28 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_28,
        ap_return_29 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_29,
        ap_return_30 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_30,
        ap_return_31 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_31,
        ap_return_32 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_32,
        ap_return_33 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_33,
        ap_return_34 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_34,
        ap_return_35 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_35,
        ap_return_36 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_36,
        ap_return_37 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_37,
        ap_return_38 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_38,
        ap_return_39 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_39,
        ap_return_40 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_40,
        ap_return_41 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_41,
        ap_return_42 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_42,
        ap_return_43 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_43,
        ap_return_44 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_44,
        ap_return_45 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_45,
        ap_return_46 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_46,
        ap_return_47 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_47,
        ap_return_48 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_48,
        ap_return_49 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_49,
        ap_return_50 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_50,
        ap_return_51 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_51,
        ap_return_52 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_52,
        ap_return_53 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_53,
        ap_return_54 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_54,
        ap_return_55 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_55,
        ap_return_56 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_56,
        ap_return_57 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_57,
        ap_return_58 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_58,
        ap_return_59 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_59,
        ap_return_60 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_60,
        ap_return_61 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_61,
        ap_return_62 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_62,
        ap_return_63 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_63,
        ap_return_64 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_64,
        ap_return_65 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_65,
        ap_return_66 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_66,
        ap_return_67 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_67,
        ap_return_68 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_68,
        ap_return_69 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_69,
        ap_return_70 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_70,
        ap_return_71 => call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_71);

    myproject_axi_mux_727_32_1_1_U172 : component myproject_axi_mux_727_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 32,
        din33_WIDTH => 32,
        din34_WIDTH => 32,
        din35_WIDTH => 32,
        din36_WIDTH => 32,
        din37_WIDTH => 32,
        din38_WIDTH => 32,
        din39_WIDTH => 32,
        din40_WIDTH => 32,
        din41_WIDTH => 32,
        din42_WIDTH => 32,
        din43_WIDTH => 32,
        din44_WIDTH => 32,
        din45_WIDTH => 32,
        din46_WIDTH => 32,
        din47_WIDTH => 32,
        din48_WIDTH => 32,
        din49_WIDTH => 32,
        din50_WIDTH => 32,
        din51_WIDTH => 32,
        din52_WIDTH => 32,
        din53_WIDTH => 32,
        din54_WIDTH => 32,
        din55_WIDTH => 32,
        din56_WIDTH => 32,
        din57_WIDTH => 32,
        din58_WIDTH => 32,
        din59_WIDTH => 32,
        din60_WIDTH => 32,
        din61_WIDTH => 32,
        din62_WIDTH => 32,
        din63_WIDTH => 32,
        din64_WIDTH => 32,
        din65_WIDTH => 32,
        din66_WIDTH => 32,
        din67_WIDTH => 32,
        din68_WIDTH => 32,
        din69_WIDTH => 32,
        din70_WIDTH => 32,
        din71_WIDTH => 32,
        din72_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => kernel_data_V_6_0,
        din1 => kernel_data_V_6_1,
        din2 => kernel_data_V_6_2,
        din3 => kernel_data_V_6_3,
        din4 => kernel_data_V_6_4,
        din5 => kernel_data_V_6_5,
        din6 => kernel_data_V_6_6,
        din7 => kernel_data_V_6_7,
        din8 => kernel_data_V_6_8,
        din9 => kernel_data_V_6_9,
        din10 => kernel_data_V_6_10,
        din11 => kernel_data_V_6_11,
        din12 => kernel_data_V_6_12,
        din13 => kernel_data_V_6_13,
        din14 => kernel_data_V_6_14,
        din15 => kernel_data_V_6_15,
        din16 => kernel_data_V_6_16,
        din17 => kernel_data_V_6_17,
        din18 => kernel_data_V_6_18,
        din19 => kernel_data_V_6_19,
        din20 => kernel_data_V_6_20,
        din21 => kernel_data_V_6_21,
        din22 => kernel_data_V_6_22,
        din23 => kernel_data_V_6_23,
        din24 => kernel_data_V_6_24,
        din25 => kernel_data_V_6_25,
        din26 => kernel_data_V_6_26,
        din27 => kernel_data_V_6_27,
        din28 => kernel_data_V_6_28,
        din29 => kernel_data_V_6_29,
        din30 => kernel_data_V_6_30,
        din31 => kernel_data_V_6_31,
        din32 => kernel_data_V_6_32,
        din33 => kernel_data_V_6_33,
        din34 => kernel_data_V_6_34,
        din35 => kernel_data_V_6_35,
        din36 => kernel_data_V_6_36,
        din37 => kernel_data_V_6_37,
        din38 => kernel_data_V_6_38,
        din39 => kernel_data_V_6_39,
        din40 => kernel_data_V_6_40,
        din41 => kernel_data_V_6_41,
        din42 => kernel_data_V_6_42,
        din43 => kernel_data_V_6_43,
        din44 => kernel_data_V_6_44,
        din45 => kernel_data_V_6_45,
        din46 => kernel_data_V_6_46,
        din47 => kernel_data_V_6_47,
        din48 => kernel_data_V_6_48,
        din49 => kernel_data_V_6_49,
        din50 => kernel_data_V_6_50,
        din51 => kernel_data_V_6_51,
        din52 => kernel_data_V_6_52,
        din53 => kernel_data_V_6_53,
        din54 => kernel_data_V_6_54,
        din55 => kernel_data_V_6_55,
        din56 => kernel_data_V_6_56,
        din57 => kernel_data_V_6_57,
        din58 => kernel_data_V_6_58,
        din59 => kernel_data_V_6_59,
        din60 => kernel_data_V_6_60,
        din61 => kernel_data_V_6_61,
        din62 => kernel_data_V_6_62,
        din63 => kernel_data_V_6_63,
        din64 => kernel_data_V_6_64,
        din65 => kernel_data_V_6_65,
        din66 => kernel_data_V_6_66,
        din67 => kernel_data_V_6_67,
        din68 => kernel_data_V_6_68,
        din69 => kernel_data_V_6_69,
        din70 => kernel_data_V_6_70,
        din71 => kernel_data_V_6_71,
        din72 => w_index14_reg_367,
        dout => tmp_1_fu_1715_p74);

    myproject_axi_mul_32s_32s_48_5_1_U173 : component myproject_axi_mul_32s_32s_48_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln76_reg_2189,
        din1 => grp_fu_1905_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1905_p2);

    myproject_axi_mul_32s_32s_48_5_1_U174 : component myproject_axi_mul_32s_32s_48_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_2194,
        din1 => grp_fu_1914_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1914_p2);

    myproject_axi_mul_32s_32s_48_5_1_U175 : component myproject_axi_mul_32s_32s_48_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_4_reg_2199,
        din1 => grp_fu_1923_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1923_p2);

    myproject_axi_mul_32s_17s_48_5_1_U176 : component myproject_axi_mul_32s_17s_48_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 17,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1932_p0,
        din1 => tmp_5_reg_2204,
        ce => ap_const_logic_1,
        dout => grp_fu_1932_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln78_fu_2083_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln64_fu_1613_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten15_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln78_fu_2083_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_flatten15_reg_355 <= add_ln78_reg_2165;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten15_reg_355 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    pX_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_352)) then
                if ((icmp_ln293_fu_1998_p2 = ap_const_lv1_1)) then 
                    pX_6 <= ap_const_lv32_0;
                elsif ((icmp_ln293_fu_1998_p2 = ap_const_lv1_0)) then 
                    pX_6 <= add_ln306_fu_2003_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((icmp_ln297_fu_2038_p2 = ap_const_lv1_1)) then 
                    pY_6 <= ap_const_lv32_0;
                elsif ((icmp_ln297_fu_2038_p2 = ap_const_lv1_0)) then 
                    pY_6 <= add_ln301_fu_2043_p2;
                end if;
            end if; 
        end if;
    end process;

    res_out_0_V12_reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_2180_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                res_out_0_V12_reg_379 <= acc_0_V_fu_1978_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                res_out_0_V12_reg_379 <= ap_const_lv32_122F;
            end if; 
        end if;
    end process;

    res_out_1_V10_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_2180_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                res_out_1_V10_reg_390 <= acc_1_V_fu_1983_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                res_out_1_V10_reg_390 <= ap_const_lv32_FFFFE999;
            end if; 
        end if;
    end process;

    res_out_2_V8_reg_401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_2180_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                res_out_2_V8_reg_401 <= acc_2_V_fu_1988_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                res_out_2_V8_reg_401 <= ap_const_lv32_163;
            end if; 
        end if;
    end process;

    sX_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln293_reg_2281 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sX_6 <= select_ln308_reg_2285;
            elsif ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln293_fu_1998_p2 = ap_const_lv1_1))) then 
                sX_6 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_i_i_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln297_fu_2038_p2 = ap_const_lv1_1) and (icmp_ln293_fu_1998_p2 = ap_const_lv1_1))) then 
                storemerge_i_i_reg_423 <= ap_const_lv32_0;
            elsif (((icmp_ln297_reg_2290 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln293_reg_2281 = ap_const_lv1_1))) then 
                storemerge_i_i_reg_423 <= select_ln303_reg_2294;
            end if; 
        end if;
    end process;

    tmp_data_3_V_676_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_2180_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                tmp_data_3_V_676_reg_412 <= acc_3_V_fu_1993_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                tmp_data_3_V_676_reg_412 <= ap_const_lv32_21D;
            end if; 
        end if;
    end process;

    w_index14_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_2180 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_index14_reg_367 <= w_index_reg_2175;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then 
                w_index14_reg_367 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                acc_0_V_reg_2257 <= acc_0_V_fu_1978_p2;
                acc_1_V_reg_2263 <= acc_1_V_fu_1983_p2;
                acc_2_V_reg_2269 <= acc_2_V_fu_1988_p2;
                acc_3_V_reg_2275 <= acc_3_V_fu_1993_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln78_reg_2165 <= add_ln78_fu_1596_p2;
                and_ln272_2_reg_2161 <= and_ln272_2_fu_1590_p2;
                icmp_ln272_1_reg_2144 <= icmp_ln272_1_fu_1532_p2;
                icmp_ln272_reg_2134 <= icmp_ln272_fu_1522_p2;
                kernel_data_V_6_0 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_0;
                kernel_data_V_6_1 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_1;
                kernel_data_V_6_10 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_26;
                kernel_data_V_6_11 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_27;
                kernel_data_V_6_12 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_28;
                kernel_data_V_6_13 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_29;
                kernel_data_V_6_14 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_30;
                kernel_data_V_6_15 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_31;
                kernel_data_V_6_16 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_32;
                kernel_data_V_6_17 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_33;
                kernel_data_V_6_18 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_34;
                kernel_data_V_6_19 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_35;
                kernel_data_V_6_2 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_2;
                kernel_data_V_6_20 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_36;
                kernel_data_V_6_21 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_37;
                kernel_data_V_6_22 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_38;
                kernel_data_V_6_23 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_39;
                kernel_data_V_6_24 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_8;
                kernel_data_V_6_25 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_9;
                kernel_data_V_6_26 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_10;
                kernel_data_V_6_27 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_11;
                kernel_data_V_6_28 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_12;
                kernel_data_V_6_29 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_13;
                kernel_data_V_6_3 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_3;
                kernel_data_V_6_30 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_14;
                kernel_data_V_6_31 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_15;
                kernel_data_V_6_32 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_40;
                kernel_data_V_6_33 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_41;
                kernel_data_V_6_34 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_42;
                kernel_data_V_6_35 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_43;
                kernel_data_V_6_36 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_44;
                kernel_data_V_6_37 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_45;
                kernel_data_V_6_38 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_46;
                kernel_data_V_6_39 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_47;
                kernel_data_V_6_4 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_4;
                kernel_data_V_6_40 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_48;
                kernel_data_V_6_41 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_49;
                kernel_data_V_6_42 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_50;
                kernel_data_V_6_43 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_51;
                kernel_data_V_6_44 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_52;
                kernel_data_V_6_45 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_53;
                kernel_data_V_6_46 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_54;
                kernel_data_V_6_47 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_55;
                kernel_data_V_6_48 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_16;
                kernel_data_V_6_49 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_17;
                kernel_data_V_6_5 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_5;
                kernel_data_V_6_50 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_18;
                kernel_data_V_6_51 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_19;
                kernel_data_V_6_52 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_20;
                kernel_data_V_6_53 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_21;
                kernel_data_V_6_54 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_22;
                kernel_data_V_6_55 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_23;
                kernel_data_V_6_56 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_56;
                kernel_data_V_6_57 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_57;
                kernel_data_V_6_58 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_58;
                kernel_data_V_6_59 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_59;
                kernel_data_V_6_6 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_6;
                kernel_data_V_6_60 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_60;
                kernel_data_V_6_61 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_61;
                kernel_data_V_6_62 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_62;
                kernel_data_V_6_63 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_63;
                kernel_data_V_6_64 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_64;
                kernel_data_V_6_65 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_65;
                kernel_data_V_6_66 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_66;
                kernel_data_V_6_67 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_67;
                kernel_data_V_6_68 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_68;
                kernel_data_V_6_69 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_69;
                kernel_data_V_6_7 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_7;
                kernel_data_V_6_70 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_70;
                kernel_data_V_6_71 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_71;
                kernel_data_V_6_8 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_24;
                kernel_data_V_6_9 <= call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_return_25;
                pX_6_load_reg_2155 <= pX_6;
                pY_6_load_reg_2149 <= pY_6;
                sX_6_load_reg_2129 <= sX_6;
                sY_6_load_reg_2139 <= sY_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                icmp_ln293_reg_2281 <= icmp_ln293_fu_1998_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln293_fu_1998_p2 = ap_const_lv1_1))) then
                icmp_ln297_reg_2290 <= icmp_ln297_fu_2038_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln64_reg_2180 <= icmp_ln64_fu_1613_p2;
                icmp_ln64_reg_2180_pp0_iter1_reg <= icmp_ln64_reg_2180;
                tmp_1_reg_2184 <= tmp_1_fu_1715_p74;
                tmp_3_reg_2194 <= w5_V_q0(63 downto 32);
                tmp_4_reg_2199 <= w5_V_q0(95 downto 64);
                tmp_5_reg_2204 <= w5_V_q0(112 downto 96);
                trunc_ln76_reg_2189 <= trunc_ln76_fu_1865_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln64_reg_2180_pp0_iter2_reg <= icmp_ln64_reg_2180_pp0_iter1_reg;
                icmp_ln64_reg_2180_pp0_iter3_reg <= icmp_ln64_reg_2180_pp0_iter2_reg;
                icmp_ln64_reg_2180_pp0_iter4_reg <= icmp_ln64_reg_2180_pp0_iter3_reg;
                icmp_ln64_reg_2180_pp0_iter5_reg <= icmp_ln64_reg_2180_pp0_iter4_reg;
                icmp_ln64_reg_2180_pp0_iter6_reg <= icmp_ln64_reg_2180_pp0_iter5_reg;
                trunc_ln708_1_reg_2242 <= grp_fu_1914_p2(47 downto 16);
                trunc_ln708_2_reg_2247 <= grp_fu_1923_p2(47 downto 16);
                trunc_ln708_3_reg_2252 <= grp_fu_1932_p2(47 downto 16);
                trunc_ln_reg_2237 <= grp_fu_1905_p2(47 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln293_reg_2281 = ap_const_lv1_1))) then
                sY_6 <= ap_phi_mux_storemerge_i_i_phi_fu_427_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (icmp_ln297_fu_2038_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln293_fu_1998_p2 = ap_const_lv1_1))) then
                select_ln303_reg_2294 <= select_ln303_fu_2059_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (icmp_ln293_fu_1998_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                select_ln308_reg_2285 <= select_ln308_fu_2019_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_data_0_V_reg_2089 <= data_V_data_0_V_dout;
                tmp_data_1_V_reg_2094 <= data_V_data_1_V_dout;
                tmp_data_2_V_reg_2099 <= data_V_data_2_V_dout;
                tmp_data_3_V_reg_2104 <= data_V_data_3_V_dout;
                tmp_data_4_V_reg_2109 <= data_V_data_4_V_dout;
                tmp_data_5_V_reg_2114 <= data_V_data_5_V_dout;
                tmp_data_6_V_reg_2119 <= data_V_data_6_V_dout;
                tmp_data_7_V_reg_2124 <= data_V_data_7_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_2175 <= w_index_fu_1607_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state12, and_ln272_2_reg_2161, io_acc_block_signal_op27, ap_CS_fsm_state3, and_ln272_2_fu_1590_p2, ap_enable_reg_pp0_iter7, io_acc_block_signal_op378, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter6, ap_CS_fsm_state13, icmp_ln78_fu_2083_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_1590_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln78_fu_2083_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    acc_0_V_fu_1978_p2 <= std_logic_vector(unsigned(trunc_ln_reg_2237) + unsigned(res_out_0_V12_reg_379));
    acc_1_V_fu_1983_p2 <= std_logic_vector(unsigned(trunc_ln708_1_reg_2242) + unsigned(res_out_1_V10_reg_390));
    acc_2_V_fu_1988_p2 <= std_logic_vector(unsigned(trunc_ln708_2_reg_2247) + unsigned(res_out_2_V8_reg_401));
    acc_3_V_fu_1993_p2 <= std_logic_vector(unsigned(trunc_ln708_3_reg_2252) + unsigned(tmp_data_3_V_676_reg_412));
    add_ln301_fu_2043_p2 <= std_logic_vector(unsigned(pY_6_load_reg_2149) + unsigned(ap_const_lv32_1));
    add_ln303_fu_2054_p2 <= std_logic_vector(unsigned(sY_6_load_reg_2139) + unsigned(ap_const_lv32_1));
    add_ln306_fu_2003_p2 <= std_logic_vector(unsigned(pX_6_load_reg_2155) + unsigned(ap_const_lv32_1));
    add_ln308_fu_2014_p2 <= std_logic_vector(unsigned(sX_6_load_reg_2129) + unsigned(ap_const_lv32_1));
    add_ln78_fu_1596_p2 <= std_logic_vector(unsigned(indvar_flatten15_reg_355) + unsigned(ap_const_lv9_1));
    and_ln272_1_fu_1584_p2 <= (icmp_ln272_11_fu_1572_p2 and icmp_ln272_10_fu_1552_p2);
    and_ln272_2_fu_1590_p2 <= (and_ln272_fu_1578_p2 and and_ln272_1_fu_1584_p2);
    and_ln272_fu_1578_p2 <= (icmp_ln272_fu_1522_p2 and icmp_ln272_1_fu_1532_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(4);
    ap_CS_fsm_state13 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_assign_proc : process(and_ln272_2_reg_2161, io_acc_block_signal_op378)
    begin
                ap_block_state12 <= ((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_352_assign_proc : process(ap_CS_fsm_state12, and_ln272_2_reg_2161, io_acc_block_signal_op378)
    begin
                ap_condition_352 <= (not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12));
    end process;


    ap_condition_361_assign_proc : process(ap_CS_fsm_state12, and_ln272_2_reg_2161, icmp_ln293_fu_1998_p2, io_acc_block_signal_op378)
    begin
                ap_condition_361 <= (not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln293_fu_1998_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state13, icmp_ln78_fu_2083_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln78_fu_2083_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_i_phi_fu_427_p4_assign_proc : process(icmp_ln293_reg_2281, icmp_ln297_reg_2290, select_ln303_reg_2294, ap_CS_fsm_state13, storemerge_i_i_reg_423)
    begin
        if (((icmp_ln297_reg_2290 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln293_reg_2281 = ap_const_lv1_1))) then 
            ap_phi_mux_storemerge_i_i_phi_fu_427_p4 <= select_ln303_reg_2294;
        else 
            ap_phi_mux_storemerge_i_i_phi_fu_427_p4 <= storemerge_i_i_reg_423;
        end if; 
    end process;


    ap_phi_mux_w_index14_phi_fu_371_p4_assign_proc : process(w_index14_reg_367, ap_CS_fsm_pp0_stage0, w_index_reg_2175, icmp_ln64_reg_2180, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln64_reg_2180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_w_index14_phi_fu_371_p4 <= w_index_reg_2175;
        else 
            ap_phi_mux_w_index14_phi_fu_371_p4 <= w_index14_reg_367;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_start_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_start <= ap_const_logic_1;
        else 
            call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_434_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_0_V_blk_n_assign_proc : process(data_V_data_0_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(data_V_data_1_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(data_V_data_2_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(data_V_data_3_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(data_V_data_4_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(data_V_data_5_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(data_V_data_6_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(data_V_data_7_V_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_state2, io_acc_block_signal_op27)
    begin
        if (((io_acc_block_signal_op27 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1905_p1 <= sext_ln1116_cast_fu_1899_p1(32 - 1 downto 0);
    grp_fu_1914_p1 <= sext_ln1116_cast_fu_1899_p1(32 - 1 downto 0);
    grp_fu_1923_p1 <= sext_ln1116_cast_fu_1899_p1(32 - 1 downto 0);
    grp_fu_1932_p0 <= sext_ln1116_cast_fu_1899_p1(32 - 1 downto 0);
    icmp_ln272_10_fu_1552_p2 <= "1" when (signed(tmp_fu_1542_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln272_11_fu_1572_p2 <= "1" when (signed(tmp_6_fu_1562_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln272_1_fu_1532_p2 <= "1" when (sY_6 = ap_const_lv32_2) else "0";
    icmp_ln272_fu_1522_p2 <= "1" when (sX_6 = ap_const_lv32_2) else "0";
    icmp_ln293_fu_1998_p2 <= "1" when (pX_6_load_reg_2155 = ap_const_lv32_11) else "0";
    icmp_ln297_fu_2038_p2 <= "1" when (pY_6_load_reg_2149 = ap_const_lv32_11) else "0";
    icmp_ln64_fu_1613_p2 <= "1" when (ap_phi_mux_w_index14_phi_fu_371_p4 = ap_const_lv7_47) else "0";
    icmp_ln78_fu_2083_p2 <= "1" when (indvar_flatten15_reg_355 = ap_const_lv9_143) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state13, icmp_ln78_fu_2083_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln78_fu_2083_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op27 <= (data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_0_V_empty_n);
    io_acc_block_signal_op378 <= (res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_0_V_full_n);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_0_V_blk_n_assign_proc : process(res_V_data_0_V_full_n, ap_CS_fsm_state12, and_ln272_2_reg_2161)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= acc_0_V_reg_2257;

    res_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state12, and_ln272_2_reg_2161, io_acc_block_signal_op378)
    begin
        if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(res_V_data_1_V_full_n, ap_CS_fsm_state12, and_ln272_2_reg_2161)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= acc_1_V_reg_2263;

    res_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state12, and_ln272_2_reg_2161, io_acc_block_signal_op378)
    begin
        if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(res_V_data_2_V_full_n, ap_CS_fsm_state12, and_ln272_2_reg_2161)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= acc_2_V_reg_2269;

    res_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state12, and_ln272_2_reg_2161, io_acc_block_signal_op378)
    begin
        if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(res_V_data_3_V_full_n, ap_CS_fsm_state12, and_ln272_2_reg_2161)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= acc_3_V_reg_2275;

    res_V_data_3_V_write_assign_proc : process(ap_CS_fsm_state12, and_ln272_2_reg_2161, io_acc_block_signal_op378)
    begin
        if ((not(((io_acc_block_signal_op378 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln272_2_reg_2161))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln303_fu_2059_p3 <= 
        ap_const_lv32_2 when (icmp_ln272_1_reg_2144(0) = '1') else 
        add_ln303_fu_2054_p2;
    select_ln308_fu_2019_p3 <= 
        ap_const_lv32_2 when (icmp_ln272_reg_2134(0) = '1') else 
        add_ln308_fu_2014_p2;
        sext_ln1116_cast_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_2184),48));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_6_fu_1562_p4 <= pX_6(31 downto 1);
    tmp_fu_1542_p4 <= pY_6(31 downto 1);
    trunc_ln76_fu_1865_p1 <= w5_V_q0(32 - 1 downto 0);
    w5_V_address0 <= zext_ln76_fu_1602_p1(7 - 1 downto 0);

    w5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w5_V_ce0 <= ap_const_logic_1;
        else 
            w5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_1607_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_w_index14_phi_fu_371_p4));
    zext_ln76_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index14_phi_fu_371_p4),64));
end behav;
