Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: fir.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir"
Output Format                      : NGC
Target Device                      : xc5vfx70t-1-ff1136

---- Source Options
Top Module Name                    : fir
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fir.v" in library work
Module <fir> compiled
No errors in compilation
Analysis of file <"fir.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fir> in library <work> with parameters.
	order = "00000000000000000000000000010000"
	word_width = "00000000000000000000000000010000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fir>.
	order = 32'sb00000000000000000000000000010000
	word_width = 32'sb00000000000000000000000000010000
WARNING:Xst:905 - "fir.v" line 170: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Module <fir> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fir>.
    Related source file is "fir.v".
    Found 16-bit register for signal <data_in_buf>.
    Found 272-bit register for signal <delay_pipeline>.
    Found 544-bit register for signal <product>.
    Found 16x16-bit multiplier for signal <product_0$mult0000> created at line 138.
    Found 16x16-bit multiplier for signal <product_1$mult0000> created at line 139.
    Found 16x16-bit multiplier for signal <product_10$mult0000> created at line 148.
    Found 16x16-bit multiplier for signal <product_11$mult0000> created at line 149.
    Found 16x16-bit multiplier for signal <product_12$mult0000> created at line 150.
    Found 16x16-bit multiplier for signal <product_13$mult0000> created at line 151.
    Found 16x16-bit multiplier for signal <product_14$mult0000> created at line 152.
    Found 16x16-bit multiplier for signal <product_15$mult0000> created at line 153.
    Found 16x16-bit multiplier for signal <product_16$mult0000> created at line 154.
    Found 16x16-bit multiplier for signal <product_2$mult0000> created at line 140.
    Found 16x16-bit multiplier for signal <product_3$mult0000> created at line 141.
    Found 16x16-bit multiplier for signal <product_4$mult0000> created at line 142.
    Found 16x16-bit multiplier for signal <product_5$mult0000> created at line 143.
    Found 16x16-bit multiplier for signal <product_6$mult0000> created at line 144.
    Found 16x16-bit multiplier for signal <product_7$mult0000> created at line 145.
    Found 16x16-bit multiplier for signal <product_8$mult0000> created at line 146.
    Found 16x16-bit multiplier for signal <product_9$mult0000> created at line 147.
    Found 32-bit register for signal <sum_buf>.
    Found 33-bit adder for signal <sum_buf$add0000> created at line 164.
    Found 34-bit adder for signal <sum_buf$add0001> created at line 164.
    Found 35-bit adder for signal <sum_buf$add0002> created at line 164.
    Found 36-bit adder for signal <sum_buf$add0003> created at line 164.
    Found 37-bit adder for signal <sum_buf$add0004> created at line 164.
    Found 38-bit adder for signal <sum_buf$add0005> created at line 164.
    Found 39-bit adder for signal <sum_buf$add0006> created at line 164.
    Found 40-bit adder for signal <sum_buf$add0007> created at line 164.
    Found 41-bit adder for signal <sum_buf$add0008> created at line 164.
    Found 42-bit adder for signal <sum_buf$add0009> created at line 164.
    Found 43-bit adder for signal <sum_buf$add0010> created at line 164.
    Found 44-bit adder for signal <sum_buf$add0011> created at line 164.
    Found 45-bit adder for signal <sum_buf$add0012> created at line 164.
    Found 46-bit adder for signal <sum_buf$add0013> created at line 164.
    Found 32-bit adder for signal <sum_buf$add0014> created at line 164.
    Found 32-bit adder for signal <sum_buf$addsub0000> created at line 164.
INFO:Xst:738 - HDL ADVISOR - 272 flip-flops were inferred for signal <delay_pipeline>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 544 flip-flops were inferred for signal <product>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 864 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred  17 Multiplier(s).
Unit <fir> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 17
 16x16-bit multiplier                                  : 17
# Adders/Subtractors                                   : 16
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
 45-bit adder                                          : 1
 46-bit adder                                          : 1
# Registers                                            : 36
 16-bit register                                       : 18
 32-bit register                                       : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 17
 16x16-bit multiplier                                  : 17
# Adders/Subtractors                                   : 16
 32-bit adder                                          : 5
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
# Registers                                            : 864
 Flip-Flops                                            : 864

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <product_9_30> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <product_9_31> 
INFO:Xst:2261 - The FF/Latch <product_10_30> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <product_10_31> 
INFO:Xst:2261 - The FF/Latch <product_6_30> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <product_6_31> 
INFO:Xst:2261 - The FF/Latch <product_5_29> in Unit <fir> is equivalent to the following 2 FFs/Latches, which will be removed : <product_5_30> <product_5_31> 
INFO:Xst:2261 - The FF/Latch <product_0_21> in Unit <fir> is equivalent to the following 10 FFs/Latches, which will be removed : <product_0_22> <product_0_23> <product_0_24> <product_0_25> <product_0_26> <product_0_27> <product_0_28> <product_0_29> <product_0_30> <product_0_31> 
INFO:Xst:2261 - The FF/Latch <product_14_25> in Unit <fir> is equivalent to the following 6 FFs/Latches, which will be removed : <product_14_26> <product_14_27> <product_14_28> <product_14_29> <product_14_30> <product_14_31> 
INFO:Xst:2261 - The FF/Latch <product_8_30> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <product_8_31> 
INFO:Xst:2261 - The FF/Latch <product_4_28> in Unit <fir> is equivalent to the following 3 FFs/Latches, which will be removed : <product_4_29> <product_4_30> <product_4_31> 
INFO:Xst:2261 - The FF/Latch <product_13_27> in Unit <fir> is equivalent to the following 4 FFs/Latches, which will be removed : <product_13_28> <product_13_29> <product_13_30> <product_13_31> 
INFO:Xst:2261 - The FF/Latch <product_2_25> in Unit <fir> is equivalent to the following 6 FFs/Latches, which will be removed : <product_2_26> <product_2_27> <product_2_28> <product_2_29> <product_2_30> <product_2_31> 
INFO:Xst:2261 - The FF/Latch <product_3_27> in Unit <fir> is equivalent to the following 4 FFs/Latches, which will be removed : <product_3_28> <product_3_29> <product_3_30> <product_3_31> 
INFO:Xst:2261 - The FF/Latch <product_15_22> in Unit <fir> is equivalent to the following 9 FFs/Latches, which will be removed : <product_15_23> <product_15_24> <product_15_25> <product_15_26> <product_15_27> <product_15_28> <product_15_29> <product_15_30> <product_15_31> 
INFO:Xst:2261 - The FF/Latch <product_7_30> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <product_7_31> 
INFO:Xst:2261 - The FF/Latch <product_16_21> in Unit <fir> is equivalent to the following 10 FFs/Latches, which will be removed : <product_16_22> <product_16_23> <product_16_24> <product_16_25> <product_16_26> <product_16_27> <product_16_28> <product_16_29> <product_16_30> <product_16_31> 
INFO:Xst:2261 - The FF/Latch <product_1_22> in Unit <fir> is equivalent to the following 9 FFs/Latches, which will be removed : <product_1_23> <product_1_24> <product_1_25> <product_1_26> <product_1_27> <product_1_28> <product_1_29> <product_1_30> <product_1_31> 
INFO:Xst:2261 - The FF/Latch <product_11_29> in Unit <fir> is equivalent to the following 2 FFs/Latches, which will be removed : <product_11_30> <product_11_31> 
INFO:Xst:2261 - The FF/Latch <product_12_28> in Unit <fir> is equivalent to the following 3 FFs/Latches, which will be removed : <product_12_29> <product_12_30> <product_12_31> 

Optimizing unit <fir> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 791
 Flip-Flops                                            : 791

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fir.ngr
Top Level Output File Name         : fir
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 1489
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 481
#      LUT3                        : 30
#      LUT4                        : 9
#      LUT5                        : 1
#      LUT6                        : 20
#      MUXCY                       : 465
#      VCC                         : 1
#      XORCY                       : 480
# FlipFlops/Latches                : 791
#      FDC                         : 791
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 17
#      OBUF                        : 32
# DSPs                             : 17
#      DSP48E                      : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             791  out of  44800     1%  
 Number of Slice LUTs:                  542  out of  44800     1%  
    Number used as Logic:               542  out of  44800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1274
   Number with an unused Flip Flop:     483  out of   1274    37%  
   Number with an unused LUT:           732  out of   1274    57%  
   Number of fully used LUT-FF pairs:    59  out of   1274     4%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    640     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48Es:                      17  out of    128    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 791   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_inv(rst_inv361_INV_0:O)        | NONE(data_in_buf_0)    | 791   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 20.609ns (Maximum Frequency: 48.523MHz)
   Minimum input arrival time before clock: 1.154ns
   Maximum output required time after clock: 3.833ns
   Maximum combinational path delay: 4.403ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 20.609ns (frequency: 48.523MHz)
  Total number of paths / destination ports: 5480833266277056 / 775
-------------------------------------------------------------------------
Delay:               20.609ns (Levels of Logic = 60)
  Source:            product_0_0 (FF)
  Destination:       sum_buf_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: product_0_0 to sum_buf_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.576  product_0_0 (product_0_0)
     LUT2:I0->O            1   0.094   0.000  Madd_sum_buf_add0000_lut<0> (Madd_sum_buf_add0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0000_cy<0> (Madd_sum_buf_add0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<1> (Madd_sum_buf_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<2> (Madd_sum_buf_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<3> (Madd_sum_buf_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<4> (Madd_sum_buf_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<5> (Madd_sum_buf_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<6> (Madd_sum_buf_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<7> (Madd_sum_buf_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<8> (Madd_sum_buf_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<9> (Madd_sum_buf_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<10> (Madd_sum_buf_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<11> (Madd_sum_buf_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<12> (Madd_sum_buf_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<13> (Madd_sum_buf_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<14> (Madd_sum_buf_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd_sum_buf_add0000_cy<15> (Madd_sum_buf_add0000_cy<15>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0000_xor<16> (sum_buf_add0000<16>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0001_lut<16> (Madd_sum_buf_add0001_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0001_cy<16> (Madd_sum_buf_add0001_cy<16>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0001_xor<17> (sum_buf_add0001<17>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0002_lut<17> (Madd_sum_buf_add0002_lut<17>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0002_cy<17> (Madd_sum_buf_add0002_cy<17>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0002_xor<18> (sum_buf_add0002<18>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0003_lut<18> (Madd_sum_buf_add0003_lut<18>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0003_cy<18> (Madd_sum_buf_add0003_cy<18>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0003_xor<19> (sum_buf_add0003<19>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0004_lut<19> (Madd_sum_buf_add0004_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0004_cy<19> (Madd_sum_buf_add0004_cy<19>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0004_xor<20> (sum_buf_add0004<20>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0005_lut<20> (Madd_sum_buf_add0005_lut<20>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0005_cy<20> (Madd_sum_buf_add0005_cy<20>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0005_xor<21> (sum_buf_add0005<21>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0006_lut<21> (Madd_sum_buf_add0006_lut<21>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0006_cy<21> (Madd_sum_buf_add0006_cy<21>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0006_xor<22> (sum_buf_add0006<22>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0007_lut<22> (Madd_sum_buf_add0007_lut<22>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0007_cy<22> (Madd_sum_buf_add0007_cy<22>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0007_xor<23> (sum_buf_add0007<23>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0008_lut<23> (Madd_sum_buf_add0008_lut<23>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0008_cy<23> (Madd_sum_buf_add0008_cy<23>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0008_xor<24> (sum_buf_add0008<24>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0009_lut<24> (Madd_sum_buf_add0009_lut<24>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0009_cy<24> (Madd_sum_buf_add0009_cy<24>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0009_xor<25> (sum_buf_add0009<25>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0010_lut<25> (Madd_sum_buf_add0010_lut<25>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0010_cy<25> (Madd_sum_buf_add0010_cy<25>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0010_xor<26> (sum_buf_add0010<26>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0011_Madd_lut<26> (Madd_sum_buf_add0011_Madd_lut<26>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0011_Madd_cy<26> (Madd_sum_buf_add0011_Madd_cy<26>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0011_Madd_xor<27> (sum_buf_add0011<27>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0012_Madd_lut<27> (Madd_sum_buf_add0012_Madd_lut<27>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0012_Madd_cy<27> (Madd_sum_buf_add0012_Madd_cy<27>)
     XORCY:CI->O           1   0.357   0.480  Madd_sum_buf_add0012_Madd_xor<28> (sum_buf_add0012<28>)
     LUT2:I1->O            1   0.094   0.000  Madd_sum_buf_add0013_Madd_lut<28> (Madd_sum_buf_add0013_Madd_lut<28>)
     MUXCY:S->O            1   0.372   0.000  Madd_sum_buf_add0013_Madd_cy<28> (Madd_sum_buf_add0013_Madd_cy<28>)
     XORCY:CI->O           3   0.357   0.587  Madd_sum_buf_add0013_Madd_xor<29> (sum_buf_add0013<29>)
     LUT4:I2->O            1   0.094   0.000  Madd_sum_buf_add0014_Madd_lut<30> (Madd_sum_buf_add0014_Madd_lut<30>)
     MUXCY:S->O            0   0.372   0.000  Madd_sum_buf_add0014_Madd_cy<30> (Madd_sum_buf_add0014_Madd_cy<30>)
     XORCY:CI->O           1   0.357   0.000  Madd_sum_buf_add0014_Madd_xor<31> (sum_buf_add0014<31>)
     FDC:D                    -0.018          sum_buf_31
    ----------------------------------------
    Total                     20.609ns (13.206ns logic, 7.403ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            filter_in<0> (PAD)
  Destination:       data_in_buf_0 (FF)
  Destination Clock: clk rising

  Data Path: filter_in<0> to data_in_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  filter_in_0_IBUF (filter_in_0_IBUF)
     FDC:D                    -0.018          data_in_buf_0
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.833ns (Levels of Logic = 2)
  Source:            sum_buf_31 (FF)
  Destination:       filter_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: sum_buf_31 to filter_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.480  sum_buf_31 (sum_buf_31)
     LUT2:I1->O            1   0.094   0.336  filter_out<31>1 (filter_out_31_OBUF)
     OBUF:I->O                 2.452          filter_out_31_OBUF (filter_out<31>)
    ----------------------------------------
    Total                      3.833ns (3.017ns logic, 0.816ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               4.403ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       filter_out<31> (PAD)

  Data Path: rst to filter_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.818   0.703  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.094   0.336  filter_out<9>1 (filter_out_9_OBUF)
     OBUF:I->O                 2.452          filter_out_9_OBUF (filter_out<9>)
    ----------------------------------------
    Total                      4.403ns (3.364ns logic, 1.039ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.59 secs
 
--> 

Total memory usage is 402652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   19 (   0 filtered)

