\hypertarget{union__hw__fmc__tagvdw1sn}{}\section{\+\_\+hw\+\_\+fmc\+\_\+tagvdw1sn Union Reference}
\label{union__hw__fmc__tagvdw1sn}\index{\+\_\+hw\+\_\+fmc\+\_\+tagvdw1sn@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw1sn}}


H\+W\+\_\+\+F\+M\+C\+\_\+\+T\+A\+G\+V\+D\+W1\+Sn -\/ Cache Tag Storage (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+fmc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+tagvdw1sn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__fmc__tagvdw1sn_a02af51f50d23fa3bbe4267b164c97c28}{}\label{union__hw__fmc__tagvdw1sn_a02af51f50d23fa3bbe4267b164c97c28}

\item 
struct \hyperlink{struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+tagvdw1sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw1sn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__fmc__tagvdw1sn_a24a73451e1e5faf56a7e98ccdb3118f6}{}\label{union__hw__fmc__tagvdw1sn_a24a73451e1e5faf56a7e98ccdb3118f6}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+M\+C\+\_\+\+T\+A\+G\+V\+D\+W1\+Sn -\/ Cache Tag Storage (RW) 

Reset value\+: 0x00000000U

The cache is a 4-\/way, set-\/associative cache with 4 sets. The ways are numbered 0-\/3 and the sets are numbered 0-\/3. In T\+A\+G\+V\+D\+Wx\+Sy, x denotes the way, and y denotes the set. This section represents tag/vld information for all sets in the indicated way. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fmc.\+h\end{DoxyCompactItemize}
