

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Thu Aug 23 18:04:03 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     113|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        6|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      94|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      1|      94|     114|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |prop_hw_mul_mul_1cud_U1  |prop_hw_mul_mul_1cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |arcsinh_table10_U  |arcsinh_arcsinh_tbkb  |        6|  0|   0|  8192|   12|     1|        98304|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        6|  0|   0|  8192|   12|     1|        98304|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_100_p2   |     -    |      0|  0|  29|           1|          29|
    |neg_ti_fu_132_p2    |     -    |      0|  0|  13|           1|          13|
    |r_V_fu_149_p2       |     -    |      0|  0|  13|          11|          13|
    |sel_tmp2_fu_199_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_184_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_205_fu_212_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|  12|           1|          12|
    |p_v_fu_121_p3       |  select  |      0|  0|  15|           1|          15|
    |sel_tmp_fu_204_p3   |  select  |      0|  0|  12|           1|           1|
    |tmp_206_fu_142_p3   |  select  |      0|  0|  13|           1|          13|
    |sel_tmp1_fu_194_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 113|          23|         101|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_270_reg_249  |  13|   0|   13|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_273_reg_264  |   1|   0|    1|          0|
    |icmp_reg_275                               |   1|   0|    1|          0|
    |r_V_reg_259                                |  13|   0|   13|          0|
    |tmp_267_reg_244                            |  29|   0|   29|          0|
    |tmp_268_reg_238                            |   1|   0|    1|          0|
    |tmp_269_reg_254                            |  12|   0|   12|          0|
    |tmp_270_reg_249                            |  13|   0|   13|          0|
    |tmp_273_reg_264                            |   1|   0|    1|          0|
    |tmp_274_reg_270                            |   3|   0|    3|          0|
    |tmp_268_reg_238                            |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  94|   1|   95|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_return    | out |   12| ap_ctrl_hs |    arcsinh   | return value |
|data_V_read  |  in |   14|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

