package hal

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

const X_NEWLIB_VERSION_H__ = 1
const X_NEWLIB_VERSION = "4.3.0"
const X__NEWLIB__ = 4
const X__NEWLIB_MINOR__ = 3
const X__NEWLIB_PATCHLEVEL__ = 0
const X_DEFAULT_SOURCE = 1
const X_POSIX_SOURCE = 1
const X_ATFILE_SOURCE = 1
const X__ATFILE_VISIBLE = 1
const X__BSD_VISIBLE = 1
const X__GNU_VISIBLE = 0
const X__ISO_C_VISIBLE = 2011
const X__LARGEFILE_VISIBLE = 0
const X__MISC_VISIBLE = 1
const X__POSIX_VISIBLE = 200809
const X__SVID_VISIBLE = 1
const X__XSI_VISIBLE = 0
const X__SSP_FORTIFY_LEVEL = 0
const X_POSIX_THREADS = 1
const X_POSIX_TIMEOUTS = 1
const X_POSIX_TIMERS = 1
const X_UNIX98_THREAD_MUTEX_ATTRIBUTES = 1
const X__have_longlong64 = 1
const X__have_long32 = 1
const X___int8_t_defined = 1
const X___int16_t_defined = 1
const X___int32_t_defined = 1
const X___int64_t_defined = 1
const X___int_least8_t_defined = 1
const X___int_least16_t_defined = 1
const X___int_least32_t_defined = 1
const X___int_least64_t_defined = 1
const X__INT8 = "hh"
const X__INT16 = "h"
const X__INT64 = "ll"
const X__FAST8 = "hh"
const X__FAST16 = "h"
const X__FAST64 = "ll"
const X__LEAST8 = "hh"
const X__LEAST16 = "h"
const X__LEAST64 = "ll"
const X__int8_t_defined = 1
const X__int16_t_defined = 1
const X__int32_t_defined = 1
const X__int64_t_defined = 1
const X__int_least8_t_defined = 1
const X__int_least16_t_defined = 1
const X__int_least32_t_defined = 1
const X__int_least64_t_defined = 1
const X__int_fast8_t_defined = 1
const X__int_fast16_t_defined = 1
const X__int_fast32_t_defined = 1
const X__int_fast64_t_defined = 1
const X__bool_true_false_are_defined = 1
const True = 1
const False = 0
const X__OBSOLETE_MATH_DEFAULT = 1
const X__NEWLIB_H__ = 1
const X_ATEXIT_DYNAMIC_ALLOC = 1
const X_FSEEK_OPTIMIZATION = 1
const X_FVWRITE_IN_STREAMIO = 1
const X_HAVE_INITFINI_ARRAY = 1
const X_HAVE_LONG_DOUBLE = 1
const X_ICONV_ENABLED = 1
const X_LDBL_EQ_DBL = 1
const X_MB_LEN_MAX = 1
const X_NANO_MALLOC = 1
const X_REENT_CHECK_VERIFY = 1
const X_RETARGETABLE_LOCKING = 1
const X_UNBUF_STREAM_OPT = 1
const X_WANT_IO_C99_FORMATS = 1
const X_WANT_IO_LONG_LONG = 1
const X_WANT_IO_POS_ARGS = 1
const X_WANT_REENT_BACKWARD_BINARY_COMPAT = 1
const X_WANT_REENT_SMALL = 1
const X_WANT_USE_GDTOA = 1
const X__BUFSIZ__ = 128
const X__RAND_MAX = 0x7fffffff
const X_NULL = 0
const CONFIG_SOC_BROWNOUT_RESET_SUPPORTED = "Not determined"
const CONFIG_SOC_TWAI_BRP_DIV_SUPPORTED = "Not determined"
const CONFIG_SOC_DPORT_WORKAROUND = "Not determined"
const CONFIG_SOC_CAPS_ECO_VER_MAX = 301
const CONFIG_SOC_ADC_SUPPORTED = 1
const CONFIG_SOC_DAC_SUPPORTED = 1
const CONFIG_SOC_UART_SUPPORTED = 1
const CONFIG_SOC_MCPWM_SUPPORTED = 1
const CONFIG_SOC_GPTIMER_SUPPORTED = 1
const CONFIG_SOC_SDMMC_HOST_SUPPORTED = 1
const CONFIG_SOC_BT_SUPPORTED = 1
const CONFIG_SOC_PCNT_SUPPORTED = 1
const CONFIG_SOC_PHY_SUPPORTED = 1
const CONFIG_SOC_WIFI_SUPPORTED = 1
const CONFIG_SOC_SDIO_SLAVE_SUPPORTED = 1
const CONFIG_SOC_TWAI_SUPPORTED = 1
const CONFIG_SOC_EFUSE_SUPPORTED = 1
const CONFIG_SOC_EMAC_SUPPORTED = 1
const CONFIG_SOC_ULP_SUPPORTED = 1
const CONFIG_SOC_CCOMP_TIMER_SUPPORTED = 1
const CONFIG_SOC_RTC_FAST_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_MEM_SUPPORTED = 1
const CONFIG_SOC_I2S_SUPPORTED = 1
const CONFIG_SOC_RMT_SUPPORTED = 1
const CONFIG_SOC_SDM_SUPPORTED = 1
const CONFIG_SOC_GPSPI_SUPPORTED = 1
const CONFIG_SOC_LEDC_SUPPORTED = 1
const CONFIG_SOC_I2C_SUPPORTED = 1
const CONFIG_SOC_SUPPORT_COEXISTENCE = 1
const CONFIG_SOC_AES_SUPPORTED = 1
const CONFIG_SOC_MPI_SUPPORTED = 1
const CONFIG_SOC_SHA_SUPPORTED = 1
const CONFIG_SOC_FLASH_ENC_SUPPORTED = 1
const CONFIG_SOC_SECURE_BOOT_SUPPORTED = 1
const CONFIG_SOC_TOUCH_SENSOR_SUPPORTED = 1
const CONFIG_SOC_BOD_SUPPORTED = 1
const CONFIG_SOC_ULP_FSM_SUPPORTED = 1
const CONFIG_SOC_CLK_TREE_SUPPORTED = 1
const CONFIG_SOC_MPU_SUPPORTED = 1
const CONFIG_SOC_WDT_SUPPORTED = 1
const CONFIG_SOC_SPI_FLASH_SUPPORTED = 1
const CONFIG_SOC_RNG_SUPPORTED = 1
const CONFIG_SOC_LIGHT_SLEEP_SUPPORTED = 1
const CONFIG_SOC_DEEP_SLEEP_SUPPORTED = 1
const CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const CONFIG_SOC_PM_SUPPORTED = 1
const CONFIG_SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL = 5
const CONFIG_SOC_XTAL_SUPPORT_26M = 1
const CONFIG_SOC_XTAL_SUPPORT_40M = 1
const CONFIG_SOC_XTAL_SUPPORT_AUTO_DETECT = 1
const CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_DMA_SUPPORTED = 1
const CONFIG_SOC_ADC_PERIPH_NUM = 2
const CONFIG_SOC_ADC_MAX_CHANNEL_NUM = 10
const CONFIG_SOC_ADC_ATTEN_NUM = 4
const CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM = 2
const CONFIG_SOC_ADC_PATT_LEN_MAX = 16
const CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH = 9
const CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_RESULT_BYTES = 2
const CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV = 4
const CONFIG_SOC_ADC_DIGI_MONITOR_NUM = 0
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 2
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW = 20
const CONFIG_SOC_ADC_RTC_MIN_BITWIDTH = 9
const CONFIG_SOC_ADC_RTC_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_SHARED_POWER = 1
const CONFIG_SOC_SHARED_IDCACHE_SUPPORTED = 1
const CONFIG_SOC_IDCACHE_PER_CORE = 1
const CONFIG_SOC_CPU_CORES_NUM = 2
const CONFIG_SOC_CPU_INTR_NUM = 32
const CONFIG_SOC_CPU_HAS_FPU = 1
const CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES = 1
const CONFIG_SOC_CPU_BREAKPOINTS_NUM = 2
const CONFIG_SOC_CPU_WATCHPOINTS_NUM = 2
const CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 64
const CONFIG_SOC_DAC_CHAN_NUM = 2
const CONFIG_SOC_DAC_RESOLUTION = 8
const CONFIG_SOC_DAC_DMA_16BIT_ALIGN = 1
const CONFIG_SOC_GPIO_PORT = 1
const CONFIG_SOC_GPIO_PIN_COUNT = 40
const CONFIG_SOC_GPIO_VALID_GPIO_MASK = 0xFFFFFFFFFF
const CONFIG_SOC_GPIO_IN_RANGE_MAX = 39
const CONFIG_SOC_GPIO_OUT_RANGE_MAX = 33
const CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK = 0xEF0FEA
const CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX = 1
const CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM = 3
const CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP = 1
const CONFIG_SOC_I2C_NUM = 2
const CONFIG_SOC_HP_I2C_NUM = 2
const CONFIG_SOC_I2C_FIFO_LEN = 32
const CONFIG_SOC_I2C_CMD_REG_NUM = 16
const CONFIG_SOC_I2C_SUPPORT_SLAVE = 1
const CONFIG_SOC_I2C_SUPPORT_APB = 1
const CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR = 1
const CONFIG_SOC_I2C_STOP_INDEPENDENT = 1
const CONFIG_SOC_I2S_NUM = 2
const CONFIG_SOC_I2S_HW_VERSION_1 = 1
const CONFIG_SOC_I2S_SUPPORTS_APLL = 1
const CONFIG_SOC_I2S_SUPPORTS_PLL_F160M = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_TX = 1
const CONFIG_SOC_I2S_PDM_MAX_TX_LINES = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_RX = 1
const CONFIG_SOC_I2S_PDM_MAX_RX_LINES = 1
const CONFIG_SOC_I2S_SUPPORTS_ADC_DAC = 1
const CONFIG_SOC_I2S_SUPPORTS_ADC = 1
const CONFIG_SOC_I2S_SUPPORTS_DAC = 1
const CONFIG_SOC_I2S_SUPPORTS_LCD_CAMERA = 1
const CONFIG_SOC_I2S_MAX_DATA_WIDTH = 24
const CONFIG_SOC_I2S_TRANS_SIZE_ALIGN_WORD = 1
const CONFIG_SOC_I2S_LCD_I80_VARIANT = 1
const CONFIG_SOC_LCD_I80_SUPPORTED = 1
const CONFIG_SOC_LCD_I80_BUSES = 2
const CONFIG_SOC_LCD_I80_BUS_WIDTH = 24
const CONFIG_SOC_LEDC_HAS_TIMER_SPECIFIC_MUX = 1
const CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK = 1
const CONFIG_SOC_LEDC_SUPPORT_REF_TICK = 1
const CONFIG_SOC_LEDC_SUPPORT_HS_MODE = 1
const CONFIG_SOC_LEDC_TIMER_NUM = 4
const CONFIG_SOC_LEDC_CHANNEL_NUM = 8
const CONFIG_SOC_LEDC_TIMER_BIT_WIDTH = 20
const CONFIG_SOC_MCPWM_GROUPS = 2
const CONFIG_SOC_MCPWM_TIMERS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP = 1
const CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER = 3
const CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP = 3
const CONFIG_SOC_MMU_PERIPH_NUM = 2
const CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 3
const CONFIG_SOC_MPU_MIN_REGION_SIZE = 0x20000000
const CONFIG_SOC_MPU_REGIONS_MAX_NUM = 8
const CONFIG_SOC_PCNT_GROUPS = 1
const CONFIG_SOC_PCNT_UNITS_PER_GROUP = 8
const CONFIG_SOC_PCNT_CHANNELS_PER_UNIT = 2
const CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT = 2
const CONFIG_SOC_RMT_GROUPS = 1
const CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP = 8
const CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP = 8
const CONFIG_SOC_RMT_CHANNELS_PER_GROUP = 8
const CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL = 64
const CONFIG_SOC_RMT_SUPPORT_REF_TICK = 1
const CONFIG_SOC_RMT_SUPPORT_APB = 1
const CONFIG_SOC_RMT_CHANNEL_CLK_INDEPENDENT = 1
const CONFIG_SOC_RTCIO_PIN_COUNT = 18
const CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED = 1
const CONFIG_SOC_RTCIO_HOLD_SUPPORTED = 1
const CONFIG_SOC_RTCIO_WAKE_SUPPORTED = 1
const CONFIG_SOC_SDM_GROUPS = 1
const CONFIG_SOC_SDM_CHANNELS_PER_GROUP = 8
const CONFIG_SOC_SDM_CLK_SUPPORT_APB = 1
const CONFIG_SOC_SPI_HD_BOTH_INOUT_SUPPORTED = 1
const CONFIG_SOC_SPI_AS_CS_SUPPORTED = 1
const CONFIG_SOC_SPI_PERIPH_NUM = 3
const CONFIG_SOC_SPI_DMA_CHAN_NUM = 2
const CONFIG_SOC_SPI_MAX_CS_NUM = 3
const CONFIG_SOC_SPI_SUPPORT_CLK_APB = 1
const CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const CONFIG_SOC_SPI_MAX_PRE_DIVIDER = 8192
const CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const CONFIG_SOC_TIMER_GROUPS = 2
const CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP = 2
const CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH = 64
const CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS = 4
const CONFIG_SOC_TIMER_GROUP_SUPPORT_APB = 1
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI = 16
const CONFIG_SOC_TOUCH_SENSOR_VERSION = 1
const CONFIG_SOC_TOUCH_SENSOR_NUM = 10
const CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM = 1
const CONFIG_SOC_TWAI_CONTROLLER_NUM = 1
const CONFIG_SOC_TWAI_BRP_MIN = 2
const CONFIG_SOC_TWAI_CLK_SUPPORT_APB = 1
const CONFIG_SOC_TWAI_SUPPORT_MULTI_ADDRESS_LAYOUT = 1
const CONFIG_SOC_UART_NUM = 3
const CONFIG_SOC_UART_HP_NUM = 3
const CONFIG_SOC_UART_SUPPORT_APB_CLK = 1
const CONFIG_SOC_UART_SUPPORT_REF_TICK = 1
const CONFIG_SOC_UART_FIFO_LEN = 128
const CONFIG_SOC_UART_BITRATE_MAX = 5000000
const CONFIG_SOC_SPIRAM_SUPPORTED = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE = 1
const CONFIG_SOC_SHA_SUPPORT_PARALLEL_ENG = 1
const CONFIG_SOC_SHA_ENDIANNESS_BE = 1
const CONFIG_SOC_SHA_SUPPORT_SHA1 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA256 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA384 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA512 = 1
const CONFIG_SOC_MPI_MEM_BLOCKS_NUM = 4
const CONFIG_SOC_MPI_OPERATIONS_NUM = 1
const CONFIG_SOC_RSA_MAX_BIT_LEN = 4096
const CONFIG_SOC_AES_SUPPORT_AES_128 = 1
const CONFIG_SOC_AES_SUPPORT_AES_192 = 1
const CONFIG_SOC_AES_SUPPORT_AES_256 = 1
const CONFIG_SOC_SECURE_BOOT_V1 = 1
const CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 1
const CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX = 32
const CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE = 21
const CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD = 1
const CONFIG_SOC_PM_SUPPORT_RTC_FAST_MEM_PD = 1
const CONFIG_SOC_PM_SUPPORT_RTC_SLOW_MEM_PD = 1
const CONFIG_SOC_PM_SUPPORT_RC_FAST_PD = 1
const CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD = 1
const CONFIG_SOC_PM_SUPPORT_MODEM_PD = 1
const CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED = 1
const CONFIG_SOC_PM_MODEM_PD_BY_SW = 1
const CONFIG_SOC_CLK_APLL_SUPPORTED = 1
const CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 = 1
const CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION = 1
const CONFIG_SOC_CLK_XTAL32K_SUPPORTED = 1
const CONFIG_SOC_SDMMC_USE_IOMUX = 1
const CONFIG_SOC_SDMMC_NUM_SLOTS = 2
const CONFIG_SOC_WIFI_WAPI_SUPPORT = 1
const CONFIG_SOC_WIFI_CSI_SUPPORT = 1
const CONFIG_SOC_WIFI_MESH_SUPPORT = 1
const CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW = 1
const CONFIG_SOC_WIFI_NAN_SUPPORT = 1
const CONFIG_SOC_BLE_SUPPORTED = 1
const CONFIG_SOC_BLE_MESH_SUPPORTED = 1
const CONFIG_SOC_BT_CLASSIC_SUPPORTED = 1
const CONFIG_SOC_BLUFI_SUPPORTED = 1
const CONFIG_SOC_BT_H2C_ENC_KEY_CTRL_ENH_VSC_SUPPORTED = 1
const CONFIG_SOC_ULP_HAS_ADC = 1
const CONFIG_SOC_PHY_COMBO_MODULE = 1
const CONFIG_SOC_EMAC_RMII_CLK_OUT_INTERNAL_LOOPBACK = 1
const CONFIG_IDF_CMAKE = 1
const CONFIG_IDF_TOOLCHAIN = "gcc"
const CONFIG_IDF_TOOLCHAIN_GCC = 1
const CONFIG_IDF_TARGET_ARCH_XTENSA = 1
const CONFIG_IDF_TARGET_ARCH = "xtensa"
const CONFIG_IDF_TARGET = "esp32"
const CONFIG_IDF_INIT_VERSION = "5.4.2"
const CONFIG_IDF_TARGET_ESP32 = 1
const CONFIG_IDF_FIRMWARE_CHIP_ID = 0x0000
const CONFIG_APP_BUILD_TYPE_APP_2NDBOOT = 1
const CONFIG_APP_BUILD_GENERATE_BINARIES = 1
const CONFIG_APP_BUILD_BOOTLOADER = 1
const CONFIG_APP_BUILD_USE_FLASH_SECTIONS = 1
const CONFIG_BOOTLOADER_COMPILE_TIME_DATE = 1
const CONFIG_BOOTLOADER_PROJECT_VER = 1
const CONFIG_BOOTLOADER_OFFSET_IN_FLASH = 0x1000
const CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE = 1
const CONFIG_BOOTLOADER_LOG_LEVEL_INFO = 1
const CONFIG_BOOTLOADER_LOG_LEVEL = 3
const CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS = 1
const CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT = 1
const CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V = 1
const CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_TIME_MS = 9000
const CONFIG_BOOTLOADER_RESERVE_RTC_SIZE = 0x0
const CONFIG_SECURE_BOOT_V1_SUPPORTED = 1
const CONFIG_APP_COMPILE_TIME_DATE = 1
const CONFIG_APP_RETRIEVE_LEN_ELF_SHA = 9
const CONFIG_ESP_ROM_HAS_CRC_LE = 1
const CONFIG_ESP_ROM_HAS_CRC_BE = 1
const CONFIG_ESP_ROM_HAS_MZ_CRC32 = 1
const CONFIG_ESP_ROM_HAS_JPEG_DECODE = 1
const CONFIG_ESP_ROM_HAS_UART_BUF_SWITCH = 1
const CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND = 1
const CONFIG_ESP_ROM_HAS_NEWLIB = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME = 1
const CONFIG_ESP_ROM_HAS_SW_FLOAT = 1
const CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB = 1
const CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC = 1
const CONFIG_ESPTOOLPY_FLASHMODE_DIO = 1
const CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR = 1
const CONFIG_ESPTOOLPY_FLASHMODE = "dio"
const CONFIG_ESPTOOLPY_FLASHFREQ_40M = 1
const CONFIG_ESPTOOLPY_FLASHFREQ = "40m"
const CONFIG_ESPTOOLPY_FLASHSIZE_2MB = 1
const CONFIG_ESPTOOLPY_FLASHSIZE = "2MB"
const CONFIG_ESPTOOLPY_BEFORE_RESET = 1
const CONFIG_ESPTOOLPY_BEFORE = "default_reset"
const CONFIG_ESPTOOLPY_AFTER_RESET = 1
const CONFIG_ESPTOOLPY_AFTER = "hard_reset"
const CONFIG_ESPTOOLPY_MONITOR_BAUD = 115200
const CONFIG_PARTITION_TABLE_SINGLE_APP = 1
const CONFIG_PARTITION_TABLE_CUSTOM_FILENAME = "partitions.csv"
const CONFIG_PARTITION_TABLE_FILENAME = "partitions_singleapp.csv"
const CONFIG_PARTITION_TABLE_OFFSET = 0x8000
const CONFIG_PARTITION_TABLE_MD5 = 1
const CONFIG_COMPILER_OPTIMIZATION_DEBUG = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE = 1
const CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE = 1
const CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL = 2
const CONFIG_COMPILER_HIDE_PATHS_MACROS = 1
const CONFIG_COMPILER_STACK_CHECK_MODE_NONE = 1
const CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS = 1
const CONFIG_COMPILER_RT_LIB_GCCLIB = 1
const CONFIG_COMPILER_RT_LIB_NAME = "gcc"
const CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING = 1
const CONFIG_APPTRACE_DEST_NONE = 1
const CONFIG_APPTRACE_DEST_UART_NONE = 1
const CONFIG_APPTRACE_UART_TASK_PRIO = 1
const CONFIG_APPTRACE_LOCK_ENABLE = 1
const CONFIG_TWAI_ERRATA_FIX_BUS_OFF_REC = 1
const CONFIG_TWAI_ERRATA_FIX_TX_INTR_LOST = 1
const CONFIG_TWAI_ERRATA_FIX_RX_FRAME_INVALID = 1
const CONFIG_TWAI_ERRATA_FIX_RX_FIFO_CORRUPT = 1
const CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM = 1
const CONFIG_ADC_DISABLE_DAC = 1
const CONFIG_ADC_CAL_EFUSE_TP_ENABLE = 1
const CONFIG_ADC_CAL_EFUSE_VREF_ENABLE = 1
const CONFIG_ADC_CAL_LUT_ENABLE = 1
const CONFIG_EFUSE_CODE_SCHEME_COMPAT_3_4 = 1
const CONFIG_EFUSE_MAX_BLK_LEN = 192
const CONFIG_ESP_TLS_USING_MBEDTLS = 1
const CONFIG_ADC_CALI_EFUSE_TP_ENABLE = 1
const CONFIG_ADC_CALI_EFUSE_VREF_ENABLE = 1
const CONFIG_ADC_CALI_LUT_ENABLE = 1
const CONFIG_ADC_DISABLE_DAC_OUTPUT = 1
const CONFIG_ESP_COEX_ENABLED = 1
const CONFIG_ESP_ERR_TO_NAME_LOOKUP = 1
const CONFIG_DAC_DMA_AUTO_16BIT_ALIGN = 1
const CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GPTIMER_OBJ_CACHE_SAFE = 1
const CONFIG_SPI_MASTER_ISR_IN_IRAM = 1
const CONFIG_SPI_SLAVE_ISR_IN_IRAM = 1
const CONFIG_ETH_ENABLED = 1
const CONFIG_ETH_USE_ESP32_EMAC = 1
const CONFIG_ETH_PHY_INTERFACE_RMII = 1
const CONFIG_ETH_RMII_CLK_INPUT = 1
const CONFIG_ETH_RMII_CLK_IN_GPIO = 0
const CONFIG_ETH_DMA_BUFFER_SIZE = 512
const CONFIG_ETH_DMA_RX_BUFFER_NUM = 10
const CONFIG_ETH_DMA_TX_BUFFER_NUM = 10
const CONFIG_ETH_USE_SPI_ETHERNET = 1
const CONFIG_ESP_EVENT_POST_FROM_ISR = 1
const CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR = 1
const CONFIG_ESP_GDBSTUB_ENABLED = 1
const CONFIG_ESP_GDBSTUB_SUPPORT_TASKS = 1
const CONFIG_ESP_GDBSTUB_MAX_TASKS = 32
const CONFIG_ESPHID_TASK_SIZE_BT = 2048
const CONFIG_ESPHID_TASK_SIZE_BLE = 4096
const CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS = 1
const CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT = 2000
const CONFIG_HTTPD_MAX_REQ_HDR_LEN = 512
const CONFIG_HTTPD_MAX_URI_LEN = 512
const CONFIG_HTTPD_ERR_RESP_NO_DELAY = 1
const CONFIG_HTTPD_PURGE_BUF_LEN = 32
const CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP32_REV_MIN_0 = 1
const CONFIG_ESP32_REV_MIN = 0
const CONFIG_ESP32_REV_MIN_FULL = 0
const CONFIG_ESP_REV_MIN_FULL = 0
const CONFIG_ESP32_REV_MAX_FULL = 399
const CONFIG_ESP_REV_MAX_FULL = 399
const CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL = 0
const CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL = 99
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_BT = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP32_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP32_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND = 1
const CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND = 1
const CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY = 2000
const CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS = 1
const CONFIG_RTC_CLK_SRC_INT_RC = 1
const CONFIG_RTC_CLK_CAL_CYCLES = 1024
const CONFIG_XTAL_FREQ_40 = 1
const CONFIG_XTAL_FREQ = 40
const CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM = 1
const CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL = 120
const CONFIG_ESP_NETIF_TCPIP_LWIP = 1
const CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API = 1
const CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC = 1
const CONFIG_ESP_PHY_ENABLED = 1
const CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE = 1
const CONFIG_ESP_PHY_MAX_WIFI_TX_POWER = 20
const CONFIG_ESP_PHY_MAX_TX_POWER = 20
const CONFIG_ESP_PHY_RF_CAL_PARTIAL = 1
const CONFIG_ESP_PHY_CALIBRATION_MODE = 0
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ = 160
const CONFIG_ESP32_TRACEMEM_RESERVE_DRAM = 0x0
const CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT = 1
const CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS = 0
const CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE = 32
const CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE = 2304
const CONFIG_ESP_MAIN_TASK_STACK_SIZE = 3584
const CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_MAIN_TASK_AFFINITY = 0x0
const CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE = 2048
const CONFIG_ESP_CONSOLE_UART_DEFAULT = 1
const CONFIG_ESP_CONSOLE_UART = 1
const CONFIG_ESP_CONSOLE_UART_NUM = 0
const CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM = 0
const CONFIG_ESP_CONSOLE_UART_BAUDRATE = 115200
const CONFIG_ESP_INT_WDT = 1
const CONFIG_ESP_INT_WDT_TIMEOUT_MS = 300
const CONFIG_ESP_INT_WDT_CHECK_CPU1 = 1
const CONFIG_ESP_TASK_WDT_EN = 1
const CONFIG_ESP_TASK_WDT_INIT = 1
const CONFIG_ESP_TASK_WDT_TIMEOUT_S = 5
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 = 1
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 = 1
const CONFIG_ESP_DEBUG_OCDAWARE = 1
const CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 = 1
const CONFIG_ESP_BROWNOUT_DET = 1
const CONFIG_ESP_BROWNOUT_DET_LVL_SEL_0 = 1
const CONFIG_ESP_BROWNOUT_DET_LVL = 0
const CONFIG_ESP_SYSTEM_BROWNOUT_INTR = 1
const CONFIG_ESP_IPC_TASK_STACK_SIZE = 1024
const CONFIG_ESP_IPC_USES_CALLERS_PRIORITY = 1
const CONFIG_ESP_IPC_ISR_ENABLE = 1
const CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER = 1
const CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER = 1
const CONFIG_ESP_TIMER_TASK_STACK_SIZE = 3584
const CONFIG_ESP_TIMER_INTERRUPT_LEVEL = 1
const CONFIG_ESP_TIMER_TASK_AFFINITY = 0x0
const CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_IMPL_TG0_LAC = 1
const CONFIG_ESP_WIFI_ENABLED = 1
const CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM = 10
const CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER = 1
const CONFIG_ESP_WIFI_TX_BUFFER_TYPE = 1
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER = 1
const CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF = 0
const CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF = 5
const CONFIG_ESP_WIFI_AMPDU_TX_ENABLED = 1
const CONFIG_ESP_WIFI_TX_BA_WIN = 6
const CONFIG_ESP_WIFI_AMPDU_RX_ENABLED = 1
const CONFIG_ESP_WIFI_RX_BA_WIN = 6
const CONFIG_ESP_WIFI_NVS_ENABLED = 1
const CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 = 1
const CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN = 752
const CONFIG_ESP_WIFI_MGMT_SBUF_NUM = 32
const CONFIG_ESP_WIFI_IRAM_OPT = 1
const CONFIG_ESP_WIFI_RX_IRAM_OPT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_SAE = 1
const CONFIG_ESP_WIFI_ENABLE_SAE_PK = 1
const CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA = 1
const CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME = 50
const CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME = 10
const CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME = 15
const CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE = 1
const CONFIG_ESP_WIFI_GMAC_SUPPORT = 1
const CONFIG_ESP_WIFI_SOFTAP_SUPPORT = 1
const CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM = 7
const CONFIG_ESP_WIFI_MBEDTLS_CRYPTO = 1
const CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT = 1
const CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT = 1
const CONFIG_ESP_COREDUMP_ENABLE_TO_NONE = 1
const CONFIG_FATFS_VOLUME_COUNT = 2
const CONFIG_FATFS_LFN_NONE = 1
const CONFIG_FATFS_SECTOR_4096 = 1
const CONFIG_FATFS_CODEPAGE_437 = 1
const CONFIG_FATFS_CODEPAGE = 437
const CONFIG_FATFS_FS_LOCK = 0
const CONFIG_FATFS_TIMEOUT_MS = 10000
const CONFIG_FATFS_PER_FILE_CACHE = 1
const CONFIG_FATFS_USE_STRFUNC_NONE = 1
const CONFIG_FATFS_VFS_FSTAT_BLKSIZE = 0
const CONFIG_FATFS_LINK_LOCK = 1
const CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT = 0
const CONFIG_FATFS_DONT_TRUST_LAST_ALLOC = 0
const CONFIG_FREERTOS_HZ = 100
const CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY = 1
const CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS = 1
const CONFIG_FREERTOS_IDLE_TASK_STACKSIZE = 1536
const CONFIG_FREERTOS_MAX_TASK_NAME_LEN = 16
const CONFIG_FREERTOS_USE_TIMERS = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME = "Tmr Svc"
const CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_TIMER_TASK_PRIORITY = 1
const CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH = 2048
const CONFIG_FREERTOS_TIMER_QUEUE_LENGTH = 10
const CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE = 0
const CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES = 1
const CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER = 1
const CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS = 1
const CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER = 1
const CONFIG_FREERTOS_ISR_STACKSIZE = 1536
const CONFIG_FREERTOS_INTERRUPT_BACKTRACE = 1
const CONFIG_FREERTOS_TICK_SUPPORT_CORETIMER = 1
const CONFIG_FREERTOS_CORETIMER_0 = 1
const CONFIG_FREERTOS_SYSTICK_USES_CCOUNT = 1
const CONFIG_FREERTOS_PORT = 1
const CONFIG_FREERTOS_NO_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION = 1
const CONFIG_FREERTOS_DEBUG_OCDAWARE = 1
const CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT = 1
const CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH = 1
const CONFIG_FREERTOS_NUMBER_OF_CORES = 2
const CONFIG_HAL_ASSERTION_EQUALS_SYSTEM = 1
const CONFIG_HAL_DEFAULT_ASSERTION_LEVEL = 2
const CONFIG_HAL_SPI_MASTER_FUNC_IN_IRAM = 1
const CONFIG_HAL_SPI_SLAVE_FUNC_IN_IRAM = 1
const CONFIG_HEAP_POISONING_DISABLED = 1
const CONFIG_HEAP_TRACING_OFF = 1
const CONFIG_LOG_DEFAULT_LEVEL_INFO = 1
const CONFIG_LOG_DEFAULT_LEVEL = 3
const CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT = 1
const CONFIG_LOG_MAXIMUM_LEVEL = 3
const CONFIG_LOG_DYNAMIC_LEVEL_CONTROL = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST = 1
const CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE = 31
const CONFIG_LOG_TIMESTAMP_SOURCE_RTOS = 1
const CONFIG_LWIP_ENABLE = 1
const CONFIG_LWIP_LOCAL_HOSTNAME = "espressif"
const CONFIG_LWIP_TCPIP_TASK_PRIO = 18
const CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES = 1
const CONFIG_LWIP_TIMERS_ONDEMAND = 1
const CONFIG_LWIP_ND6 = 1
const CONFIG_LWIP_MAX_SOCKETS = 10
const CONFIG_LWIP_SO_REUSE = 1
const CONFIG_LWIP_SO_REUSE_RXTOALL = 1
const CONFIG_LWIP_IP_DEFAULT_TTL = 64
const CONFIG_LWIP_IP4_FRAG = 1
const CONFIG_LWIP_IP6_FRAG = 1
const CONFIG_LWIP_IP_REASS_MAX_PBUFS = 10
const CONFIG_LWIP_ESP_GRATUITOUS_ARP = 1
const CONFIG_LWIP_GARP_TMR_INTERVAL = 60
const CONFIG_LWIP_ESP_MLDV6_REPORT = 1
const CONFIG_LWIP_MLDV6_TMR_INTERVAL = 40
const CONFIG_LWIP_TCPIP_RECVMBOX_SIZE = 32
const CONFIG_LWIP_DHCP_DOES_ARP_CHECK = 1
const CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID = 1
const CONFIG_LWIP_DHCP_OPTIONS_LEN = 68
const CONFIG_LWIP_NUM_NETIF_CLIENT_DATA = 0
const CONFIG_LWIP_DHCP_COARSE_TIMER_SECS = 1
const CONFIG_LWIP_DHCPS = 1
const CONFIG_LWIP_DHCPS_LEASE_UNIT = 60
const CONFIG_LWIP_DHCPS_MAX_STATION_NUM = 8
const CONFIG_LWIP_DHCPS_STATIC_ENTRIES = 1
const CONFIG_LWIP_DHCPS_ADD_DNS = 1
const CONFIG_LWIP_IPV4 = 1
const CONFIG_LWIP_IPV6 = 1
const CONFIG_LWIP_IPV6_NUM_ADDRESSES = 3
const CONFIG_LWIP_NETIF_LOOPBACK = 1
const CONFIG_LWIP_LOOPBACK_MAX_PBUFS = 8
const CONFIG_LWIP_MAX_ACTIVE_TCP = 16
const CONFIG_LWIP_MAX_LISTENING_TCP = 16
const CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION = 1
const CONFIG_LWIP_TCP_MAXRTX = 12
const CONFIG_LWIP_TCP_SYNMAXRTX = 12
const CONFIG_LWIP_TCP_MSS = 1440
const CONFIG_LWIP_TCP_TMR_INTERVAL = 250
const CONFIG_LWIP_TCP_MSL = 60000
const CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT = 20000
const CONFIG_LWIP_TCP_SND_BUF_DEFAULT = 5760
const CONFIG_LWIP_TCP_WND_DEFAULT = 5760
const CONFIG_LWIP_TCP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE = 6
const CONFIG_LWIP_TCP_QUEUE_OOSEQ = 1
const CONFIG_LWIP_TCP_OOSEQ_TIMEOUT = 6
const CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS = 4
const CONFIG_LWIP_TCP_OVERSIZE_MSS = 1
const CONFIG_LWIP_TCP_RTO_TIME = 1500
const CONFIG_LWIP_MAX_UDP_PCBS = 16
const CONFIG_LWIP_UDP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_CHECKSUM_CHECK_ICMP = 1
const CONFIG_LWIP_TCPIP_TASK_STACK_SIZE = 3072
const CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY = 1
const CONFIG_LWIP_TCPIP_TASK_AFFINITY = 0x7FFFFFFF
const CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE = 3
const CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS = 5
const CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES = 5
const CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS = 3
const CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS = 10
const CONFIG_LWIP_ICMP = 1
const CONFIG_LWIP_MAX_RAW_PCBS = 16
const CONFIG_LWIP_SNTP_MAX_SERVERS = 1
const CONFIG_LWIP_SNTP_UPDATE_DELAY = 3600000
const CONFIG_LWIP_SNTP_STARTUP_DELAY = 1
const CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY = 5000
const CONFIG_LWIP_DNS_MAX_HOST_IP = 1
const CONFIG_LWIP_DNS_MAX_SERVERS = 3
const CONFIG_LWIP_BRIDGEIF_MAX_PORTS = 7
const CONFIG_LWIP_ESP_LWIP_ASSERT = 1
const CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT = 1
const CONFIG_LWIP_HOOK_IP6_ROUTE_NONE = 1
const CONFIG_LWIP_HOOK_ND6_GET_GW_NONE = 1
const CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE = 1
const CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT = 1
const CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC = 1
const CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN = 1
const CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN = 16384
const CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN = 4096
const CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE = 1
const CONFIG_MBEDTLS_PKCS7_C = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS = 200
const CONFIG_MBEDTLS_CMAC_C = 1
const CONFIG_MBEDTLS_HARDWARE_AES = 1
const CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER = 1
const CONFIG_MBEDTLS_HARDWARE_MPI = 1
const CONFIG_MBEDTLS_HARDWARE_SHA = 1
const CONFIG_MBEDTLS_ROM_MD5 = 1
const CONFIG_MBEDTLS_HAVE_TIME = 1
const CONFIG_MBEDTLS_ECDSA_DETERMINISTIC = 1
const CONFIG_MBEDTLS_SHA1_C = 1
const CONFIG_MBEDTLS_SHA512_C = 1
const CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT = 1
const CONFIG_MBEDTLS_TLS_SERVER = 1
const CONFIG_MBEDTLS_TLS_CLIENT = 1
const CONFIG_MBEDTLS_TLS_ENABLED = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA = 1
const CONFIG_MBEDTLS_SSL_RENEGOTIATION = 1
const CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 = 1
const CONFIG_MBEDTLS_SSL_ALPN = 1
const CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_AES_C = 1
const CONFIG_MBEDTLS_CCM_C = 1
const CONFIG_MBEDTLS_GCM_C = 1
const CONFIG_MBEDTLS_PEM_PARSE_C = 1
const CONFIG_MBEDTLS_PEM_WRITE_C = 1
const CONFIG_MBEDTLS_X509_CRL_PARSE_C = 1
const CONFIG_MBEDTLS_X509_CSR_PARSE_C = 1
const CONFIG_MBEDTLS_ECP_C = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED = 1
const CONFIG_MBEDTLS_ECDH_C = 1
const CONFIG_MBEDTLS_ECDSA_C = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED = 1
const CONFIG_MBEDTLS_ECP_NIST_OPTIM = 1
const CONFIG_MBEDTLS_ERROR_STRINGS = 1
const CONFIG_MBEDTLS_FS_IO = 1
const CONFIG_MQTT_PROTOCOL_311 = 1
const CONFIG_MQTT_TRANSPORT_SSL = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE = 1
const CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF = 1
const CONFIG_NEWLIB_STDIN_LINE_ENDING_CR = 1
const CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION = 1
const CONFIG_PTHREAD_TASK_PRIO_DEFAULT = 5
const CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT = 3072
const CONFIG_PTHREAD_STACK_MIN = 768
const CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY = 1
const CONFIG_PTHREAD_TASK_NAME_DEFAULT = "pthread"
const CONFIG_MMU_PAGE_SIZE_64KB = 1
const CONFIG_MMU_PAGE_MODE = "64KB"
const CONFIG_MMU_PAGE_SIZE = 0x10000
const CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC = 1
const CONFIG_SPI_FLASH_BROWNOUT_RESET = 1
const CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US = 50
const CONFIG_SPI_FLASH_ROM_DRIVER_PATCH = 1
const CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS = 1
const CONFIG_SPI_FLASH_YIELD_DURING_ERASE = 1
const CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS = 20
const CONFIG_SPI_FLASH_ERASE_YIELD_TICKS = 1
const CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE = 8192
const CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_GD_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORTED = 1
const CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_GD_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP = 1
const CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE = 1
const CONFIG_SPIFFS_MAX_PARTITIONS = 3
const CONFIG_SPIFFS_CACHE = 1
const CONFIG_SPIFFS_CACHE_WR = 1
const CONFIG_SPIFFS_PAGE_CHECK = 1
const CONFIG_SPIFFS_GC_MAX_RUNS = 10
const CONFIG_SPIFFS_PAGE_SIZE = 256
const CONFIG_SPIFFS_OBJ_NAME_LEN = 32
const CONFIG_SPIFFS_USE_MAGIC = 1
const CONFIG_SPIFFS_USE_MAGIC_LENGTH = 1
const CONFIG_SPIFFS_META_LENGTH = 4
const CONFIG_SPIFFS_USE_MTIME = 1
const CONFIG_WS_TRANSPORT = 1
const CONFIG_WS_BUFFER_SIZE = 1024
const CONFIG_UNITY_ENABLE_FLOAT = 1
const CONFIG_UNITY_ENABLE_DOUBLE = 1
const CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER = 1
const CONFIG_VFS_SUPPORT_IO = 1
const CONFIG_VFS_SUPPORT_DIR = 1
const CONFIG_VFS_SUPPORT_SELECT = 1
const CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT = 1
const CONFIG_VFS_SUPPORT_TERMIOS = 1
const CONFIG_VFS_MAX_COUNT = 8
const CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS = 1
const CONFIG_VFS_INITIALIZE_DEV_NULL = 1
const CONFIG_WL_SECTOR_SIZE_4096 = 1
const CONFIG_WL_SECTOR_SIZE = 4096
const CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES = 16
const CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT = 30
const CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN = 1
const X_ATEXIT_SIZE = 32
const X_REENT_EMERGENCY_SIZE = 25
const X_REENT_ASCTIME_SIZE = 26
const X_REENT_SIGNAL_SIZE = 24
const X__GNUCLIKE_ASM = 3
const X__GNUCLIKE___TYPEOF = 1
const X__GNUCLIKE___SECTION = 1
const X__GNUCLIKE_CTOR_SECTION_HANDLING = 1
const X__GNUCLIKE_BUILTIN_CONSTANT_P = 1
const X__GNUCLIKE_BUILTIN_VARARGS = 1
const X__GNUCLIKE_BUILTIN_STDARG = 1
const X__GNUCLIKE_BUILTIN_VAALIST = 1
const X__GNUC_VA_LIST_COMPATIBILITY = 1
const X__GNUCLIKE_BUILTIN_NEXT_ARG = 1
const X__GNUCLIKE_BUILTIN_MEMCPY = 1
const X__CC_SUPPORTS_INLINE = 1
const X__CC_SUPPORTS___INLINE = 1
const X__CC_SUPPORTS___INLINE__ = 1
const X__CC_SUPPORTS___FUNC__ = 1
const X__CC_SUPPORTS_WARNING = 1
const X__CC_SUPPORTS_VARADIC_XXX = 1
const X__CC_SUPPORTS_DYNAMIC_ARRAY_INIT = 1
const EXIT_FAILURE = 1
const EXIT_SUCCESS = 0
const BIT31 = 0x80000000
const BIT30 = 0x40000000
const BIT29 = 0x20000000
const BIT28 = 0x10000000
const BIT27 = 0x08000000
const BIT26 = 0x04000000
const BIT25 = 0x02000000
const BIT24 = 0x01000000
const BIT23 = 0x00800000
const BIT22 = 0x00400000
const BIT21 = 0x00200000
const BIT20 = 0x00100000
const BIT19 = 0x00080000
const BIT18 = 0x00040000
const BIT17 = 0x00020000
const BIT16 = 0x00010000
const BIT15 = 0x00008000
const BIT14 = 0x00004000
const BIT13 = 0x00002000
const BIT12 = 0x00001000
const BIT11 = 0x00000800
const BIT10 = 0x00000400
const BIT9 = 0x00000200
const BIT8 = 0x00000100
const BIT7 = 0x00000080
const BIT6 = 0x00000040
const BIT5 = 0x00000020
const BIT4 = 0x00000010
const BIT3 = 0x00000008
const BIT2 = 0x00000004
const BIT1 = 0x00000002
const BIT0 = 0x00000001
const ARG_MAX = 65536
const CHILD_MAX = 40
const LINK_MAX = 32767
const MAX_CANON = 255
const MAX_INPUT = 255
const NAME_MAX = 255
const NGROUPS_MAX = 16
const OPEN_MAX = 64
const PATH_MAX = 1024
const PIPE_BUF = 512
const IOV_MAX = 1024
const BC_BASE_MAX = 99
const BC_DIM_MAX = 2048
const BC_SCALE_MAX = 99
const BC_STRING_MAX = 1000
const COLL_WEIGHTS_MAX = 0
const EXPR_NEST_MAX = 32
const LINE_MAX = 2048
const RE_DUP_MAX = 255
const X_LITTLE_ENDIAN = 1234
const X_BIG_ENDIAN = 4321
const X_PDP_ENDIAN = 3412
const X_QUAD_HIGHWORD = 1
const X_QUAD_LOWWORD = 0
const NBBY = 8
const SOC_CAPS_ECO_VER_MAX = 301
const SOC_ADC_SUPPORTED = 1
const SOC_DAC_SUPPORTED = 1
const SOC_UART_SUPPORTED = 1
const SOC_MCPWM_SUPPORTED = 1
const SOC_GPTIMER_SUPPORTED = 1
const SOC_SDMMC_HOST_SUPPORTED = 1
const SOC_BT_SUPPORTED = 1
const SOC_PCNT_SUPPORTED = 1
const SOC_PHY_SUPPORTED = 1
const SOC_WIFI_SUPPORTED = 1
const SOC_SDIO_SLAVE_SUPPORTED = 1
const SOC_TWAI_SUPPORTED = 1
const SOC_EFUSE_SUPPORTED = 1
const SOC_EMAC_SUPPORTED = 1
const SOC_ULP_SUPPORTED = 1
const SOC_CCOMP_TIMER_SUPPORTED = 1
const SOC_RTC_FAST_MEM_SUPPORTED = 1
const SOC_RTC_SLOW_MEM_SUPPORTED = 1
const SOC_RTC_MEM_SUPPORTED = 1
const SOC_I2S_SUPPORTED = 1
const SOC_RMT_SUPPORTED = 1
const SOC_SDM_SUPPORTED = 1
const SOC_GPSPI_SUPPORTED = 1
const SOC_LEDC_SUPPORTED = 1
const SOC_I2C_SUPPORTED = 1
const SOC_SUPPORT_COEXISTENCE = 1
const SOC_AES_SUPPORTED = 1
const SOC_MPI_SUPPORTED = 1
const SOC_SHA_SUPPORTED = 1
const SOC_FLASH_ENC_SUPPORTED = 1
const SOC_SECURE_BOOT_SUPPORTED = 1
const SOC_TOUCH_SENSOR_SUPPORTED = 1
const SOC_BOD_SUPPORTED = 1
const SOC_ULP_FSM_SUPPORTED = 1
const SOC_CLK_TREE_SUPPORTED = 1
const SOC_MPU_SUPPORTED = 1
const SOC_WDT_SUPPORTED = 1
const SOC_SPI_FLASH_SUPPORTED = 1
const SOC_RNG_SUPPORTED = 1
const SOC_LIGHT_SLEEP_SUPPORTED = 1
const SOC_DEEP_SLEEP_SUPPORTED = 1
const SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const SOC_PM_SUPPORTED = 1
const SOC_DPORT_WORKAROUND = 1
const SOC_XTAL_SUPPORT_26M = 1
const SOC_XTAL_SUPPORT_40M = 1
const SOC_XTAL_SUPPORT_AUTO_DETECT = 1
const SOC_ADC_RTC_CTRL_SUPPORTED = 1
const SOC_ADC_DIG_CTRL_SUPPORTED = 1
const SOC_ADC_DMA_SUPPORTED = 1
const SOC_ADC_SHARED_POWER = 1
const SOC_SHARED_IDCACHE_SUPPORTED = 1
const SOC_IDCACHE_PER_CORE = 1
const SOC_CPU_CORES_NUM = 2
const SOC_CPU_INTR_NUM = 32
const SOC_CPU_HAS_FPU = 1
const SOC_HP_CPU_HAS_MULTIPLE_CORES = 1
const SOC_CPU_BREAKPOINTS_NUM = 2
const SOC_CPU_WATCHPOINTS_NUM = 2
const SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 64
const SOC_DAC_CHAN_NUM = 2
const SOC_DAC_RESOLUTION = 8
const SOC_DAC_DMA_16BIT_ALIGN = 1
const SOC_GPIO_PIN_COUNT = 40
const SOC_GPIO_IN_RANGE_MAX = 39
const SOC_GPIO_OUT_RANGE_MAX = 33
const SOC_MMU_PERIPH_NUM = 2
const SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 3
const SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED = 0
const SOC_MPU_REGIONS_MAX_NUM = 8
const SOC_MPU_REGION_RO_SUPPORTED = 0
const SOC_MPU_REGION_WO_SUPPORTED = 0
const SOC_RMT_TX_CANDIDATES_PER_GROUP = 8
const SOC_RMT_RX_CANDIDATES_PER_GROUP = 8
const SOC_RMT_CHANNELS_PER_GROUP = 8
const SOC_RMT_MEM_WORDS_PER_CHANNEL = 64
const SOC_RMT_SUPPORT_REF_TICK = 1
const SOC_RMT_SUPPORT_APB = 1
const SOC_RMT_CHANNEL_CLK_INDEPENDENT = 1
const SOC_RTCIO_PIN_COUNT = 18
const SOC_RTCIO_INPUT_OUTPUT_SUPPORTED = 1
const SOC_RTCIO_HOLD_SUPPORTED = 1
const SOC_RTCIO_WAKE_SUPPORTED = 1
const SOC_SDM_CHANNELS_PER_GROUP = 8
const SOC_SDM_CLK_SUPPORT_APB = 1
const SOC_SPI_HD_BOTH_INOUT_SUPPORTED = 1
const SOC_SPI_AS_CS_SUPPORTED = 1
const SOC_SPI_PERIPH_NUM = 3
const SOC_SPI_DMA_CHAN_NUM = 2
const SOC_SPI_MAX_CS_NUM = 3
const SOC_SPI_SUPPORT_CLK_APB = 1
const SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const SOC_SPI_MAX_PRE_DIVIDER = 8192
const SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const SOC_LP_TIMER_BIT_WIDTH_LO = 32
const SOC_LP_TIMER_BIT_WIDTH_HI = 16
const SOC_TWAI_BRP_MIN = 2
const SOC_TWAI_BRP_MAX = 128
const SOC_TWAI_CLK_SUPPORT_APB = 1
const SOC_TWAI_SUPPORT_MULTI_ADDRESS_LAYOUT = 1
const SOC_SPIRAM_SUPPORTED = 1
const SOC_SECURE_BOOT_V1 = 1
const SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 1
const SOC_SDMMC_USE_IOMUX = 1
const SOC_SDMMC_NUM_SLOTS = 2
const SOC_CLK_RC_FAST_FREQ_APPROX = 8500000
const SOC_CLK_RC_SLOW_FREQ_APPROX = 150000
const SOC_CLK_XTAL32K_FREQ_APPROX = 32768
const X__SLBF = 0x0001
const X__SNBF = 0x0002
const X__SRD = 0x0004
const X__SWR = 0x0008
const X__SRW = 0x0010
const X__SEOF = 0x0020
const X__SERR = 0x0040
const X__SMBF = 0x0080
const X__SAPP = 0x0100
const X__SSTR = 0x0200
const X__SOPT = 0x0400
const X__SNPT = 0x0800
const X__SOFF = 0x1000
const X__SORD = 0x2000
const X__SL64 = 0x8000
const X__SNLK = 0x0001
const X__SWID = 0x2000
const X_IOFBF = 0
const X_IOLBF = 1
const X_IONBF = 2
const FOPEN_MAX = 20
const FILENAME_MAX = 1024
const P_tmpdir = "/tmp"
const SEEK_SET = 0
const SEEK_CUR = 1
const SEEK_END = 2
const TMP_MAX = 26
const L_ctermid = 16
const ESP_OK = 0
const ESP_ERR_NO_MEM = 0x101
const ESP_ERR_INVALID_ARG = 0x102
const ESP_ERR_INVALID_STATE = 0x103
const ESP_ERR_INVALID_SIZE = 0x104
const ESP_ERR_NOT_FOUND = 0x105
const ESP_ERR_NOT_SUPPORTED = 0x106
const ESP_ERR_TIMEOUT = 0x107
const ESP_ERR_INVALID_RESPONSE = 0x108
const ESP_ERR_INVALID_CRC = 0x109
const ESP_ERR_INVALID_VERSION = 0x10A
const ESP_ERR_INVALID_MAC = 0x10B
const ESP_ERR_NOT_FINISHED = 0x10C
const ESP_ERR_NOT_ALLOWED = 0x10D
const ESP_ERR_WIFI_BASE = 0x3000
const ESP_ERR_MESH_BASE = 0x4000
const ESP_ERR_FLASH_BASE = 0x6000
const ESP_ERR_HW_CRYPTO_BASE = 0xc000
const ESP_ERR_MEMPROT_BASE = 0xd000
const ANA_CONFIG_REG = 0x6000E044
const LOG_ANSI_COLOR_BLACK = "30"
const LOG_ANSI_COLOR_RED = "31"
const LOG_ANSI_COLOR_GREEN = "32"
const LOG_ANSI_COLOR_YELLOW = "33"
const LOG_ANSI_COLOR_BLUE = "34"
const LOG_ANSI_COLOR_MAGENTA = "35"
const LOG_ANSI_COLOR_CYAN = "36"
const LOG_ANSI_COLOR_WHITE = "37"
const LOG_ANSI_COLOR_DEFAULT = "39"
const LOG_ANSI_COLOR_BG_BLACK = "40"
const LOG_ANSI_COLOR_BG_RED = "41"
const LOG_ANSI_COLOR_BG_GREEN = "42"
const LOG_ANSI_COLOR_BG_YELLOW = "43"
const LOG_ANSI_COLOR_BG_BLUE = "44"
const LOG_ANSI_COLOR_BG_MAGENTA = "45"
const LOG_ANSI_COLOR_BG_CYAN = "46"
const LOG_ANSI_COLOR_BG_WHITE = "47"
const LOG_ANSI_COLOR_BG_DEFAULT = "49"
const LOG_ANSI_COLOR_STYLE_RESET = "0"
const LOG_ANSI_COLOR_STYLE_BOLD = "1"
const LOG_ANSI_COLOR_STYLE_ITALIC = "3"
const LOG_ANSI_COLOR_STYLE_UNDERLINE = "4"
const LOG_RESET_COLOR = ""
const LOG_COLOR_E = ""
const LOG_COLOR_W = ""
const LOG_COLOR_I = ""
const LOG_COLOR_D = ""
const LOG_COLOR_V = ""
const DR_REG_DPORT_BASE = 0x3ff00000
const DR_REG_AES_BASE = 0x3ff01000
const DR_REG_RSA_BASE = 0x3ff02000
const DR_REG_SHA_BASE = 0x3ff03000
const DR_REG_FLASH_MMU_TABLE_PRO = 0x3ff10000
const DR_REG_FLASH_MMU_TABLE_APP = 0x3ff12000
const DR_REG_DPORT_END = 0x3ff13FFC
const DR_REG_UART_BASE = 0x3ff40000
const DR_REG_SPI1_BASE = 0x3ff42000
const DR_REG_SPI0_BASE = 0x3ff43000
const DR_REG_GPIO_BASE = 0x3ff44000
const DR_REG_GPIO_SD_BASE = 0x3ff44f00
const DR_REG_FE2_BASE = 0x3ff45000
const DR_REG_FE_BASE = 0x3ff46000
const DR_REG_FRC_TIMER_BASE = 0x3ff47000
const DR_REG_RTCCNTL_BASE = 0x3ff48000
const DR_REG_RTCIO_BASE = 0x3ff48400
const DR_REG_SENS_BASE = 0x3ff48800
const DR_REG_RTC_I2C_BASE = 0x3ff48C00
const DR_REG_IO_MUX_BASE = 0x3ff49000
const DR_REG_HINF_BASE = 0x3ff4B000
const DR_REG_UHCI1_BASE = 0x3ff4C000
const DR_REG_I2S_BASE = 0x3ff4F000
const DR_REG_UART1_BASE = 0x3ff50000
const DR_REG_BT_BASE = 0x3ff51000
const DR_REG_I2C_EXT_BASE = 0x3ff53000
const DR_REG_UHCI0_BASE = 0x3ff54000
const DR_REG_SLCHOST_BASE = 0x3ff55000
const DR_REG_RMT_BASE = 0x3ff56000
const DR_REG_PCNT_BASE = 0x3ff57000
const DR_REG_SLC_BASE = 0x3ff58000
const DR_REG_LEDC_BASE = 0x3ff59000
const DR_REG_EFUSE_BASE = 0x3ff5A000
const DR_REG_SPI_ENCRYPT_BASE = 0x3ff5B000
const DR_REG_NRX_BASE = 0x3ff5CC00
const DR_REG_BB_BASE = 0x3ff5D000
const DR_REG_PWM0_BASE = 0x3ff5E000
const DR_REG_TIMERGROUP0_BASE = 0x3ff5F000
const DR_REG_TIMERGROUP1_BASE = 0x3ff60000
const DR_REG_RTCMEM0_BASE = 0x3ff61000
const DR_REG_RTCMEM1_BASE = 0x3ff62000
const DR_REG_RTCMEM2_BASE = 0x3ff63000
const DR_REG_SPI2_BASE = 0x3ff64000
const DR_REG_SPI3_BASE = 0x3ff65000
const DR_REG_SYSCON_BASE = 0x3ff66000
const DR_REG_APB_CTRL_BASE = 0x3ff66000
const DR_REG_I2C1_EXT_BASE = 0x3ff67000
const DR_REG_SDMMC_BASE = 0x3ff68000
const DR_REG_EMAC_BASE = 0x3ff69000
const DR_REG_CAN_BASE = 0x3ff6B000
const DR_REG_PWM1_BASE = 0x3ff6C000
const DR_REG_I2S1_BASE = 0x3ff6D000
const DR_REG_UART2_BASE = 0x3ff6E000
const SOC_MAX_CONTIGUOUS_RAM_SIZE = 0x400000
const SPI_CLK_DIV = 4
const TICKS_PER_US_ROM = 26
const SOC_DROM_LOW = 0x3F400000
const SOC_DROM_HIGH = 0x3F800000
const SOC_DRAM_LOW = 0x3FFAE000
const SOC_DRAM_HIGH = 0x40000000
const SOC_IROM_LOW = 0x400D0000
const SOC_IROM_HIGH = 0x40400000
const SOC_IROM_MASK_LOW = 0x40000000
const SOC_IROM_MASK_HIGH = 0x40070000
const SOC_CACHE_PRO_LOW = 0x40070000
const SOC_CACHE_PRO_HIGH = 0x40078000
const SOC_CACHE_APP_LOW = 0x40078000
const SOC_CACHE_APP_HIGH = 0x40080000
const SOC_IRAM_LOW = 0x40080000
const SOC_IRAM_HIGH = 0x400AA000
const SOC_RTC_IRAM_LOW = 0x400C0000
const SOC_RTC_IRAM_HIGH = 0x400C2000
const SOC_RTC_DRAM_LOW = 0x3FF80000
const SOC_RTC_DRAM_HIGH = 0x3FF82000
const SOC_RTC_DATA_LOW = 0x50000000
const SOC_RTC_DATA_HIGH = 0x50002000
const SOC_EXTRAM_DATA_LOW = 0x3F800000
const SOC_EXTRAM_DATA_HIGH = 0x3FC00000
const SOC_DIRAM_IRAM_LOW = 0x400A0000
const SOC_DIRAM_IRAM_HIGH = 0x400C0000
const SOC_DIRAM_DRAM_LOW = 0x3FFE0000
const SOC_DIRAM_DRAM_HIGH = 0x40000000
const SOC_DIRAM_INVERTED = 1
const SOC_DMA_LOW = 0x3FFAE000
const SOC_DMA_HIGH = 0x40000000
const SOC_BYTE_ACCESSIBLE_LOW = 0x3FF90000
const SOC_BYTE_ACCESSIBLE_HIGH = 0x40000000
const SOC_MEM_INTERNAL_LOW = 0x3FF90000
const SOC_MEM_INTERNAL_HIGH = 0x400C2000
const SOC_ROM_STACK_START = 0x3ffe3f20
const ETS_WMAC_INUM = 0
const ETS_BT_HOST_INUM = 1
const ETS_WBB_INUM = 4
const ETS_T1_WDT_INUM = 24
const ETS_MEMACCESS_ERR_INUM = 25
const ETS_IPC_ISR_INUM = 28
const ETS_SLC_INUM = 1
const ETS_UART0_INUM = 5
const ETS_UART1_INUM = 5
const ETS_INVALID_INUM = 6
const DPORT_PRO_BOOT_REMAP_V = 0x1
const DPORT_PRO_BOOT_REMAP_S = 0
const DPORT_APP_BOOT_REMAP_V = 0x1
const DPORT_APP_BOOT_REMAP_S = 0
const DPORT_ACCESS_CHECK_APP_V = 0x1
const DPORT_ACCESS_CHECK_APP_S = 8
const DPORT_ACCESS_CHECK_PRO_V = 0x1
const DPORT_ACCESS_CHECK_PRO_S = 0
const DPORT_PRODPORT_APB_MASK0 = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK0_V = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK0_S = 0
const DPORT_PRODPORT_APB_MASK1 = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK1_V = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK1_S = 0
const DPORT_APPDPORT_APB_MASK0 = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK0_V = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK0_S = 0
const DPORT_APPDPORT_APB_MASK1 = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK1_V = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK1_S = 0
const DPORT_PERI_CLK_EN = 0xFFFFFFFF
const DPORT_PERI_CLK_EN_V = 0xFFFFFFFF
const DPORT_PERI_CLK_EN_S = 0
const DPORT_PERI_RST_EN = 0xFFFFFFFF
const DPORT_PERI_RST_EN_V = 0xFFFFFFFF
const DPORT_PERI_RST_EN_S = 0
const DPORT_WIFI_BB_CFG = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_V = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_S = 0
const DPORT_WIFI_BB_CFG_2 = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_2_V = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_2_S = 0
const DPORT_APPCPU_RESETTING_V = 0x1
const DPORT_APPCPU_RESETTING_S = 0
const DPORT_APPCPU_CLKGATE_EN_V = 0x1
const DPORT_APPCPU_CLKGATE_EN_S = 0
const DPORT_APPCPU_RUNSTALL_V = 0x1
const DPORT_APPCPU_RUNSTALL_S = 0
const DPORT_APPCPU_BOOT_ADDR = 0xFFFFFFFF
const DPORT_APPCPU_BOOT_ADDR_V = 0xFFFFFFFF
const DPORT_APPCPU_BOOT_ADDR_S = 0
const DPORT_FAST_CLK_RTC_SEL_V = 0x1
const DPORT_FAST_CLK_RTC_SEL_S = 3
const DPORT_LOWSPEED_CLK_SEL_V = 0x1
const DPORT_LOWSPEED_CLK_SEL_S = 2
const DPORT_CPUPERIOD_SEL = 0x00000003
const DPORT_CPUPERIOD_SEL_V = 0x3
const DPORT_CPUPERIOD_SEL_S = 0
const DPORT_PRO_DRAM_HL_V = 0x1
const DPORT_PRO_DRAM_HL_S = 16
const DPORT_SLAVE_REQ_V = 0x1
const DPORT_SLAVE_REQ_S = 15
const DPORT_AHB_SPI_REQ_V = 0x1
const DPORT_AHB_SPI_REQ_S = 14
const DPORT_PRO_SLAVE_REQ_V = 0x1
const DPORT_PRO_SLAVE_REQ_S = 13
const DPORT_PRO_AHB_SPI_REQ_V = 0x1
const DPORT_PRO_AHB_SPI_REQ_S = 12
const DPORT_PRO_DRAM_SPLIT_V = 0x1
const DPORT_PRO_DRAM_SPLIT_S = 11
const DPORT_PRO_SINGLE_IRAM_ENA_V = 0x1
const DPORT_PRO_SINGLE_IRAM_ENA_S = 10
const DPORT_PRO_CACHE_LOCK_3_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_3_EN_S = 9
const DPORT_PRO_CACHE_LOCK_2_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_2_EN_S = 8
const DPORT_PRO_CACHE_LOCK_1_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_1_EN_S = 7
const DPORT_PRO_CACHE_LOCK_0_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_0_EN_S = 6
const DPORT_PRO_CACHE_FLUSH_DONE_V = 0x1
const DPORT_PRO_CACHE_FLUSH_DONE_S = 5
const DPORT_PRO_CACHE_FLUSH_ENA_V = 0x1
const DPORT_PRO_CACHE_FLUSH_ENA_S = 4
const DPORT_PRO_CACHE_ENABLE_V = 0x1
const DPORT_PRO_CACHE_ENABLE_S = 3
const DPORT_PRO_CACHE_MODE_V = 0x1
const DPORT_PRO_CACHE_MODE_S = 2
const DPORT_PRO_CACHE_MMU_IA_CLR_V = 0x1
const DPORT_PRO_CACHE_MMU_IA_CLR_S = 13
const DPORT_PRO_CMMU_PD_V = 0x1
const DPORT_PRO_CMMU_PD_S = 12
const DPORT_PRO_CMMU_FORCE_ON_V = 0x1
const DPORT_PRO_CMMU_FORCE_ON_S = 11
const DPORT_PRO_CMMU_FLASH_PAGE_MODE = 0x00000003
const DPORT_PRO_CMMU_FLASH_PAGE_MODE_V = 0x3
const DPORT_PRO_CMMU_FLASH_PAGE_MODE_S = 9
const DPORT_PRO_CMMU_SRAM_PAGE_MODE = 0x00000007
const DPORT_PRO_CMMU_SRAM_PAGE_MODE_V = 0x7
const DPORT_PRO_CMMU_SRAM_PAGE_MODE_S = 6
const DPORT_PRO_CACHE_MASK_OPSDRAM_V = 0x1
const DPORT_PRO_CACHE_MASK_OPSDRAM_S = 5
const DPORT_PRO_CACHE_MASK_DROM0_V = 0x1
const DPORT_PRO_CACHE_MASK_DROM0_S = 4
const DPORT_PRO_CACHE_MASK_DRAM1_V = 0x1
const DPORT_PRO_CACHE_MASK_DRAM1_S = 3
const DPORT_PRO_CACHE_MASK_IROM0_V = 0x1
const DPORT_PRO_CACHE_MASK_IROM0_S = 2
const DPORT_PRO_CACHE_MASK_IRAM1_V = 0x1
const DPORT_PRO_CACHE_MASK_IRAM1_S = 1
const DPORT_PRO_CACHE_MASK_IRAM0_V = 0x1
const DPORT_PRO_CACHE_MASK_IRAM0_S = 0
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE_S = 0
const DPORT_APP_DRAM_HL_V = 0x1
const DPORT_APP_DRAM_HL_S = 14
const DPORT_APP_SLAVE_REQ_V = 0x1
const DPORT_APP_SLAVE_REQ_S = 13
const DPORT_APP_AHB_SPI_REQ_V = 0x1
const DPORT_APP_AHB_SPI_REQ_S = 12
const DPORT_APP_DRAM_SPLIT_V = 0x1
const DPORT_APP_DRAM_SPLIT_S = 11
const DPORT_APP_SINGLE_IRAM_ENA_V = 0x1
const DPORT_APP_SINGLE_IRAM_ENA_S = 10
const DPORT_APP_CACHE_LOCK_3_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_3_EN_S = 9
const DPORT_APP_CACHE_LOCK_2_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_2_EN_S = 8
const DPORT_APP_CACHE_LOCK_1_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_1_EN_S = 7
const DPORT_APP_CACHE_LOCK_0_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_0_EN_S = 6
const DPORT_APP_CACHE_FLUSH_DONE_V = 0x1
const DPORT_APP_CACHE_FLUSH_DONE_S = 5
const DPORT_APP_CACHE_FLUSH_ENA_V = 0x1
const DPORT_APP_CACHE_FLUSH_ENA_S = 4
const DPORT_APP_CACHE_ENABLE_V = 0x1
const DPORT_APP_CACHE_ENABLE_S = 3
const DPORT_APP_CACHE_MODE_V = 0x1
const DPORT_APP_CACHE_MODE_S = 2
const DPORT_APP_CACHE_MMU_IA_CLR_V = 0x1
const DPORT_APP_CACHE_MMU_IA_CLR_S = 13
const DPORT_APP_CMMU_PD_V = 0x1
const DPORT_APP_CMMU_PD_S = 12
const DPORT_APP_CMMU_FORCE_ON_V = 0x1
const DPORT_APP_CMMU_FORCE_ON_S = 11
const DPORT_APP_CMMU_FLASH_PAGE_MODE = 0x00000003
const DPORT_APP_CMMU_FLASH_PAGE_MODE_V = 0x3
const DPORT_APP_CMMU_FLASH_PAGE_MODE_S = 9
const DPORT_APP_CMMU_SRAM_PAGE_MODE = 0x00000007
const DPORT_APP_CMMU_SRAM_PAGE_MODE_V = 0x7
const DPORT_APP_CMMU_SRAM_PAGE_MODE_S = 6
const DPORT_APP_CACHE_MASK_OPSDRAM_V = 0x1
const DPORT_APP_CACHE_MASK_OPSDRAM_S = 5
const DPORT_APP_CACHE_MASK_DROM0_V = 0x1
const DPORT_APP_CACHE_MASK_DROM0_S = 4
const DPORT_APP_CACHE_MASK_DRAM1_V = 0x1
const DPORT_APP_CACHE_MASK_DRAM1_S = 3
const DPORT_APP_CACHE_MASK_IROM0_V = 0x1
const DPORT_APP_CACHE_MASK_IROM0_S = 2
const DPORT_APP_CACHE_MASK_IRAM1_V = 0x1
const DPORT_APP_CACHE_MASK_IRAM1_S = 1
const DPORT_APP_CACHE_MASK_IRAM0_V = 0x1
const DPORT_APP_CACHE_MASK_IRAM0_S = 0
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE_S = 0
const DPORT_TRACEMEM_MUX_MODE = 0x00000003
const DPORT_TRACEMEM_MUX_MODE_V = 0x3
const DPORT_TRACEMEM_MUX_MODE_S = 0
const DPORT_PRO_TRACEMEM_ENA_V = 0x1
const DPORT_PRO_TRACEMEM_ENA_S = 0
const DPORT_APP_TRACEMEM_ENA_V = 0x1
const DPORT_APP_TRACEMEM_ENA_S = 0
const DPORT_CACHE_MUX_MODE = 0x00000003
const DPORT_CACHE_MUX_MODE_V = 0x3
const DPORT_CACHE_MUX_MODE_S = 0
const DPORT_IMMU_PAGE_MODE = 0x00000003
const DPORT_IMMU_PAGE_MODE_V = 0x3
const DPORT_IMMU_PAGE_MODE_S = 1
const DPORT_INTERNAL_SRAM_IMMU_ENA_V = 0x1
const DPORT_INTERNAL_SRAM_IMMU_ENA_S = 0
const DPORT_DMMU_PAGE_MODE = 0x00000003
const DPORT_DMMU_PAGE_MODE_V = 0x3
const DPORT_DMMU_PAGE_MODE_S = 1
const DPORT_INTERNAL_SRAM_DMMU_ENA_V = 0x1
const DPORT_INTERNAL_SRAM_DMMU_ENA_S = 0
const DPORT_APP_ROM_MPU_ENA_V = 0x1
const DPORT_APP_ROM_MPU_ENA_S = 2
const DPORT_PRO_ROM_MPU_ENA_V = 0x1
const DPORT_PRO_ROM_MPU_ENA_S = 1
const DPORT_SHARE_ROM_MPU_ENA_V = 0x1
const DPORT_SHARE_ROM_MPU_ENA_S = 0
const DPORT_LSLP_MEM_PD_MASK_V = 0x1
const DPORT_LSLP_MEM_PD_MASK_S = 0
const DPORT_SHARE_ROM_PD = 0x0000003F
const DPORT_SHARE_ROM_PD_V = 0x3F
const DPORT_SHARE_ROM_PD_S = 2
const DPORT_APP_ROM_PD_V = 0x1
const DPORT_APP_ROM_PD_S = 1
const DPORT_PRO_ROM_PD_V = 0x1
const DPORT_PRO_ROM_PD_S = 0
const DPORT_SHARE_ROM_FO = 0x0000003F
const DPORT_SHARE_ROM_FO_V = 0x3F
const DPORT_SHARE_ROM_FO_S = 2
const DPORT_APP_ROM_FO_V = 0x1
const DPORT_APP_ROM_FO_S = 1
const DPORT_PRO_ROM_FO_V = 0x1
const DPORT_PRO_ROM_FO_S = 0
const DPORT_SRAM_PD_0 = 0xFFFFFFFF
const DPORT_SRAM_PD_0_V = 0xFFFFFFFF
const DPORT_SRAM_PD_0_S = 0
const DPORT_SRAM_PD_1_V = 0x1
const DPORT_SRAM_PD_1_S = 0
const DPORT_SRAM_FO_0 = 0xFFFFFFFF
const DPORT_SRAM_FO_0_V = 0xFFFFFFFF
const DPORT_SRAM_FO_0_S = 0
const DPORT_SRAM_FO_1_V = 0x1
const DPORT_SRAM_FO_1_S = 0
const DPORT_MAC_DUMP_MODE = 0x00000003
const DPORT_MAC_DUMP_MODE_V = 0x3
const DPORT_MAC_DUMP_MODE_S = 5
const DPORT_MASK_AHB_V = 0x1
const DPORT_MASK_AHB_S = 4
const DPORT_MASK_APP_DRAM_V = 0x1
const DPORT_MASK_APP_DRAM_S = 3
const DPORT_MASK_PRO_DRAM_V = 0x1
const DPORT_MASK_PRO_DRAM_S = 2
const DPORT_MASK_APP_IRAM_V = 0x1
const DPORT_MASK_APP_IRAM_S = 1
const DPORT_MASK_PRO_IRAM_V = 0x1
const DPORT_MASK_PRO_IRAM_S = 0
const DPORT_APP_CACHE_TAG_PD_V = 0x1
const DPORT_APP_CACHE_TAG_PD_S = 9
const DPORT_APP_CACHE_TAG_FORCE_ON_V = 0x1
const DPORT_APP_CACHE_TAG_FORCE_ON_S = 8
const DPORT_PRO_CACHE_TAG_PD_V = 0x1
const DPORT_PRO_CACHE_TAG_PD_S = 1
const DPORT_PRO_CACHE_TAG_FORCE_ON_V = 0x1
const DPORT_PRO_CACHE_TAG_FORCE_ON_S = 0
const DPORT_AHB_LITE_SDHOST_PID_REG = 0x00000007
const DPORT_AHB_LITE_SDHOST_PID_REG_V = 0x7
const DPORT_AHB_LITE_SDHOST_PID_REG_S = 11
const DPORT_AHB_LITE_MASK_APPDPORT_V = 0x1
const DPORT_AHB_LITE_MASK_APPDPORT_S = 10
const DPORT_AHB_LITE_MASK_PRODPORT_V = 0x1
const DPORT_AHB_LITE_MASK_PRODPORT_S = 9
const DPORT_AHB_LITE_MASK_SDIO_V = 0x1
const DPORT_AHB_LITE_MASK_SDIO_S = 8
const DPORT_AHB_LITE_MASK_APP_V = 0x1
const DPORT_AHB_LITE_MASK_APP_S = 4
const DPORT_AHB_LITE_MASK_PRO_V = 0x1
const DPORT_AHB_LITE_MASK_PRO_S = 0
const DPORT_AHB_ACCESS_GRANT_0 = 0xFFFFFFFF
const DPORT_AHB_ACCESS_GRANT_0_V = 0xFFFFFFFF
const DPORT_AHB_ACCESS_GRANT_0_S = 0
const DPORT_AHB_ACCESS_GRANT_1 = 0x000001FF
const DPORT_AHB_ACCESS_GRANT_1_V = 0x1FF
const DPORT_AHB_ACCESS_GRANT_1_S = 0
const DPORT_LINK_DEVICE_SEL = 0x000000FF
const DPORT_LINK_DEVICE_SEL_V = 0xFF
const DPORT_LINK_DEVICE_SEL_S = 8
const DPORT_PERI_IO_SWAP = 0x000000FF
const DPORT_PERI_IO_SWAP_V = 0xFF
const DPORT_PERI_IO_SWAP_S = 0
const DPORT_PERIP_CLK_EN = 0xFFFFFFFF
const DPORT_PERIP_CLK_EN_V = 0xFFFFFFFF
const DPORT_PERIP_CLK_EN_S = 0
const DPORT_PERIP_RST = 0xFFFFFFFF
const DPORT_PERIP_RST_V = 0xFFFFFFFF
const DPORT_PERIP_RST_S = 0
const DPORT_SPI_DECRYPT_ENABLE_V = 0x1
const DPORT_SPI_DECRYPT_ENABLE_S = 12
const DPORT_SPI_ENCRYPT_ENABLE_V = 0x1
const DPORT_SPI_ENCRYPT_ENABLE_S = 8
const DPORT_SLAVE_SPI_MASK_APP_V = 0x1
const DPORT_SLAVE_SPI_MASK_APP_S = 4
const DPORT_SLAVE_SPI_MASK_PRO_V = 0x1
const DPORT_SLAVE_SPI_MASK_PRO_S = 0
const DPORT_WIFI_CLK_EN = 0xFFFFFFFF
const DPORT_WIFI_CLK_EN_V = 0xFFFFFFFF
const DPORT_WIFI_CLK_EN_S = 0
const DPORT_WIFI_CLK_WIFI_EN = 0x00000406
const DPORT_WIFI_CLK_WIFI_EN_V = 0x406
const DPORT_WIFI_CLK_WIFI_EN_S = 0
const DPORT_WIFI_CLK_BT_EN = 0x61
const DPORT_WIFI_CLK_BT_EN_V = 0x61
const DPORT_WIFI_CLK_BT_EN_S = 11
const DPORT_WIFI_CLK_WIFI_BT_COMMON_M = 0x000003c9
const DPORT_BTEXTWAKEUP_REQ_V = 0x1
const DPORT_BTEXTWAKEUP_REQ_S = 12
const DPORT_BT_LPCK_DIV_NUM = 0x00000FFF
const DPORT_BT_LPCK_DIV_NUM_V = 0xFFF
const DPORT_BT_LPCK_DIV_NUM_S = 0
const DPORT_LPCLK_SEL_XTAL32K_V = 0x1
const DPORT_LPCLK_SEL_XTAL32K_S = 27
const DPORT_LPCLK_SEL_XTAL_V = 0x1
const DPORT_LPCLK_SEL_XTAL_S = 26
const DPORT_LPCLK_SEL_8M_V = 0x1
const DPORT_LPCLK_SEL_8M_S = 25
const DPORT_LPCLK_SEL_RTC_SLOW_V = 0x1
const DPORT_LPCLK_SEL_RTC_SLOW_S = 24
const DPORT_BT_LPCK_DIV_A = 0x00000FFF
const DPORT_BT_LPCK_DIV_A_V = 0xFFF
const DPORT_BT_LPCK_DIV_A_S = 12
const DPORT_BT_LPCK_DIV_B = 0x00000FFF
const DPORT_BT_LPCK_DIV_B_V = 0xFFF
const DPORT_BT_LPCK_DIV_B_S = 0
const DPORT_CPU_INTR_FROM_CPU_0_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_0_S = 0
const DPORT_CPU_INTR_FROM_CPU_1_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_1_S = 0
const DPORT_CPU_INTR_FROM_CPU_2_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_2_S = 0
const DPORT_CPU_INTR_FROM_CPU_3_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_3_S = 0
const DPORT_PRO_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_S = 0
const DPORT_PRO_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_S = 0
const DPORT_PRO_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_S = 0
const DPORT_APP_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_0_S = 0
const DPORT_APP_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_1_S = 0
const DPORT_APP_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_2_S = 0
const DPORT_PRO_MAC_INTR_MAP = 0x0000001F
const DPORT_PRO_MAC_INTR_MAP_V = 0x1F
const DPORT_PRO_MAC_INTR_MAP_S = 0
const DPORT_PRO_MAC_NMI_MAP = 0x0000001F
const DPORT_PRO_MAC_NMI_MAP_V = 0x1F
const DPORT_PRO_MAC_NMI_MAP_S = 0
const DPORT_PRO_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BB_INT_MAP_S = 0
const DPORT_PRO_BT_MAC_INT_MAP = 0x0000001F
const DPORT_PRO_BT_MAC_INT_MAP_V = 0x1F
const DPORT_PRO_BT_MAC_INT_MAP_S = 0
const DPORT_PRO_BT_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BT_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BT_BB_INT_MAP_S = 0
const DPORT_PRO_BT_BB_NMI_MAP = 0x0000001F
const DPORT_PRO_BT_BB_NMI_MAP_V = 0x1F
const DPORT_PRO_BT_BB_NMI_MAP_S = 0
const DPORT_PRO_RWBT_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBT_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBT_IRQ_MAP_S = 0
const DPORT_PRO_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBLE_IRQ_MAP_S = 0
const DPORT_PRO_RWBT_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBT_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBT_NMI_MAP_S = 0
const DPORT_PRO_RWBLE_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBLE_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBLE_NMI_MAP_S = 0
const DPORT_PRO_SLC0_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC0_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC0_INTR_MAP_S = 0
const DPORT_PRO_SLC1_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC1_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC1_INTR_MAP_S = 0
const DPORT_PRO_UHCI0_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI0_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI0_INTR_MAP_S = 0
const DPORT_PRO_UHCI1_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI1_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI1_INTR_MAP_S = 0
const DPORT_PRO_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP = 0x0000001F
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP_V = 0x1F
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP_S = 0
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP = 0x0000001F
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP_V = 0x1F
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_PRO_SPI_INTR_0_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_0_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_0_MAP_S = 0
const DPORT_PRO_SPI_INTR_1_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_1_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_1_MAP_S = 0
const DPORT_PRO_SPI_INTR_2_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_2_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_2_MAP_S = 0
const DPORT_PRO_SPI_INTR_3_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_3_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_3_MAP_S = 0
const DPORT_PRO_I2S0_INT_MAP = 0x0000001F
const DPORT_PRO_I2S0_INT_MAP_V = 0x1F
const DPORT_PRO_I2S0_INT_MAP_S = 0
const DPORT_PRO_I2S1_INT_MAP = 0x0000001F
const DPORT_PRO_I2S1_INT_MAP_V = 0x1F
const DPORT_PRO_I2S1_INT_MAP_S = 0
const DPORT_PRO_UART_INTR_MAP = 0x0000001F
const DPORT_PRO_UART_INTR_MAP_V = 0x1F
const DPORT_PRO_UART_INTR_MAP_S = 0
const DPORT_PRO_UART1_INTR_MAP = 0x0000001F
const DPORT_PRO_UART1_INTR_MAP_V = 0x1F
const DPORT_PRO_UART1_INTR_MAP_S = 0
const DPORT_PRO_UART2_INTR_MAP = 0x0000001F
const DPORT_PRO_UART2_INTR_MAP_V = 0x1F
const DPORT_PRO_UART2_INTR_MAP_S = 0
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP = 0x0000001F
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_V = 0x1F
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_S = 0
const DPORT_PRO_EMAC_INT_MAP = 0x0000001F
const DPORT_PRO_EMAC_INT_MAP_V = 0x1F
const DPORT_PRO_EMAC_INT_MAP_S = 0
const DPORT_PRO_PWM0_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM0_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM0_INTR_MAP_S = 0
const DPORT_PRO_PWM1_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM1_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM1_INTR_MAP_S = 0
const DPORT_PRO_PWM2_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM2_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM2_INTR_MAP_S = 0
const DPORT_PRO_PWM3_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM3_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM3_INTR_MAP_S = 0
const DPORT_PRO_LEDC_INT_MAP = 0x0000001F
const DPORT_PRO_LEDC_INT_MAP_V = 0x1F
const DPORT_PRO_LEDC_INT_MAP_S = 0
const DPORT_PRO_EFUSE_INT_MAP = 0x0000001F
const DPORT_PRO_EFUSE_INT_MAP_V = 0x1F
const DPORT_PRO_EFUSE_INT_MAP_S = 0
const DPORT_PRO_CAN_INT_MAP = 0x0000001F
const DPORT_PRO_CAN_INT_MAP_V = 0x1F
const DPORT_PRO_CAN_INT_MAP_S = 0
const DPORT_PRO_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_PRO_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_PRO_RTC_CORE_INTR_MAP_S = 0
const DPORT_PRO_RMT_INTR_MAP = 0x0000001F
const DPORT_PRO_RMT_INTR_MAP_V = 0x1F
const DPORT_PRO_RMT_INTR_MAP_S = 0
const DPORT_PRO_PCNT_INTR_MAP = 0x0000001F
const DPORT_PRO_PCNT_INTR_MAP_V = 0x1F
const DPORT_PRO_PCNT_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT0_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT1_INTR_MAP_S = 0
const DPORT_PRO_RSA_INTR_MAP = 0x0000001F
const DPORT_PRO_RSA_INTR_MAP_V = 0x1F
const DPORT_PRO_RSA_INTR_MAP_S = 0
const DPORT_PRO_SPI1_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI1_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI1_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI2_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI3_DMA_INT_MAP_S = 0
const DPORT_PRO_WDG_INT_MAP = 0x0000001F
const DPORT_PRO_WDG_INT_MAP_V = 0x1F
const DPORT_PRO_WDG_INT_MAP_S = 0
const DPORT_PRO_TIMER_INT1_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT1_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT1_MAP_S = 0
const DPORT_PRO_TIMER_INT2_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT2_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT2_MAP_S = 0
const DPORT_PRO_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_MMU_IA_INT_MAP = 0x0000001F
const DPORT_PRO_MMU_IA_INT_MAP_V = 0x1F
const DPORT_PRO_MMU_IA_INT_MAP_S = 0
const DPORT_PRO_MPU_IA_INT_MAP = 0x0000001F
const DPORT_PRO_MPU_IA_INT_MAP_V = 0x1F
const DPORT_PRO_MPU_IA_INT_MAP_S = 0
const DPORT_PRO_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_PRO_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_PRO_CACHE_IA_INT_MAP_S = 0
const DPORT_APP_MAC_INTR_MAP = 0x0000001F
const DPORT_APP_MAC_INTR_MAP_V = 0x1F
const DPORT_APP_MAC_INTR_MAP_S = 0
const DPORT_APP_MAC_NMI_MAP = 0x0000001F
const DPORT_APP_MAC_NMI_MAP_V = 0x1F
const DPORT_APP_MAC_NMI_MAP_S = 0
const DPORT_APP_BB_INT_MAP = 0x0000001F
const DPORT_APP_BB_INT_MAP_V = 0x1F
const DPORT_APP_BB_INT_MAP_S = 0
const DPORT_APP_BT_MAC_INT_MAP = 0x0000001F
const DPORT_APP_BT_MAC_INT_MAP_V = 0x1F
const DPORT_APP_BT_MAC_INT_MAP_S = 0
const DPORT_APP_BT_BB_INT_MAP = 0x0000001F
const DPORT_APP_BT_BB_INT_MAP_V = 0x1F
const DPORT_APP_BT_BB_INT_MAP_S = 0
const DPORT_APP_BT_BB_NMI_MAP = 0x0000001F
const DPORT_APP_BT_BB_NMI_MAP_V = 0x1F
const DPORT_APP_BT_BB_NMI_MAP_S = 0
const DPORT_APP_RWBT_IRQ_MAP = 0x0000001F
const DPORT_APP_RWBT_IRQ_MAP_V = 0x1F
const DPORT_APP_RWBT_IRQ_MAP_S = 0
const DPORT_APP_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_APP_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_APP_RWBLE_IRQ_MAP_S = 0
const DPORT_APP_RWBT_NMI_MAP = 0x0000001F
const DPORT_APP_RWBT_NMI_MAP_V = 0x1F
const DPORT_APP_RWBT_NMI_MAP_S = 0
const DPORT_APP_RWBLE_NMI_MAP = 0x0000001F
const DPORT_APP_RWBLE_NMI_MAP_V = 0x1F
const DPORT_APP_RWBLE_NMI_MAP_S = 0
const DPORT_APP_SLC0_INTR_MAP = 0x0000001F
const DPORT_APP_SLC0_INTR_MAP_V = 0x1F
const DPORT_APP_SLC0_INTR_MAP_S = 0
const DPORT_APP_SLC1_INTR_MAP = 0x0000001F
const DPORT_APP_SLC1_INTR_MAP_V = 0x1F
const DPORT_APP_SLC1_INTR_MAP_S = 0
const DPORT_APP_UHCI0_INTR_MAP = 0x0000001F
const DPORT_APP_UHCI0_INTR_MAP_V = 0x1F
const DPORT_APP_UHCI0_INTR_MAP_S = 0
const DPORT_APP_UHCI1_INTR_MAP = 0x0000001F
const DPORT_APP_UHCI1_INTR_MAP_V = 0x1F
const DPORT_APP_UHCI1_INTR_MAP_S = 0
const DPORT_APP_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_APP_GPIO_INTERRUPT_APP_MAP = 0x0000001F
const DPORT_APP_GPIO_INTERRUPT_APP_MAP_V = 0x1F
const DPORT_APP_GPIO_INTERRUPT_APP_MAP_S = 0
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP = 0x0000001F
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP_V = 0x1F
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_APP_SPI_INTR_0_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_0_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_0_MAP_S = 0
const DPORT_APP_SPI_INTR_1_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_1_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_1_MAP_S = 0
const DPORT_APP_SPI_INTR_2_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_2_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_2_MAP_S = 0
const DPORT_APP_SPI_INTR_3_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_3_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_3_MAP_S = 0
const DPORT_APP_I2S0_INT_MAP = 0x0000001F
const DPORT_APP_I2S0_INT_MAP_V = 0x1F
const DPORT_APP_I2S0_INT_MAP_S = 0
const DPORT_APP_I2S1_INT_MAP = 0x0000001F
const DPORT_APP_I2S1_INT_MAP_V = 0x1F
const DPORT_APP_I2S1_INT_MAP_S = 0
const DPORT_APP_UART_INTR_MAP = 0x0000001F
const DPORT_APP_UART_INTR_MAP_V = 0x1F
const DPORT_APP_UART_INTR_MAP_S = 0
const DPORT_APP_UART1_INTR_MAP = 0x0000001F
const DPORT_APP_UART1_INTR_MAP_V = 0x1F
const DPORT_APP_UART1_INTR_MAP_S = 0
const DPORT_APP_UART2_INTR_MAP = 0x0000001F
const DPORT_APP_UART2_INTR_MAP_V = 0x1F
const DPORT_APP_UART2_INTR_MAP_S = 0
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP = 0x0000001F
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP_V = 0x1F
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP_S = 0
const DPORT_APP_EMAC_INT_MAP = 0x0000001F
const DPORT_APP_EMAC_INT_MAP_V = 0x1F
const DPORT_APP_EMAC_INT_MAP_S = 0
const DPORT_APP_PWM0_INTR_MAP = 0x0000001F
const DPORT_APP_PWM0_INTR_MAP_V = 0x1F
const DPORT_APP_PWM0_INTR_MAP_S = 0
const DPORT_APP_PWM1_INTR_MAP = 0x0000001F
const DPORT_APP_PWM1_INTR_MAP_V = 0x1F
const DPORT_APP_PWM1_INTR_MAP_S = 0
const DPORT_APP_PWM2_INTR_MAP = 0x0000001F
const DPORT_APP_PWM2_INTR_MAP_V = 0x1F
const DPORT_APP_PWM2_INTR_MAP_S = 0
const DPORT_APP_PWM3_INTR_MAP = 0x0000001F
const DPORT_APP_PWM3_INTR_MAP_V = 0x1F
const DPORT_APP_PWM3_INTR_MAP_S = 0
const DPORT_APP_LEDC_INT_MAP = 0x0000001F
const DPORT_APP_LEDC_INT_MAP_V = 0x1F
const DPORT_APP_LEDC_INT_MAP_S = 0
const DPORT_APP_EFUSE_INT_MAP = 0x0000001F
const DPORT_APP_EFUSE_INT_MAP_V = 0x1F
const DPORT_APP_EFUSE_INT_MAP_S = 0
const DPORT_APP_CAN_INT_MAP = 0x0000001F
const DPORT_APP_CAN_INT_MAP_V = 0x1F
const DPORT_APP_CAN_INT_MAP_S = 0
const DPORT_APP_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_APP_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_APP_RTC_CORE_INTR_MAP_S = 0
const DPORT_APP_RMT_INTR_MAP = 0x0000001F
const DPORT_APP_RMT_INTR_MAP_V = 0x1F
const DPORT_APP_RMT_INTR_MAP_S = 0
const DPORT_APP_PCNT_INTR_MAP = 0x0000001F
const DPORT_APP_PCNT_INTR_MAP_V = 0x1F
const DPORT_APP_PCNT_INTR_MAP_S = 0
const DPORT_APP_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_APP_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_APP_I2C_EXT0_INTR_MAP_S = 0
const DPORT_APP_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_APP_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_APP_I2C_EXT1_INTR_MAP_S = 0
const DPORT_APP_RSA_INTR_MAP = 0x0000001F
const DPORT_APP_RSA_INTR_MAP_V = 0x1F
const DPORT_APP_RSA_INTR_MAP_S = 0
const DPORT_APP_SPI1_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI1_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI1_DMA_INT_MAP_S = 0
const DPORT_APP_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI2_DMA_INT_MAP_S = 0
const DPORT_APP_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI3_DMA_INT_MAP_S = 0
const DPORT_APP_WDG_INT_MAP = 0x0000001F
const DPORT_APP_WDG_INT_MAP_V = 0x1F
const DPORT_APP_WDG_INT_MAP_S = 0
const DPORT_APP_TIMER_INT1_MAP = 0x0000001F
const DPORT_APP_TIMER_INT1_MAP_V = 0x1F
const DPORT_APP_TIMER_INT1_MAP_S = 0
const DPORT_APP_TIMER_INT2_MAP = 0x0000001F
const DPORT_APP_TIMER_INT2_MAP_V = 0x1F
const DPORT_APP_TIMER_INT2_MAP_S = 0
const DPORT_APP_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_APP_MMU_IA_INT_MAP = 0x0000001F
const DPORT_APP_MMU_IA_INT_MAP_V = 0x1F
const DPORT_APP_MMU_IA_INT_MAP_S = 0
const DPORT_APP_MPU_IA_INT_MAP = 0x0000001F
const DPORT_APP_MPU_IA_INT_MAP_V = 0x1F
const DPORT_APP_MPU_IA_INT_MAP_S = 0
const DPORT_APP_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_APP_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_APP_CACHE_IA_INT_MAP_S = 0
const DPORT_UART_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_GPIO_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_GPIO_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_GPIO_ACCESS_GRANT_CONFIG_S = 0
const DPORT_FE2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_FE2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_FE2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_FE_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_FE_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_FE_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMER_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMER_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMER_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RTC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RTC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RTC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_IOMUX_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_IOMUX_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_IOMUX_ACCESS_GRANT_CONFIG_S = 0
const DPORT_WDG_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_WDG_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_WDG_ACCESS_GRANT_CONFIG_S = 0
const DPORT_HINF_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_HINF_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_HINF_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UHCI1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UHCI1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UHCI1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_MISC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_MISC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_MISC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2C_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2C_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2C_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2S0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2S0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2S0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UART1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UHCI0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UHCI0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UHCI0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RMT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RMT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RMT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PCNT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PCNT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PCNT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SLC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SLC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SLC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_LEDC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_LEDC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_LEDC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_EFUSE_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_EFUSE_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_EFUSE_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BB_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BB_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BB_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI3_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI3_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI3_ACCESS_GRANT_CONFIG_S = 0
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG_S = 0
const DPORT_EMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_EMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_EMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_CAN_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_CAN_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_CAN_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2S1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2S1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2S1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UART2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM3_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM3_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM3_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RWBT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RWBT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RWBT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BTMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BTMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BTMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWR_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWR_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWR_ACCESS_GRANT_CONFIG_S = 0
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT_S = 26
const DPORT_INTERNAL_SRAM_IA = 0x00000FFF
const DPORT_INTERNAL_SRAM_IA_V = 0xFFF
const DPORT_INTERNAL_SRAM_IA_S = 14
const DPORT_INTERNAL_SRAM_MMU_AD = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_AD_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_AD_S = 10
const DPORT_SHARE_ROM_IA = 0x0000000F
const DPORT_SHARE_ROM_IA_V = 0xF
const DPORT_SHARE_ROM_IA_S = 6
const DPORT_SHARE_ROM_MPU_AD = 0x00000003
const DPORT_SHARE_ROM_MPU_AD_V = 0x3
const DPORT_SHARE_ROM_MPU_AD_S = 4
const DPORT_APP_ROM_IA_V = 0x1
const DPORT_APP_ROM_IA_S = 3
const DPORT_APP_ROM_MPU_AD_V = 0x1
const DPORT_APP_ROM_MPU_AD_S = 2
const DPORT_PRO_ROM_IA_V = 0x1
const DPORT_PRO_ROM_IA_S = 1
const DPORT_PRO_ROM_MPU_AD_V = 0x1
const DPORT_PRO_ROM_MPU_AD_S = 0
const DPORT_AHBLITE_IA_V = 0x1
const DPORT_AHBLITE_IA_S = 10
const DPORT_AHBLITE_ACCESS_DENY_V = 0x1
const DPORT_AHBLITE_ACCESS_DENY_S = 9
const DPORT_AHB_ACCESS_DENY_V = 0x1
const DPORT_AHB_ACCESS_DENY_S = 8
const DPORT_PIDGEN_IA = 0x00000003
const DPORT_PIDGEN_IA_V = 0x3
const DPORT_PIDGEN_IA_S = 6
const DPORT_ARB_IA = 0x00000003
const DPORT_ARB_IA_V = 0x3
const DPORT_ARB_IA_S = 4
const DPORT_INTERNAL_SRAM_MMU_MISS = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_MISS_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_MISS_S = 0
const DPORT_PRO_RX_END_V = 0x1
const DPORT_PRO_RX_END_S = 23
const DPORT_PRO_SLAVE_WDATA_V_V = 0x1
const DPORT_PRO_SLAVE_WDATA_V_S = 22
const DPORT_PRO_SLAVE_WR_V = 0x1
const DPORT_PRO_SLAVE_WR_S = 21
const DPORT_PRO_TX_END_V = 0x1
const DPORT_PRO_TX_END_S = 20
const DPORT_PRO_WR_BAK_TO_READ_V = 0x1
const DPORT_PRO_WR_BAK_TO_READ_S = 19
const DPORT_PRO_CACHE_STATE = 0x00000FFF
const DPORT_PRO_CACHE_STATE_V = 0xFFF
const DPORT_PRO_CACHE_STATE_S = 7
const DPORT_PRO_CACHE_IA = 0x0000003F
const DPORT_PRO_CACHE_IA_V = 0x3F
const DPORT_PRO_CACHE_IA_S = 1
const DPORT_PRO_CACHE_MMU_IA_V = 0x1
const DPORT_PRO_CACHE_MMU_IA_S = 0
const DPORT_PRO_CTAG_RAM_RDATA = 0xFFFFFFFF
const DPORT_PRO_CTAG_RAM_RDATA_V = 0xFFFFFFFF
const DPORT_PRO_CTAG_RAM_RDATA_S = 0
const DPORT_PRO_CACHE_VADDR = 0x07FFFFFF
const DPORT_PRO_CACHE_VADDR_V = 0x7FFFFFF
const DPORT_PRO_CACHE_VADDR_S = 0
const DPORT_PRO_CACHE_IRAM0_PID_ERROR_V = 0x1
const DPORT_PRO_CACHE_IRAM0_PID_ERROR_S = 15
const DPORT_PRO_CPU_DISABLED_CACHE_IA = 0x0000003F
const DPORT_PRO_CPU_DISABLED_CACHE_IA_V = 0x3F
const DPORT_PRO_CPU_DISABLED_CACHE_IA_S = 9
const DPORT_PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_S = 9
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DRAM1_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DRAM1_S = 10
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IROM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IROM0_S = 11
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM1_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM1_S = 12
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM0_S = 13
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DROM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DROM0_S = 14
const DPORT_PRO_MMU_RDATA = 0x000001FF
const DPORT_PRO_MMU_RDATA_V = 0x1FF
const DPORT_PRO_MMU_RDATA_S = 0
const DPORT_PRO_DRAM1ADDR0_IA = 0x000FFFFF
const DPORT_PRO_DRAM1ADDR0_IA_V = 0xFFFFF
const DPORT_PRO_DRAM1ADDR0_IA_S = 0
const DPORT_PRO_DROM0ADDR0_IA = 0x000FFFFF
const DPORT_PRO_DROM0ADDR0_IA_V = 0xFFFFF
const DPORT_PRO_DROM0ADDR0_IA_S = 0
const DPORT_PRO_IRAM0ADDR_IA = 0x000FFFFF
const DPORT_PRO_IRAM0ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IRAM0ADDR_IA_S = 0
const DPORT_PRO_IRAM1ADDR_IA = 0x000FFFFF
const DPORT_PRO_IRAM1ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IRAM1ADDR_IA_S = 0
const DPORT_PRO_IROM0ADDR_IA = 0x000FFFFF
const DPORT_PRO_IROM0ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IROM0ADDR_IA_S = 0
const DPORT_PRO_OPSDRAMADDR_IA = 0x000FFFFF
const DPORT_PRO_OPSDRAMADDR_IA_V = 0xFFFFF
const DPORT_PRO_OPSDRAMADDR_IA_S = 0
const DPORT_APP_RX_END_V = 0x1
const DPORT_APP_RX_END_S = 23
const DPORT_APP_SLAVE_WDATA_V_V = 0x1
const DPORT_APP_SLAVE_WDATA_V_S = 22
const DPORT_APP_SLAVE_WR_V = 0x1
const DPORT_APP_SLAVE_WR_S = 21
const DPORT_APP_TX_END_V = 0x1
const DPORT_APP_TX_END_S = 20
const DPORT_APP_WR_BAK_TO_READ_V = 0x1
const DPORT_APP_WR_BAK_TO_READ_S = 19
const DPORT_APP_CACHE_STATE = 0x00000FFF
const DPORT_APP_CACHE_STATE_V = 0xFFF
const DPORT_APP_CACHE_STATE_S = 7
const DPORT_APP_CACHE_IA = 0x0000003F
const DPORT_APP_CACHE_IA_V = 0x3F
const DPORT_APP_CACHE_IA_S = 1
const DPORT_APP_CACHE_MMU_IA_V = 0x1
const DPORT_APP_CACHE_MMU_IA_S = 0
const DPORT_APP_CTAG_RAM_RDATA = 0xFFFFFFFF
const DPORT_APP_CTAG_RAM_RDATA_V = 0xFFFFFFFF
const DPORT_APP_CTAG_RAM_RDATA_S = 0
const DPORT_APP_CACHE_VADDR = 0x07FFFFFF
const DPORT_APP_CACHE_VADDR_V = 0x7FFFFFF
const DPORT_APP_CACHE_VADDR_S = 0
const DPORT_APP_CACHE_IRAM0_PID_ERROR_V = 0x1
const DPORT_APP_CACHE_IRAM0_PID_ERROR_S = 15
const DPORT_APP_CPU_DISABLED_CACHE_IA = 0x0000003F
const DPORT_APP_CPU_DISABLED_CACHE_IA_V = 0x3F
const DPORT_APP_CPU_DISABLED_CACHE_IA_S = 9
const DPORT_APP_CPU_DISABLED_CACHE_IA_OPPOSITE_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_OPPOSITE_S = 9
const DPORT_APP_CPU_DISABLED_CACHE_IA_DRAM1_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_DRAM1_S = 10
const DPORT_APP_CPU_DISABLED_CACHE_IA_IROM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IROM0_S = 11
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM1_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM1_S = 12
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM0_S = 13
const DPORT_APP_CPU_DISABLED_CACHE_IA_DROM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_DROM0_S = 14
const DPORT_APP_MMU_RDATA = 0x000001FF
const DPORT_APP_MMU_RDATA_V = 0x1FF
const DPORT_APP_MMU_RDATA_S = 0
const DPORT_APP_DRAM1ADDR0_IA = 0x000FFFFF
const DPORT_APP_DRAM1ADDR0_IA_V = 0xFFFFF
const DPORT_APP_DRAM1ADDR0_IA_S = 0
const DPORT_APP_DROM0ADDR0_IA = 0x000FFFFF
const DPORT_APP_DROM0ADDR0_IA_V = 0xFFFFF
const DPORT_APP_DROM0ADDR0_IA_S = 0
const DPORT_APP_IRAM0ADDR_IA = 0x000FFFFF
const DPORT_APP_IRAM0ADDR_IA_V = 0xFFFFF
const DPORT_APP_IRAM0ADDR_IA_S = 0
const DPORT_APP_IRAM1ADDR_IA = 0x000FFFFF
const DPORT_APP_IRAM1ADDR_IA_V = 0xFFFFF
const DPORT_APP_IRAM1ADDR_IA_S = 0
const DPORT_APP_IROM0ADDR_IA = 0x000FFFFF
const DPORT_APP_IROM0ADDR_IA_V = 0xFFFFF
const DPORT_APP_IROM0ADDR_IA_S = 0
const DPORT_APP_OPSDRAMADDR_IA = 0x000FFFFF
const DPORT_APP_OPSDRAMADDR_IA_V = 0xFFFFF
const DPORT_APP_OPSDRAMADDR_IA_S = 0
const DPORT_PRO_CPU_PDEBUG_ENABLE_V = 0x1
const DPORT_PRO_CPU_PDEBUG_ENABLE_S = 8
const DPORT_PRO_CPU_RECORD_DISABLE_V = 0x1
const DPORT_PRO_CPU_RECORD_DISABLE_S = 4
const DPORT_PRO_CPU_RECORD_ENABLE_V = 0x1
const DPORT_PRO_CPU_RECORD_ENABLE_S = 0
const DPORT_PRO_CPU_RECORDING_V = 0x1
const DPORT_PRO_CPU_RECORDING_S = 0
const DPORT_RECORD_PRO_PID = 0x00000007
const DPORT_RECORD_PRO_PID_V = 0x7
const DPORT_RECORD_PRO_PID_S = 0
const DPORT_RECORD_PRO_PDEBUGINST = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGINST_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGINST_S = 0
const DPORT_RECORD_PDEBUGINST_SZ_V = 0xFF
const DPORT_RECORD_PDEBUGINST_SZ_S = 0
const DPORT_RECORD_PDEBUGINST_ISRC_V = 0x07
const DPORT_RECORD_PDEBUGINST_ISRC_S = 12
const DPORT_RECORD_PDEBUGINST_CINTL_V = 0x0F
const DPORT_RECORD_PDEBUGINST_CINTL_S = 24
const DPORT_RECORD_PRO_PDEBUGSTATUS = 0x000000FF
const DPORT_RECORD_PRO_PDEBUGSTATUS_V = 0xFF
const DPORT_RECORD_PRO_PDEBUGSTATUS_S = 0
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_V = 0x3F
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_S = 0
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_PSO = 0x00
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DEP = 0x02
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_CTL = 0x04
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ICM = 0x08
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DCM = 0x0C
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_EXC0 = 0x10
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_EXC1 = 0x11
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_RPL = 0x14
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ITLB = 0x18
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ITLBM = 0x1A
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DTLB = 0x1C
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DTLBM = 0x1E
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_STALL = 0x20
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_HWMEC = 0x24
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_WAITI = 0x28
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_OTHER = 0x3C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_V = 0x3F
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_S = 0
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_JX = 0x00
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CALLX = 0x04
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CRET = 0x08
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_ERET = 0x0C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_B = 0x10
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_J = 0x14
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CALL = 0x18
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_BN = 0x1C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_LOOP = 0x20
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_S32C1I = 0x24
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_WXSR2LB = 0x28
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_WSR2MMID = 0x2C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_RWXSR = 0x30
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_RWER = 0x34
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_DEF = 0x3C
const DPORT_RECORD_PRO_PDEBUGDATA = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGDATA_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGDATA_S = 0
const DPORT_RECORD_PDEBUGDATA_EXCCAUSE_V = 0x3F
const DPORT_RECORD_PDEBUGDATA_EXCCAUSE_S = 16
const DPORT_RECORD_PDEBUGDATA_EXCVEC_V = 0x1F
const DPORT_RECORD_PDEBUGDATA_EXCVEC_S = 0
const DPORT_RECORD_PDEBUGDATA_EXCVEC_NONE = 0x00
const DPORT_RECORD_PDEBUGDATA_EXCVEC_RST = 0x01
const DPORT_RECORD_PDEBUGDATA_EXCVEC_DBG = 0x02
const DPORT_RECORD_PDEBUGDATA_EXCVEC_NMI = 0x03
const DPORT_RECORD_PDEBUGDATA_EXCVEC_USR = 0x04
const DPORT_RECORD_PDEBUGDATA_EXCVEC_KRNL = 0x05
const DPORT_RECORD_PDEBUGDATA_EXCVEC_DBL = 0x06
const DPORT_RECORD_PDEBUGDATA_EXCVEC_EMEM = 0x07
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF4 = 0x0A
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF4 = 0x0B
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF8 = 0x0C
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF8 = 0x0D
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF12 = 0x0E
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF12 = 0x0F
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT2 = 0x10
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT3 = 0x11
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT4 = 0x12
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT5 = 0x13
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT6 = 0x14
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_SR_V = 0xFF
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_SR_S = 0
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_ER_V = 0xFFF
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_ER_S = 2
const DPORT_RECORD_PRO_PDEBUGPC = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGPC_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGPC_S = 0
const DPORT_RECORD_PRO_PDEBUGLS0STAT = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0STAT_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0STAT_S = 0
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_S = 0
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_NONE = 0x00
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_ITLBR = 0x01
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_DTLBR = 0x02
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_LD = 0x05
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_STR = 0x06
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_L32R = 0x08
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_S32CLI1 = 0x0A
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_CTI = 0x0C
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_RWXSR = 0x0E
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_RWER = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_SZ_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_SZ_S = 4
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_V = 0x03
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_S = 17
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_NONE = 0x0
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_SHARED = 0x1
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_EXCL = 0x2
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_MOD = 0x3
const DPORT_RECORD_PDEBUGLS0STAT_TGT_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_TGT_S = 20
const DPORT_RECORD_PDEBUGLS0STAT_TGT_EXT = 0x0
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IRAM0 = 0x2
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IRAM1 = 0x3
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IROM0 = 0x4
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IROM1 = 0x5
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DRAM0 = 0x0A
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DRAM1 = 0x0B
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DROM0 = 0xE
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DROM1 = 0xF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR_S = 0
const DPORT_RECORD_PRO_PDEBUGLS0DATA = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0DATA_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0DATA_S = 0
const DPORT_APP_CPU_PDEBUG_ENABLE_V = 0x1
const DPORT_APP_CPU_PDEBUG_ENABLE_S = 8
const DPORT_APP_CPU_RECORD_DISABLE_V = 0x1
const DPORT_APP_CPU_RECORD_DISABLE_S = 4
const DPORT_APP_CPU_RECORD_ENABLE_V = 0x1
const DPORT_APP_CPU_RECORD_ENABLE_S = 0
const DPORT_APP_CPU_RECORDING_V = 0x1
const DPORT_APP_CPU_RECORDING_S = 0
const DPORT_RECORD_APP_PID = 0x00000007
const DPORT_RECORD_APP_PID_V = 0x7
const DPORT_RECORD_APP_PID_S = 0
const DPORT_RECORD_APP_PDEBUGINST = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGINST_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGINST_S = 0
const DPORT_RECORD_APP_PDEBUGSTATUS = 0x000000FF
const DPORT_RECORD_APP_PDEBUGSTATUS_V = 0xFF
const DPORT_RECORD_APP_PDEBUGSTATUS_S = 0
const DPORT_RECORD_APP_PDEBUGDATA = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGDATA_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGDATA_S = 0
const DPORT_RECORD_APP_PDEBUGPC = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGPC_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGPC_S = 0
const DPORT_RECORD_APP_PDEBUGLS0STAT = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0STAT_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0STAT_S = 0
const DPORT_RECORD_APP_PDEBUGLS0ADDR = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0ADDR_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0ADDR_S = 0
const DPORT_RECORD_APP_PDEBUGLS0DATA = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0DATA_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0DATA_S = 0
const DPORT_RSA_PD_V = 0x1
const DPORT_RSA_PD_S = 0
const DPORT_ROM_MPU_TABLE0 = 0x00000003
const DPORT_ROM_MPU_TABLE0_V = 0x3
const DPORT_ROM_MPU_TABLE0_S = 0
const DPORT_ROM_MPU_TABLE1 = 0x00000003
const DPORT_ROM_MPU_TABLE1_V = 0x3
const DPORT_ROM_MPU_TABLE1_S = 0
const DPORT_ROM_MPU_TABLE2 = 0x00000003
const DPORT_ROM_MPU_TABLE2_V = 0x3
const DPORT_ROM_MPU_TABLE2_S = 0
const DPORT_ROM_MPU_TABLE3 = 0x00000003
const DPORT_ROM_MPU_TABLE3_V = 0x3
const DPORT_ROM_MPU_TABLE3_S = 0
const DPORT_SHROM_MPU_TABLE0 = 0x00000003
const DPORT_SHROM_MPU_TABLE0_V = 0x3
const DPORT_SHROM_MPU_TABLE0_S = 0
const DPORT_SHROM_MPU_TABLE1 = 0x00000003
const DPORT_SHROM_MPU_TABLE1_V = 0x3
const DPORT_SHROM_MPU_TABLE1_S = 0
const DPORT_SHROM_MPU_TABLE2 = 0x00000003
const DPORT_SHROM_MPU_TABLE2_V = 0x3
const DPORT_SHROM_MPU_TABLE2_S = 0
const DPORT_SHROM_MPU_TABLE3 = 0x00000003
const DPORT_SHROM_MPU_TABLE3_V = 0x3
const DPORT_SHROM_MPU_TABLE3_S = 0
const DPORT_SHROM_MPU_TABLE4 = 0x00000003
const DPORT_SHROM_MPU_TABLE4_V = 0x3
const DPORT_SHROM_MPU_TABLE4_S = 0
const DPORT_SHROM_MPU_TABLE5 = 0x00000003
const DPORT_SHROM_MPU_TABLE5_V = 0x3
const DPORT_SHROM_MPU_TABLE5_S = 0
const DPORT_SHROM_MPU_TABLE6 = 0x00000003
const DPORT_SHROM_MPU_TABLE6_V = 0x3
const DPORT_SHROM_MPU_TABLE6_S = 0
const DPORT_SHROM_MPU_TABLE7 = 0x00000003
const DPORT_SHROM_MPU_TABLE7_V = 0x3
const DPORT_SHROM_MPU_TABLE7_S = 0
const DPORT_SHROM_MPU_TABLE8 = 0x00000003
const DPORT_SHROM_MPU_TABLE8_V = 0x3
const DPORT_SHROM_MPU_TABLE8_S = 0
const DPORT_SHROM_MPU_TABLE9 = 0x00000003
const DPORT_SHROM_MPU_TABLE9_V = 0x3
const DPORT_SHROM_MPU_TABLE9_S = 0
const DPORT_SHROM_MPU_TABLE10 = 0x00000003
const DPORT_SHROM_MPU_TABLE10_V = 0x3
const DPORT_SHROM_MPU_TABLE10_S = 0
const DPORT_SHROM_MPU_TABLE11 = 0x00000003
const DPORT_SHROM_MPU_TABLE11_V = 0x3
const DPORT_SHROM_MPU_TABLE11_S = 0
const DPORT_SHROM_MPU_TABLE12 = 0x00000003
const DPORT_SHROM_MPU_TABLE12_V = 0x3
const DPORT_SHROM_MPU_TABLE12_S = 0
const DPORT_SHROM_MPU_TABLE13 = 0x00000003
const DPORT_SHROM_MPU_TABLE13_V = 0x3
const DPORT_SHROM_MPU_TABLE13_S = 0
const DPORT_SHROM_MPU_TABLE14 = 0x00000003
const DPORT_SHROM_MPU_TABLE14_V = 0x3
const DPORT_SHROM_MPU_TABLE14_S = 0
const DPORT_SHROM_MPU_TABLE15 = 0x00000003
const DPORT_SHROM_MPU_TABLE15_V = 0x3
const DPORT_SHROM_MPU_TABLE15_S = 0
const DPORT_SHROM_MPU_TABLE16 = 0x00000003
const DPORT_SHROM_MPU_TABLE16_V = 0x3
const DPORT_SHROM_MPU_TABLE16_S = 0
const DPORT_SHROM_MPU_TABLE17 = 0x00000003
const DPORT_SHROM_MPU_TABLE17_V = 0x3
const DPORT_SHROM_MPU_TABLE17_S = 0
const DPORT_SHROM_MPU_TABLE18 = 0x00000003
const DPORT_SHROM_MPU_TABLE18_V = 0x3
const DPORT_SHROM_MPU_TABLE18_S = 0
const DPORT_SHROM_MPU_TABLE19 = 0x00000003
const DPORT_SHROM_MPU_TABLE19_V = 0x3
const DPORT_SHROM_MPU_TABLE19_S = 0
const DPORT_SHROM_MPU_TABLE20 = 0x00000003
const DPORT_SHROM_MPU_TABLE20_V = 0x3
const DPORT_SHROM_MPU_TABLE20_S = 0
const DPORT_SHROM_MPU_TABLE21 = 0x00000003
const DPORT_SHROM_MPU_TABLE21_V = 0x3
const DPORT_SHROM_MPU_TABLE21_S = 0
const DPORT_SHROM_MPU_TABLE22 = 0x00000003
const DPORT_SHROM_MPU_TABLE22_V = 0x3
const DPORT_SHROM_MPU_TABLE22_S = 0
const DPORT_SHROM_MPU_TABLE23 = 0x00000003
const DPORT_SHROM_MPU_TABLE23_V = 0x3
const DPORT_SHROM_MPU_TABLE23_S = 0
const DPORT_IMMU_TABLE0 = 0x0000007F
const DPORT_IMMU_TABLE0_V = 0x7F
const DPORT_IMMU_TABLE0_S = 0
const DPORT_IMMU_TABLE1 = 0x0000007F
const DPORT_IMMU_TABLE1_V = 0x7F
const DPORT_IMMU_TABLE1_S = 0
const DPORT_IMMU_TABLE2 = 0x0000007F
const DPORT_IMMU_TABLE2_V = 0x7F
const DPORT_IMMU_TABLE2_S = 0
const DPORT_IMMU_TABLE3 = 0x0000007F
const DPORT_IMMU_TABLE3_V = 0x7F
const DPORT_IMMU_TABLE3_S = 0
const DPORT_IMMU_TABLE4 = 0x0000007F
const DPORT_IMMU_TABLE4_V = 0x7F
const DPORT_IMMU_TABLE4_S = 0
const DPORT_IMMU_TABLE5 = 0x0000007F
const DPORT_IMMU_TABLE5_V = 0x7F
const DPORT_IMMU_TABLE5_S = 0
const DPORT_IMMU_TABLE6 = 0x0000007F
const DPORT_IMMU_TABLE6_V = 0x7F
const DPORT_IMMU_TABLE6_S = 0
const DPORT_IMMU_TABLE7 = 0x0000007F
const DPORT_IMMU_TABLE7_V = 0x7F
const DPORT_IMMU_TABLE7_S = 0
const DPORT_IMMU_TABLE8 = 0x0000007F
const DPORT_IMMU_TABLE8_V = 0x7F
const DPORT_IMMU_TABLE8_S = 0
const DPORT_IMMU_TABLE9 = 0x0000007F
const DPORT_IMMU_TABLE9_V = 0x7F
const DPORT_IMMU_TABLE9_S = 0
const DPORT_IMMU_TABLE10 = 0x0000007F
const DPORT_IMMU_TABLE10_V = 0x7F
const DPORT_IMMU_TABLE10_S = 0
const DPORT_IMMU_TABLE11 = 0x0000007F
const DPORT_IMMU_TABLE11_V = 0x7F
const DPORT_IMMU_TABLE11_S = 0
const DPORT_IMMU_TABLE12 = 0x0000007F
const DPORT_IMMU_TABLE12_V = 0x7F
const DPORT_IMMU_TABLE12_S = 0
const DPORT_IMMU_TABLE13 = 0x0000007F
const DPORT_IMMU_TABLE13_V = 0x7F
const DPORT_IMMU_TABLE13_S = 0
const DPORT_IMMU_TABLE14 = 0x0000007F
const DPORT_IMMU_TABLE14_V = 0x7F
const DPORT_IMMU_TABLE14_S = 0
const DPORT_IMMU_TABLE15 = 0x0000007F
const DPORT_IMMU_TABLE15_V = 0x7F
const DPORT_IMMU_TABLE15_S = 0
const DPORT_DMMU_TABLE0 = 0x0000007F
const DPORT_DMMU_TABLE0_V = 0x7F
const DPORT_DMMU_TABLE0_S = 0
const DPORT_DMMU_TABLE1 = 0x0000007F
const DPORT_DMMU_TABLE1_V = 0x7F
const DPORT_DMMU_TABLE1_S = 0
const DPORT_DMMU_TABLE2 = 0x0000007F
const DPORT_DMMU_TABLE2_V = 0x7F
const DPORT_DMMU_TABLE2_S = 0
const DPORT_DMMU_TABLE3 = 0x0000007F
const DPORT_DMMU_TABLE3_V = 0x7F
const DPORT_DMMU_TABLE3_S = 0
const DPORT_DMMU_TABLE4 = 0x0000007F
const DPORT_DMMU_TABLE4_V = 0x7F
const DPORT_DMMU_TABLE4_S = 0
const DPORT_DMMU_TABLE5 = 0x0000007F
const DPORT_DMMU_TABLE5_V = 0x7F
const DPORT_DMMU_TABLE5_S = 0
const DPORT_DMMU_TABLE6 = 0x0000007F
const DPORT_DMMU_TABLE6_V = 0x7F
const DPORT_DMMU_TABLE6_S = 0
const DPORT_DMMU_TABLE7 = 0x0000007F
const DPORT_DMMU_TABLE7_V = 0x7F
const DPORT_DMMU_TABLE7_S = 0
const DPORT_DMMU_TABLE8 = 0x0000007F
const DPORT_DMMU_TABLE8_V = 0x7F
const DPORT_DMMU_TABLE8_S = 0
const DPORT_DMMU_TABLE9 = 0x0000007F
const DPORT_DMMU_TABLE9_V = 0x7F
const DPORT_DMMU_TABLE9_S = 0
const DPORT_DMMU_TABLE10 = 0x0000007F
const DPORT_DMMU_TABLE10_V = 0x7F
const DPORT_DMMU_TABLE10_S = 0
const DPORT_DMMU_TABLE11 = 0x0000007F
const DPORT_DMMU_TABLE11_V = 0x7F
const DPORT_DMMU_TABLE11_S = 0
const DPORT_DMMU_TABLE12 = 0x0000007F
const DPORT_DMMU_TABLE12_V = 0x7F
const DPORT_DMMU_TABLE12_S = 0
const DPORT_DMMU_TABLE13 = 0x0000007F
const DPORT_DMMU_TABLE13_V = 0x7F
const DPORT_DMMU_TABLE13_S = 0
const DPORT_DMMU_TABLE14 = 0x0000007F
const DPORT_DMMU_TABLE14_V = 0x7F
const DPORT_DMMU_TABLE14_S = 0
const DPORT_DMMU_TABLE15 = 0x0000007F
const DPORT_DMMU_TABLE15_V = 0x7F
const DPORT_DMMU_TABLE15_S = 0
const DPORT_PRO_INTRUSION_RECORD_RESET_N_V = 0x1
const DPORT_PRO_INTRUSION_RECORD_RESET_N_S = 0
const DPORT_PRO_INTRUSION_RECORD = 0x0000000F
const DPORT_PRO_INTRUSION_RECORD_V = 0xF
const DPORT_PRO_INTRUSION_RECORD_S = 0
const DPORT_APP_INTRUSION_RECORD_RESET_N_V = 0x1
const DPORT_APP_INTRUSION_RECORD_RESET_N_S = 0
const DPORT_APP_INTRUSION_RECORD = 0x0000000F
const DPORT_APP_INTRUSION_RECORD_V = 0xF
const DPORT_APP_INTRUSION_RECORD_S = 0
const DPORT_PBUS_MEM_FORCE_PD_V = 0x1
const DPORT_PBUS_MEM_FORCE_PD_S = 3
const DPORT_PBUS_MEM_FORCE_PU_V = 0x1
const DPORT_PBUS_MEM_FORCE_PU_S = 2
const DPORT_AGC_MEM_FORCE_PD_V = 0x1
const DPORT_AGC_MEM_FORCE_PD_S = 1
const DPORT_AGC_MEM_FORCE_PU_V = 0x1
const DPORT_AGC_MEM_FORCE_PU_S = 0
const DPORT_MMU_IA_INT_EN = 0x00FFFFFF
const DPORT_MMU_IA_INT_EN_V = 0xFFFFFF
const DPORT_MMU_IA_INT_EN_S = 0
const DPORT_MPU_IA_INT_EN = 0x0001FFFF
const DPORT_MPU_IA_INT_EN_V = 0x1FFFF
const DPORT_MPU_IA_INT_EN_S = 0
const DPORT_CACHE_IA_INT_EN = 0x0FFFFFFF
const DPORT_CACHE_IA_INT_EN_V = 0xFFFFFFF
const DPORT_CACHE_IA_INT_EN_S = 0
const DPORT_SW_BOOTLOADER_SEL_V = 0x1
const DPORT_SW_BOOTLOADER_SEL_S = 0
const DPORT_SPI3_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI3_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI3_DMA_CHAN_SEL_S = 4
const DPORT_SPI2_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI2_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI2_DMA_CHAN_SEL_S = 2
const DPORT_SPI1_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI1_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI1_DMA_CHAN_SEL_S = 0
const DPORT_PRO_OUT_VECBASE_SEL = 0x00000003
const DPORT_PRO_OUT_VECBASE_SEL_V = 0x3
const DPORT_PRO_OUT_VECBASE_SEL_S = 0
const DPORT_PRO_OUT_VECBASE_REG = 0x003FFFFF
const DPORT_PRO_OUT_VECBASE_REG_V = 0x3FFFFF
const DPORT_PRO_OUT_VECBASE_REG_S = 0
const DPORT_APP_OUT_VECBASE_SEL = 0x00000003
const DPORT_APP_OUT_VECBASE_SEL_V = 0x3
const DPORT_APP_OUT_VECBASE_SEL_S = 0
const DPORT_APP_OUT_VECBASE_REG = 0x003FFFFF
const DPORT_APP_OUT_VECBASE_REG_V = 0x3FFFFF
const DPORT_APP_OUT_VECBASE_REG_S = 0
const DPORT_DATE = 0x0FFFFFFF
const DPORT_DATE_V = 0xFFFFFFF
const DPORT_DATE_S = 0
const DPORT_DPORT_DATE_VERSION = 0x1605190
const DPORT_FLASH_MMU_TABLE_SIZE = 0x100
const DPORT_FLASH_MMU_TABLE_INVALID_VAL = 0x100
const DPORT_MMU_ADDRESS_MASK = 0xff
const TRACEMEM_MUX_PROBLK0_APPBLK1 = 0
const TRACEMEM_MUX_BLK0_ONLY = 1
const TRACEMEM_MUX_BLK1_ONLY = 2
const TRACEMEM_MUX_PROBLK1_APPBLK0 = 3
const RTC_CNTL_SW_SYS_RST_V = 0x1
const RTC_CNTL_SW_SYS_RST_S = 31
const RTC_CNTL_DG_WRAP_FORCE_NORST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NORST_S = 30
const RTC_CNTL_DG_WRAP_FORCE_RST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_RST_S = 29
const RTC_CNTL_ANALOG_FORCE_NOISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_NOISO_S = 28
const RTC_CNTL_PLL_FORCE_NOISO_V = 0x1
const RTC_CNTL_PLL_FORCE_NOISO_S = 27
const RTC_CNTL_XTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_XTL_FORCE_NOISO_S = 26
const RTC_CNTL_ANALOG_FORCE_ISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_ISO_S = 25
const RTC_CNTL_PLL_FORCE_ISO_V = 0x1
const RTC_CNTL_PLL_FORCE_ISO_S = 24
const RTC_CNTL_XTL_FORCE_ISO_V = 0x1
const RTC_CNTL_XTL_FORCE_ISO_S = 23
const RTC_CNTL_BIAS_CORE_FORCE_PU_V = 0x1
const RTC_CNTL_BIAS_CORE_FORCE_PU_S = 22
const RTC_CNTL_BIAS_CORE_FORCE_PD_V = 0x1
const RTC_CNTL_BIAS_CORE_FORCE_PD_S = 21
const RTC_CNTL_BIAS_CORE_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_CORE_FOLW_8M_S = 20
const RTC_CNTL_BIAS_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BIAS_I2C_FORCE_PU_S = 19
const RTC_CNTL_BIAS_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BIAS_I2C_FORCE_PD_S = 18
const RTC_CNTL_BIAS_I2C_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_I2C_FOLW_8M_S = 17
const RTC_CNTL_BIAS_FORCE_NOSLEEP_V = 0x1
const RTC_CNTL_BIAS_FORCE_NOSLEEP_S = 16
const RTC_CNTL_BIAS_FORCE_SLEEP_V = 0x1
const RTC_CNTL_BIAS_FORCE_SLEEP_S = 15
const RTC_CNTL_BIAS_SLEEP_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_SLEEP_FOLW_8M_S = 14
const RTC_CNTL_XTL_FORCE_PU_V = 0x1
const RTC_CNTL_XTL_FORCE_PU_S = 13
const RTC_CNTL_XTL_FORCE_PD_V = 0x1
const RTC_CNTL_XTL_FORCE_PD_S = 12
const RTC_CNTL_BBPLL_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PU_S = 11
const RTC_CNTL_BBPLL_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PD_S = 10
const RTC_CNTL_BBPLL_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PU_S = 9
const RTC_CNTL_BBPLL_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PD_S = 8
const RTC_CNTL_BB_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PU_S = 7
const RTC_CNTL_BB_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PD_S = 6
const RTC_CNTL_SW_PROCPU_RST_V = 0x1
const RTC_CNTL_SW_PROCPU_RST_S = 5
const RTC_CNTL_SW_APPCPU_RST_V = 0x1
const RTC_CNTL_SW_APPCPU_RST_S = 4
const RTC_CNTL_SW_STALL_PROCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_PROCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_PROCPU_C0_S = 2
const RTC_CNTL_SW_STALL_APPCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_APPCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_APPCPU_C0_S = 0
const RTC_CNTL_SLP_VAL_LO = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_V = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_S = 0
const RTC_CNTL_MAIN_TIMER_ALARM_EN_V = 0x1
const RTC_CNTL_MAIN_TIMER_ALARM_EN_S = 16
const RTC_CNTL_SLP_VAL_HI = 0x0000FFFF
const RTC_CNTL_SLP_VAL_HI_V = 0xFFFF
const RTC_CNTL_SLP_VAL_HI_S = 0
const RTC_CNTL_TIME_UPDATE_V = 0x1
const RTC_CNTL_TIME_UPDATE_S = 31
const RTC_CNTL_TIME_VALID_V = 0x1
const RTC_CNTL_TIME_VALID_S = 30
const RTC_CNTL_TIME_LO = 0xFFFFFFFF
const RTC_CNTL_TIME_LO_V = 0xFFFFFFFF
const RTC_CNTL_TIME_LO_S = 0
const RTC_CNTL_TIME_HI = 0x0000FFFF
const RTC_CNTL_TIME_HI_V = 0xFFFF
const RTC_CNTL_TIME_HI_S = 0
const RTC_CNTL_SLEEP_EN_V = 0x1
const RTC_CNTL_SLEEP_EN_S = 31
const RTC_CNTL_SLP_REJECT_V = 0x1
const RTC_CNTL_SLP_REJECT_S = 30
const RTC_CNTL_SLP_WAKEUP_V = 0x1
const RTC_CNTL_SLP_WAKEUP_S = 29
const RTC_CNTL_SDIO_ACTIVE_IND_V = 0x1
const RTC_CNTL_SDIO_ACTIVE_IND_S = 28
const RTC_CNTL_ULP_CP_SLP_TIMER_EN_V = 0x1
const RTC_CNTL_ULP_CP_SLP_TIMER_EN_S = 24
const RTC_CNTL_TOUCH_SLP_TIMER_EN_V = 0x1
const RTC_CNTL_TOUCH_SLP_TIMER_EN_S = 23
const RTC_CNTL_APB2RTC_BRIDGE_SEL_V = 0x1
const RTC_CNTL_APB2RTC_BRIDGE_SEL_S = 22
const RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN_V = 0x1
const RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN_S = 21
const RTC_CNTL_TOUCH_WAKEUP_FORCE_EN_V = 0x1
const RTC_CNTL_TOUCH_WAKEUP_FORCE_EN_S = 20
const RTC_CNTL_PLL_BUF_WAIT = 0x000000FF
const RTC_CNTL_PLL_BUF_WAIT_V = 0xFF
const RTC_CNTL_PLL_BUF_WAIT_S = 24
const RTC_CNTL_PLL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_XTL_BUF_WAIT = 0x000003FF
const RTC_CNTL_XTL_BUF_WAIT_V = 0x3FF
const RTC_CNTL_XTL_BUF_WAIT_S = 14
const RTC_CNTL_XTL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_CK8M_WAIT = 0x000000FF
const RTC_CNTL_CK8M_WAIT_V = 0xFF
const RTC_CNTL_CK8M_WAIT_S = 6
const RTC_CNTL_CPU_STALL_WAIT = 0x0000001F
const RTC_CNTL_CPU_STALL_WAIT_V = 0x1F
const RTC_CNTL_CPU_STALL_WAIT_S = 1
const RTC_CNTL_CPU_STALL_EN_V = 0x1
const RTC_CNTL_CPU_STALL_EN_S = 0
const RTC_CNTL_MIN_TIME_CK8M_OFF = 0x000000FF
const RTC_CNTL_MIN_TIME_CK8M_OFF_V = 0xFF
const RTC_CNTL_MIN_TIME_CK8M_OFF_S = 24
const RTC_CNTL_ULPCP_TOUCH_START_WAIT = 0x000001FF
const RTC_CNTL_ULPCP_TOUCH_START_WAIT_V = 0x1FF
const RTC_CNTL_ULPCP_TOUCH_START_WAIT_S = 15
const RTC_CNTL_ROM_RAM_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_ROM_RAM_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_ROM_RAM_POWERUP_TIMER_S = 25
const RTC_CNTL_ROM_RAM_WAIT_TIMER = 0x000001FF
const RTC_CNTL_ROM_RAM_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_ROM_RAM_WAIT_TIMER_S = 16
const RTC_CNTL_WIFI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_WIFI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_WIFI_POWERUP_TIMER_S = 9
const RTC_CNTL_WIFI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WIFI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WIFI_WAIT_TIMER_S = 0
const RTC_CNTL_DG_WRAP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_WRAP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_S = 16
const RTC_CNTL_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_POWERUP_TIMER_S = 9
const RTC_CNTL_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WAIT_TIMER_S = 0
const RTC_CNTL_RTCMEM_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_RTCMEM_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_RTCMEM_POWERUP_TIMER_S = 25
const RTC_CNTL_RTCMEM_WAIT_TIMER = 0x000001FF
const RTC_CNTL_RTCMEM_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_RTCMEM_WAIT_TIMER_S = 16
const RTC_CNTL_MIN_SLP_VAL = 0x000000FF
const RTC_CNTL_MIN_SLP_VAL_V = 0xFF
const RTC_CNTL_MIN_SLP_VAL_S = 8
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV = 0x000000FF
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV_V = 0xFF
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV_S = 0
const RTC_CNTL_PLL_I2C_PU_V = 0x1
const RTC_CNTL_PLL_I2C_PU_S = 31
const RTC_CNTL_CKGEN_I2C_PU_V = 0x1
const RTC_CNTL_CKGEN_I2C_PU_S = 30
const RTC_CNTL_RFRX_PBUS_PU_V = 0x1
const RTC_CNTL_RFRX_PBUS_PU_S = 28
const RTC_CNTL_TXRF_I2C_PU_V = 0x1
const RTC_CNTL_TXRF_I2C_PU_S = 27
const RTC_CNTL_PVTMON_PU_V = 0x1
const RTC_CNTL_PVTMON_PU_S = 26
const RTC_CNTL_BBPLL_CAL_SLP_START_V = 0x1
const RTC_CNTL_BBPLL_CAL_SLP_START_S = 25
const RTC_CNTL_PLLA_FORCE_PU_V = 0x1
const RTC_CNTL_PLLA_FORCE_PU_S = 24
const RTC_CNTL_PLLA_FORCE_PD_V = 0x1
const RTC_CNTL_PLLA_FORCE_PD_S = 23
const RTC_CNTL_PROCPU_STAT_VECTOR_SEL_V = 0x1
const RTC_CNTL_PROCPU_STAT_VECTOR_SEL_S = 13
const RTC_CNTL_APPCPU_STAT_VECTOR_SEL_V = 0x1
const RTC_CNTL_APPCPU_STAT_VECTOR_SEL_S = 12
const RTC_CNTL_RESET_CAUSE_APPCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_APPCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_APPCPU_S = 6
const RTC_CNTL_RESET_CAUSE_PROCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_PROCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_PROCPU_S = 0
const RTC_CNTL_GPIO_WAKEUP_FILTER_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_FILTER_S = 22
const RTC_CNTL_WAKEUP_ENA = 0x000007FF
const RTC_CNTL_WAKEUP_ENA_V = 0x7FF
const RTC_CNTL_WAKEUP_ENA_S = 11
const RTC_CNTL_WAKEUP_CAUSE = 0x000007FF
const RTC_CNTL_WAKEUP_CAUSE_V = 0x7FF
const RTC_CNTL_WAKEUP_CAUSE_S = 0
const RTC_CNTL_MAIN_TIMER_INT_ENA_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_S = 8
const RTC_CNTL_BROWN_OUT_INT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_S = 7
const RTC_CNTL_TOUCH_INT_ENA_V = 0x1
const RTC_CNTL_TOUCH_INT_ENA_S = 6
const RTC_CNTL_ULP_CP_INT_ENA_V = 0x1
const RTC_CNTL_ULP_CP_INT_ENA_S = 5
const RTC_CNTL_TIME_VALID_INT_ENA_V = 0x1
const RTC_CNTL_TIME_VALID_INT_ENA_S = 4
const RTC_CNTL_WDT_INT_ENA_V = 0x1
const RTC_CNTL_WDT_INT_ENA_S = 3
const RTC_CNTL_SDIO_IDLE_INT_ENA_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_ENA_S = 2
const RTC_CNTL_SLP_REJECT_INT_ENA_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_S = 0
const RTC_CNTL_MAIN_TIMER_INT_RAW_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_RAW_S = 8
const RTC_CNTL_BROWN_OUT_INT_RAW_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_RAW_S = 7
const RTC_CNTL_TOUCH_INT_RAW_V = 0x1
const RTC_CNTL_TOUCH_INT_RAW_S = 6
const RTC_CNTL_ULP_CP_INT_RAW_V = 0x1
const RTC_CNTL_ULP_CP_INT_RAW_S = 5
const RTC_CNTL_TIME_VALID_INT_RAW_V = 0x1
const RTC_CNTL_TIME_VALID_INT_RAW_S = 4
const RTC_CNTL_WDT_INT_RAW_V = 0x1
const RTC_CNTL_WDT_INT_RAW_S = 3
const RTC_CNTL_SDIO_IDLE_INT_RAW_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_RAW_S = 2
const RTC_CNTL_SLP_REJECT_INT_RAW_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_RAW_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_S = 0
const RTC_CNTL_MAIN_TIMER_INT_ST_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ST_S = 8
const RTC_CNTL_BROWN_OUT_INT_ST_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ST_S = 7
const RTC_CNTL_TOUCH_INT_ST_V = 0x1
const RTC_CNTL_TOUCH_INT_ST_S = 6
const RTC_CNTL_SAR_INT_ST_V = 0x1
const RTC_CNTL_SAR_INT_ST_S = 5
const RTC_CNTL_TIME_VALID_INT_ST_V = 0x1
const RTC_CNTL_TIME_VALID_INT_ST_S = 4
const RTC_CNTL_WDT_INT_ST_V = 0x1
const RTC_CNTL_WDT_INT_ST_S = 3
const RTC_CNTL_SDIO_IDLE_INT_ST_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_ST_S = 2
const RTC_CNTL_SLP_REJECT_INT_ST_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ST_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ST_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ST_S = 0
const RTC_CNTL_MAIN_TIMER_INT_CLR_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_CLR_S = 8
const RTC_CNTL_BROWN_OUT_INT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_CLR_S = 7
const RTC_CNTL_TOUCH_INT_CLR_V = 0x1
const RTC_CNTL_TOUCH_INT_CLR_S = 6
const RTC_CNTL_SAR_INT_CLR_V = 0x1
const RTC_CNTL_SAR_INT_CLR_S = 5
const RTC_CNTL_TIME_VALID_INT_CLR_V = 0x1
const RTC_CNTL_TIME_VALID_INT_CLR_S = 4
const RTC_CNTL_WDT_INT_CLR_V = 0x1
const RTC_CNTL_WDT_INT_CLR_S = 3
const RTC_CNTL_SDIO_IDLE_INT_CLR_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_CLR_S = 2
const RTC_CNTL_SLP_REJECT_INT_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_CLR_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_S = 0
const RTC_CNTL_SCRATCH0 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_S = 0
const RTC_CNTL_SCRATCH1 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_S = 0
const RTC_CNTL_SCRATCH2 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_S = 0
const RTC_CNTL_SCRATCH3 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_S = 0
const RTC_CNTL_XTL_EXT_CTR_EN_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_EN_S = 31
const RTC_CNTL_XTL_EXT_CTR_LV_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_LV_S = 30
const RTC_CNTL_EXT_WAKEUP1_LV_V = 0x1
const RTC_CNTL_EXT_WAKEUP1_LV_S = 31
const RTC_CNTL_EXT_WAKEUP0_LV_V = 0x1
const RTC_CNTL_EXT_WAKEUP0_LV_S = 30
const RTC_CNTL_REJECT_CAUSE = 0x0000000F
const RTC_CNTL_REJECT_CAUSE_V = 0xF
const RTC_CNTL_REJECT_CAUSE_S = 28
const RTC_CNTL_DEEP_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_DEEP_SLP_REJECT_EN_S = 27
const RTC_CNTL_LIGHT_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_LIGHT_SLP_REJECT_EN_S = 26
const RTC_CNTL_SDIO_REJECT_EN_V = 0x1
const RTC_CNTL_SDIO_REJECT_EN_S = 25
const RTC_CNTL_GPIO_REJECT_EN_V = 0x1
const RTC_CNTL_GPIO_REJECT_EN_S = 24
const RTC_CNTL_CPUPERIOD_SEL = 0x00000003
const RTC_CNTL_CPUPERIOD_SEL_V = 0x3
const RTC_CNTL_CPUPERIOD_SEL_S = 30
const RTC_CNTL_CPUSEL_CONF_V = 0x1
const RTC_CNTL_CPUSEL_CONF_S = 29
const RTC_CNTL_SDIO_ACT_DNUM = 0x000003FF
const RTC_CNTL_SDIO_ACT_DNUM_V = 0x3FF
const RTC_CNTL_SDIO_ACT_DNUM_S = 22
const RTC_CNTL_ANA_CLK_RTC_SEL = 0x00000003
const RTC_CNTL_ANA_CLK_RTC_SEL_V = 0x3
const RTC_CNTL_ANA_CLK_RTC_SEL_S = 30
const RTC_CNTL_FAST_CLK_RTC_SEL_V = 0x1
const RTC_CNTL_FAST_CLK_RTC_SEL_S = 29
const RTC_CNTL_SOC_CLK_SEL = 0x00000003
const RTC_CNTL_SOC_CLK_SEL_V = 0x3
const RTC_CNTL_SOC_CLK_SEL_S = 27
const RTC_CNTL_CK8M_FORCE_PU_V = 0x1
const RTC_CNTL_CK8M_FORCE_PU_S = 26
const RTC_CNTL_CK8M_FORCE_PD_V = 0x1
const RTC_CNTL_CK8M_FORCE_PD_S = 25
const RTC_CNTL_CK8M_DFREQ = 0x000000FF
const RTC_CNTL_CK8M_DFREQ_V = 0xFF
const RTC_CNTL_CK8M_DFREQ_S = 17
const RTC_CNTL_CK8M_DFREQ_DEFAULT = 172
const RTC_CNTL_CK8M_FORCE_NOGATING_V = 0x1
const RTC_CNTL_CK8M_FORCE_NOGATING_S = 16
const RTC_CNTL_XTAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_FORCE_NOGATING_S = 15
const RTC_CNTL_CK8M_DIV_SEL = 0x00000007
const RTC_CNTL_CK8M_DIV_SEL_V = 0x7
const RTC_CNTL_CK8M_DIV_SEL_S = 12
const RTC_CNTL_CK8M_DFREQ_FORCE_V = 0x1
const RTC_CNTL_CK8M_DFREQ_FORCE_S = 11
const RTC_CNTL_DIG_CLK8M_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_EN_S = 10
const RTC_CNTL_DIG_CLK8M_D256_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_D256_EN_S = 9
const RTC_CNTL_DIG_XTAL32K_EN_V = 0x1
const RTC_CNTL_DIG_XTAL32K_EN_S = 8
const RTC_CNTL_ENB_CK8M_DIV_V = 0x1
const RTC_CNTL_ENB_CK8M_DIV_S = 7
const RTC_CNTL_ENB_CK8M_V = 0x1
const RTC_CNTL_ENB_CK8M_S = 6
const RTC_CNTL_CK8M_DIV = 0x00000003
const RTC_CNTL_CK8M_DIV_V = 0x3
const RTC_CNTL_CK8M_DIV_S = 4
const RTC_CNTL_XPD_SDIO_REG_V = 0x1
const RTC_CNTL_XPD_SDIO_REG_S = 31
const RTC_CNTL_DREFH_SDIO = 0x00000003
const RTC_CNTL_DREFH_SDIO_V = 0x3
const RTC_CNTL_DREFH_SDIO_S = 29
const RTC_CNTL_DREFM_SDIO = 0x00000003
const RTC_CNTL_DREFM_SDIO_V = 0x3
const RTC_CNTL_DREFM_SDIO_S = 27
const RTC_CNTL_DREFL_SDIO = 0x00000003
const RTC_CNTL_DREFL_SDIO_V = 0x3
const RTC_CNTL_DREFL_SDIO_S = 25
const RTC_CNTL_REG1P8_READY_V = 0x1
const RTC_CNTL_REG1P8_READY_S = 24
const RTC_CNTL_SDIO_TIEH_V = 0x1
const RTC_CNTL_SDIO_TIEH_S = 23
const RTC_CNTL_SDIO_FORCE_V = 0x1
const RTC_CNTL_SDIO_FORCE_S = 22
const RTC_CNTL_SDIO_PD_EN_V = 0x1
const RTC_CNTL_SDIO_PD_EN_S = 21
const RTC_CNTL_RST_BIAS_I2C_V = 0x1
const RTC_CNTL_RST_BIAS_I2C_S = 31
const RTC_CNTL_DEC_HEARTBEAT_WIDTH_V = 0x1
const RTC_CNTL_DEC_HEARTBEAT_WIDTH_S = 30
const RTC_CNTL_INC_HEARTBEAT_PERIOD_V = 0x1
const RTC_CNTL_INC_HEARTBEAT_PERIOD_S = 29
const RTC_CNTL_DEC_HEARTBEAT_PERIOD_V = 0x1
const RTC_CNTL_DEC_HEARTBEAT_PERIOD_S = 28
const RTC_CNTL_INC_HEARTBEAT_REFRESH_V = 0x1
const RTC_CNTL_INC_HEARTBEAT_REFRESH_S = 27
const RTC_CNTL_ENB_SCK_XTAL_V = 0x1
const RTC_CNTL_ENB_SCK_XTAL_S = 26
const RTC_CNTL_DBG_ATTEN = 0x00000003
const RTC_CNTL_DBG_ATTEN_V = 0x3
const RTC_CNTL_DBG_ATTEN_S = 24
const RTC_CNTL_DBG_ATTEN_DEFAULT = 3
const RTC_CNTL_DBG_ATTEN_NODROP = 0
const RTC_CNTL_FORCE_PU_V = 0x1
const RTC_CNTL_FORCE_PU_S = 31
const RTC_CNTL_FORCE_PD_V = 0x1
const RTC_CNTL_FORCE_PD_S = 30
const RTC_CNTL_DBOOST_FORCE_PU_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PU_S = 29
const RTC_CNTL_DBOOST_FORCE_PD_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PD_S = 28
const RTC_CNTL_DBIAS_WAK = 0x00000007
const RTC_CNTL_DBIAS_WAK_V = 0x7
const RTC_CNTL_DBIAS_WAK_S = 25
const RTC_CNTL_DBIAS_SLP = 0x00000007
const RTC_CNTL_DBIAS_SLP_V = 0x7
const RTC_CNTL_DBIAS_SLP_S = 22
const RTC_CNTL_SCK_DCAP = 0x000000FF
const RTC_CNTL_SCK_DCAP_V = 0xFF
const RTC_CNTL_SCK_DCAP_S = 14
const RTC_CNTL_SCK_DCAP_DEFAULT = 255
const RTC_CNTL_DIG_DBIAS_WAK = 0x00000007
const RTC_CNTL_DIG_DBIAS_WAK_V = 0x7
const RTC_CNTL_DIG_DBIAS_WAK_S = 11
const RTC_CNTL_DIG_DBIAS_SLP = 0x00000007
const RTC_CNTL_DIG_DBIAS_SLP_V = 0x7
const RTC_CNTL_DIG_DBIAS_SLP_S = 8
const RTC_CNTL_SCK_DCAP_FORCE_V = 0x1
const RTC_CNTL_SCK_DCAP_FORCE_S = 7
const RTC_CNTL_DBIAS_0V90 = 0
const RTC_CNTL_DBIAS_0V95 = 1
const RTC_CNTL_DBIAS_1V00 = 2
const RTC_CNTL_DBIAS_1V05 = 3
const RTC_CNTL_DBIAS_1V10 = 4
const RTC_CNTL_DBIAS_1V15 = 5
const RTC_CNTL_DBIAS_1V20 = 6
const RTC_CNTL_DBIAS_1V25 = 7
const RTC_CNTL_PD_EN_V = 0x1
const RTC_CNTL_PD_EN_S = 20
const RTC_CNTL_PWC_FORCE_PU_V = 0x1
const RTC_CNTL_PWC_FORCE_PU_S = 19
const RTC_CNTL_PWC_FORCE_PD_V = 0x1
const RTC_CNTL_PWC_FORCE_PD_S = 18
const RTC_CNTL_SLOWMEM_PD_EN_V = 0x1
const RTC_CNTL_SLOWMEM_PD_EN_S = 17
const RTC_CNTL_SLOWMEM_FORCE_PU_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_PU_S = 16
const RTC_CNTL_SLOWMEM_FORCE_PD_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_PD_S = 15
const RTC_CNTL_FASTMEM_PD_EN_V = 0x1
const RTC_CNTL_FASTMEM_PD_EN_S = 14
const RTC_CNTL_FASTMEM_FORCE_PU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_PU_S = 13
const RTC_CNTL_FASTMEM_FORCE_PD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_PD_S = 12
const RTC_CNTL_SLOWMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_LPU_S = 11
const RTC_CNTL_SLOWMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_LPD_S = 10
const RTC_CNTL_SLOWMEM_FOLW_CPU_V = 0x1
const RTC_CNTL_SLOWMEM_FOLW_CPU_S = 9
const RTC_CNTL_FASTMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPU_S = 8
const RTC_CNTL_FASTMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPD_S = 7
const RTC_CNTL_FASTMEM_FOLW_CPU_V = 0x1
const RTC_CNTL_FASTMEM_FOLW_CPU_S = 6
const RTC_CNTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_FORCE_NOISO_S = 5
const RTC_CNTL_FORCE_ISO_V = 0x1
const RTC_CNTL_FORCE_ISO_S = 4
const RTC_CNTL_SLOWMEM_FORCE_ISO_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_ISO_S = 3
const RTC_CNTL_SLOWMEM_FORCE_NOISO_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_NOISO_S = 2
const RTC_CNTL_FASTMEM_FORCE_ISO_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_ISO_S = 1
const RTC_CNTL_FASTMEM_FORCE_NOISO_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_NOISO_S = 0
const RTC_CNTL_DG_WRAP_PD_EN_V = 0x1
const RTC_CNTL_DG_WRAP_PD_EN_S = 31
const RTC_CNTL_WIFI_PD_EN_V = 0x1
const RTC_CNTL_WIFI_PD_EN_S = 30
const RTC_CNTL_INTER_RAM4_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM4_PD_EN_S = 29
const RTC_CNTL_INTER_RAM3_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM3_PD_EN_S = 28
const RTC_CNTL_INTER_RAM2_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM2_PD_EN_S = 27
const RTC_CNTL_INTER_RAM1_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM1_PD_EN_S = 26
const RTC_CNTL_INTER_RAM0_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM0_PD_EN_S = 25
const RTC_CNTL_ROM0_PD_EN_V = 0x1
const RTC_CNTL_ROM0_PD_EN_S = 24
const RTC_CNTL_DG_WRAP_FORCE_PU_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PU_S = 20
const RTC_CNTL_DG_WRAP_FORCE_PD_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PD_S = 19
const RTC_CNTL_WIFI_FORCE_PU_V = 0x1
const RTC_CNTL_WIFI_FORCE_PU_S = 18
const RTC_CNTL_WIFI_FORCE_PD_V = 0x1
const RTC_CNTL_WIFI_FORCE_PD_S = 17
const RTC_CNTL_INTER_RAM4_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_PU_S = 16
const RTC_CNTL_INTER_RAM4_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_PD_S = 15
const RTC_CNTL_INTER_RAM3_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_PU_S = 14
const RTC_CNTL_INTER_RAM3_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_PD_S = 13
const RTC_CNTL_INTER_RAM2_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_PU_S = 12
const RTC_CNTL_INTER_RAM2_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_PD_S = 11
const RTC_CNTL_INTER_RAM1_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_PU_S = 10
const RTC_CNTL_INTER_RAM1_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_PD_S = 9
const RTC_CNTL_INTER_RAM0_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_PU_S = 8
const RTC_CNTL_INTER_RAM0_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_PD_S = 7
const RTC_CNTL_ROM0_FORCE_PU_V = 0x1
const RTC_CNTL_ROM0_FORCE_PU_S = 6
const RTC_CNTL_ROM0_FORCE_PD_V = 0x1
const RTC_CNTL_ROM0_FORCE_PD_S = 5
const RTC_CNTL_LSLP_MEM_FORCE_PU_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PU_S = 4
const RTC_CNTL_LSLP_MEM_FORCE_PD_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PD_S = 3
const RTC_CNTL_DG_WRAP_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NOISO_S = 31
const RTC_CNTL_DG_WRAP_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_ISO_S = 30
const RTC_CNTL_WIFI_FORCE_NOISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_NOISO_S = 29
const RTC_CNTL_WIFI_FORCE_ISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_ISO_S = 28
const RTC_CNTL_INTER_RAM4_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_NOISO_S = 27
const RTC_CNTL_INTER_RAM4_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_ISO_S = 26
const RTC_CNTL_INTER_RAM3_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_NOISO_S = 25
const RTC_CNTL_INTER_RAM3_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_ISO_S = 24
const RTC_CNTL_INTER_RAM2_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_NOISO_S = 23
const RTC_CNTL_INTER_RAM2_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_ISO_S = 22
const RTC_CNTL_INTER_RAM1_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_NOISO_S = 21
const RTC_CNTL_INTER_RAM1_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_ISO_S = 20
const RTC_CNTL_INTER_RAM0_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_NOISO_S = 19
const RTC_CNTL_INTER_RAM0_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_ISO_S = 18
const RTC_CNTL_ROM0_FORCE_NOISO_V = 0x1
const RTC_CNTL_ROM0_FORCE_NOISO_S = 17
const RTC_CNTL_ROM0_FORCE_ISO_V = 0x1
const RTC_CNTL_ROM0_FORCE_ISO_S = 16
const RTC_CNTL_DG_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_HOLD_S = 15
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_S = 14
const RTC_CNTL_DG_PAD_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_ISO_S = 13
const RTC_CNTL_DG_PAD_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_NOISO_S = 12
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_S = 11
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S = 10
const RTC_CNTL_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_S = 9
const RTC_CNTL_DIG_ISO_FORCE_ON_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_ON_S = 8
const RTC_CNTL_DIG_ISO_FORCE_OFF_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_OFF_S = 7
const RTC_CNTL_WDT_EN_V = 0x1
const RTC_CNTL_WDT_EN_S = 31
const RTC_CNTL_WDT_STG0 = 0x00000007
const RTC_CNTL_WDT_STG0_V = 0x7
const RTC_CNTL_WDT_STG0_S = 28
const RTC_CNTL_WDT_STG1 = 0x00000007
const RTC_CNTL_WDT_STG1_V = 0x7
const RTC_CNTL_WDT_STG1_S = 25
const RTC_CNTL_WDT_STG2 = 0x00000007
const RTC_CNTL_WDT_STG2_V = 0x7
const RTC_CNTL_WDT_STG2_S = 22
const RTC_CNTL_WDT_STG3 = 0x00000007
const RTC_CNTL_WDT_STG3_V = 0x7
const RTC_CNTL_WDT_STG3_S = 19
const RTC_CNTL_WDT_EDGE_INT_EN_V = 0x1
const RTC_CNTL_WDT_EDGE_INT_EN_S = 18
const RTC_CNTL_WDT_LEVEL_INT_EN_V = 0x1
const RTC_CNTL_WDT_LEVEL_INT_EN_S = 17
const RTC_CNTL_WDT_CPU_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_CPU_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_CPU_RESET_LENGTH_S = 14
const RTC_CNTL_WDT_SYS_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_SYS_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_SYS_RESET_LENGTH_S = 11
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_V = 0x1
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_S = 10
const RTC_CNTL_WDT_PROCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_PROCPU_RESET_EN_S = 9
const RTC_CNTL_WDT_APPCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_APPCPU_RESET_EN_S = 8
const RTC_CNTL_WDT_PAUSE_IN_SLP_V = 0x1
const RTC_CNTL_WDT_PAUSE_IN_SLP_S = 7
const RTC_WDT_STG_SEL_OFF = 0
const RTC_WDT_STG_SEL_INT = 1
const RTC_WDT_STG_SEL_RESET_CPU = 2
const RTC_WDT_STG_SEL_RESET_SYSTEM = 3
const RTC_WDT_STG_SEL_RESET_RTC = 4
const RTC_CNTL_WDT_STG0_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_S = 0
const RTC_CNTL_WDT_STG1_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_S = 0
const RTC_CNTL_WDT_STG2_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_S = 0
const RTC_CNTL_WDT_STG3_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_S = 0
const RTC_CNTL_WDT_FEED_V = 0x1
const RTC_CNTL_WDT_FEED_S = 31
const RTC_CNTL_WDT_WKEY = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_S = 0
const RTC_CNTL_DTEST_RTC = 0x00000003
const RTC_CNTL_DTEST_RTC_V = 0x3
const RTC_CNTL_DTEST_RTC_S = 30
const RTC_CNTL_ENT_RTC_V = 0x1
const RTC_CNTL_ENT_RTC_S = 29
const RTC_CNTL_SW_STALL_PROCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_PROCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_PROCPU_C1_S = 26
const RTC_CNTL_SW_STALL_APPCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_APPCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_APPCPU_C1_S = 20
const RTC_CNTL_SCRATCH4 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_S = 0
const RTC_CNTL_SCRATCH5 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_S = 0
const RTC_CNTL_SCRATCH6 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_S = 0
const RTC_CNTL_SCRATCH7 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_S = 0
const RTC_CNTL_RDY_FOR_WAKEUP_V = 0x1
const RTC_CNTL_RDY_FOR_WAKEUP_S = 19
const RTC_CNTL_LOW_POWER_DIAG0 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG0_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG0_S = 0
const RTC_CNTL_LOW_POWER_DIAG1 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_S = 0
const RTC_CNTL_X32N_HOLD_FORCE_V = 0x1
const RTC_CNTL_X32N_HOLD_FORCE_S = 17
const RTC_CNTL_X32P_HOLD_FORCE_V = 0x1
const RTC_CNTL_X32P_HOLD_FORCE_S = 16
const RTC_CNTL_TOUCH_PAD7_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD7_HOLD_FORCE_S = 15
const RTC_CNTL_TOUCH_PAD6_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD6_HOLD_FORCE_S = 14
const RTC_CNTL_TOUCH_PAD5_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD5_HOLD_FORCE_S = 13
const RTC_CNTL_TOUCH_PAD4_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD4_HOLD_FORCE_S = 12
const RTC_CNTL_TOUCH_PAD3_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD3_HOLD_FORCE_S = 11
const RTC_CNTL_TOUCH_PAD2_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD2_HOLD_FORCE_S = 10
const RTC_CNTL_TOUCH_PAD1_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD1_HOLD_FORCE_S = 9
const RTC_CNTL_TOUCH_PAD0_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD0_HOLD_FORCE_S = 8
const RTC_CNTL_SENSE4_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE4_HOLD_FORCE_S = 7
const RTC_CNTL_SENSE3_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE3_HOLD_FORCE_S = 6
const RTC_CNTL_SENSE2_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE2_HOLD_FORCE_S = 5
const RTC_CNTL_SENSE1_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE1_HOLD_FORCE_S = 4
const RTC_CNTL_PDAC2_HOLD_FORCE_V = 0x1
const RTC_CNTL_PDAC2_HOLD_FORCE_S = 3
const RTC_CNTL_PDAC1_HOLD_FORCE_V = 0x1
const RTC_CNTL_PDAC1_HOLD_FORCE_S = 2
const RTC_CNTL_ADC2_HOLD_FORCE_V = 0x1
const RTC_CNTL_ADC2_HOLD_FORCE_S = 1
const RTC_CNTL_ADC1_HOLD_FORCE_V = 0x1
const RTC_CNTL_ADC1_HOLD_FORCE_S = 0
const RTC_CNTL_EXT_WAKEUP1_STATUS_CLR_V = 0x1
const RTC_CNTL_EXT_WAKEUP1_STATUS_CLR_S = 18
const RTC_CNTL_EXT_WAKEUP1_SEL = 0x0003FFFF
const RTC_CNTL_EXT_WAKEUP1_SEL_V = 0x3FFFF
const RTC_CNTL_EXT_WAKEUP1_SEL_S = 0
const RTC_CNTL_EXT_WAKEUP1_STATUS = 0x0003FFFF
const RTC_CNTL_EXT_WAKEUP1_STATUS_V = 0x3FFFF
const RTC_CNTL_EXT_WAKEUP1_STATUS_S = 0
const RTC_CNTL_BROWN_OUT_DET_V = 0x1
const RTC_CNTL_BROWN_OUT_DET_S = 31
const RTC_CNTL_BROWN_OUT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_ENA_S = 30
const RTC_CNTL_DBROWN_OUT_THRES = 0x00000007
const RTC_CNTL_DBROWN_OUT_THRES_V = 0x7
const RTC_CNTL_DBROWN_OUT_THRES_S = 27
const RTC_CNTL_BROWN_OUT_RST_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_ENA_S = 26
const RTC_CNTL_BROWN_OUT_RST_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_S = 16
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_S = 15
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_S = 14
const RTC_MEM_CRC_FINISH_V = 0x1
const RTC_MEM_CRC_FINISH_S = 31
const RTC_MEM_CRC_LEN_V = 0x7ff
const RTC_MEM_CRC_LEN_S = 20
const RTC_MEM_CRC_ADDR = 0x7ff
const RTC_MEM_CRC_ADDR_V = 0x7ff
const RTC_MEM_CRC_ADDR_S = 9
const RTC_MEM_CRC_START_V = 0x1
const RTC_MEM_CRC_START_S = 8
const RTC_MEM_PID_CONF = 0xff
const RTC_MEM_PID_CONF_M = 0xff
const RTC_MEM_PID_CONF_V = 0xff
const RTC_MEM_PID_CONF_S = 0
const RTC_CNTL_CNTL_DATE = 0x0FFFFFFF
const RTC_CNTL_CNTL_DATE_V = 0xFFFFFFF
const RTC_CNTL_CNTL_DATE_S = 0
const RTC_CNTL_RTC_CNTL_DATE_VERSION = 0x1604280
const SLP_OE_V = 1
const SLP_OE_S = 0
const SLP_SEL_V = 1
const SLP_SEL_S = 1
const SLP_PD_V = 1
const SLP_PD_S = 2
const SLP_PU_V = 1
const SLP_PU_S = 3
const SLP_IE_V = 1
const SLP_IE_S = 4
const SLP_DRV = 0x3
const SLP_DRV_V = 0x3
const SLP_DRV_S = 5
const FUN_PD_V = 1
const FUN_PD_S = 7
const FUN_PU_V = 1
const FUN_PU_S = 8
const FUN_IE_V = 1
const FUN_IE_S = 9
const FUN_DRV = 0x3
const FUN_DRV_V = 0x3
const FUN_DRV_S = 10
const MCU_SEL = 0x7
const MCU_SEL_V = 0x7
const MCU_SEL_S = 12
const PIN_FUNC_GPIO = 2
const SPI_CLK_GPIO_NUM = 6
const SPI_CS0_GPIO_NUM = 11
const SPI_Q_GPIO_NUM = 7
const SPI_D_GPIO_NUM = 8
const SPI_WP_GPIO_NUM = 10
const SPI_HD_GPIO_NUM = 9
const XTAL32K_P_GPIO_NUM = 32
const XTAL32K_N_GPIO_NUM = 33
const CLK_OUT3 = 0xf
const CLK_OUT3_S = 8
const CLK_OUT2 = 0xf
const CLK_OUT2_S = 4
const CLK_OUT1 = 0xf
const CLK_OUT1_S = 0
const FUNC_GPIO0_EMAC_TX_CLK = 5
const FUNC_GPIO0_GPIO0 = 2
const FUNC_GPIO0_CLK_OUT1 = 1
const FUNC_GPIO0_GPIO0_0 = 0
const FUNC_U0TXD_EMAC_RXD2 = 5
const FUNC_U0TXD_GPIO1 = 2
const FUNC_U0TXD_CLK_OUT3 = 1
const FUNC_U0TXD_U0TXD = 0
const FUNC_GPIO2_SD_DATA0 = 4
const FUNC_GPIO2_HS2_DATA0 = 3
const FUNC_GPIO2_GPIO2 = 2
const FUNC_GPIO2_HSPIWP = 1
const FUNC_GPIO2_GPIO2_0 = 0
const FUNC_U0RXD_GPIO3 = 2
const FUNC_U0RXD_CLK_OUT2 = 1
const FUNC_U0RXD_U0RXD = 0
const FUNC_GPIO4_EMAC_TX_ER = 5
const FUNC_GPIO4_SD_DATA1 = 4
const FUNC_GPIO4_HS2_DATA1 = 3
const FUNC_GPIO4_GPIO4 = 2
const FUNC_GPIO4_HSPIHD = 1
const FUNC_GPIO4_GPIO4_0 = 0
const FUNC_GPIO5_EMAC_RX_CLK = 5
const FUNC_GPIO5_HS1_DATA6 = 3
const FUNC_GPIO5_GPIO5 = 2
const FUNC_GPIO5_VSPICS0 = 1
const FUNC_GPIO5_GPIO5_0 = 0
const FUNC_SD_CLK_U1CTS = 4
const FUNC_SD_CLK_HS1_CLK = 3
const FUNC_SD_CLK_GPIO6 = 2
const FUNC_SD_CLK_SPICLK = 1
const FUNC_SD_CLK_SD_CLK = 0
const FUNC_SD_DATA0_U2RTS = 4
const FUNC_SD_DATA0_HS1_DATA0 = 3
const FUNC_SD_DATA0_GPIO7 = 2
const FUNC_SD_DATA0_SPIQ = 1
const FUNC_SD_DATA0_SD_DATA0 = 0
const FUNC_SD_DATA1_U2CTS = 4
const FUNC_SD_DATA1_HS1_DATA1 = 3
const FUNC_SD_DATA1_GPIO8 = 2
const FUNC_SD_DATA1_SPID = 1
const FUNC_SD_DATA1_SD_DATA1 = 0
const FUNC_SD_DATA2_U1RXD = 4
const FUNC_SD_DATA2_HS1_DATA2 = 3
const FUNC_SD_DATA2_GPIO9 = 2
const FUNC_SD_DATA2_SPIHD = 1
const FUNC_SD_DATA2_SD_DATA2 = 0
const FUNC_SD_DATA3_U1TXD = 4
const FUNC_SD_DATA3_HS1_DATA3 = 3
const FUNC_SD_DATA3_GPIO10 = 2
const FUNC_SD_DATA3_SPIWP = 1
const FUNC_SD_DATA3_SD_DATA3 = 0
const FUNC_SD_CMD_U1RTS = 4
const FUNC_SD_CMD_HS1_CMD = 3
const FUNC_SD_CMD_GPIO11 = 2
const FUNC_SD_CMD_SPICS0 = 1
const FUNC_SD_CMD_SD_CMD = 0
const FUNC_MTDI_EMAC_TXD3 = 5
const FUNC_MTDI_SD_DATA2 = 4
const FUNC_MTDI_HS2_DATA2 = 3
const FUNC_MTDI_GPIO12 = 2
const FUNC_MTDI_HSPIQ = 1
const FUNC_MTDI_MTDI = 0
const FUNC_MTCK_EMAC_RX_ER = 5
const FUNC_MTCK_SD_DATA3 = 4
const FUNC_MTCK_HS2_DATA3 = 3
const FUNC_MTCK_GPIO13 = 2
const FUNC_MTCK_HSPID = 1
const FUNC_MTCK_MTCK = 0
const FUNC_MTMS_EMAC_TXD2 = 5
const FUNC_MTMS_SD_CLK = 4
const FUNC_MTMS_HS2_CLK = 3
const FUNC_MTMS_GPIO14 = 2
const FUNC_MTMS_HSPICLK = 1
const FUNC_MTMS_MTMS = 0
const FUNC_MTDO_EMAC_RXD3 = 5
const FUNC_MTDO_SD_CMD = 4
const FUNC_MTDO_HS2_CMD = 3
const FUNC_MTDO_GPIO15 = 2
const FUNC_MTDO_HSPICS0 = 1
const FUNC_MTDO_MTDO = 0
const FUNC_GPIO16_EMAC_CLK_OUT = 5
const FUNC_GPIO16_U2RXD = 4
const FUNC_GPIO16_HS1_DATA4 = 3
const FUNC_GPIO16_GPIO16 = 2
const FUNC_GPIO16_GPIO16_0 = 0
const FUNC_GPIO17_EMAC_CLK_OUT_180 = 5
const FUNC_GPIO17_U2TXD = 4
const FUNC_GPIO17_HS1_DATA5 = 3
const FUNC_GPIO17_GPIO17 = 2
const FUNC_GPIO17_GPIO17_0 = 0
const FUNC_GPIO18_HS1_DATA7 = 3
const FUNC_GPIO18_GPIO18 = 2
const FUNC_GPIO18_VSPICLK = 1
const FUNC_GPIO18_GPIO18_0 = 0
const FUNC_GPIO19_EMAC_TXD0 = 5
const FUNC_GPIO19_U0CTS = 3
const FUNC_GPIO19_GPIO19 = 2
const FUNC_GPIO19_VSPIQ = 1
const FUNC_GPIO19_GPIO19_0 = 0
const FUNC_GPIO20_GPIO20 = 2
const FUNC_GPIO20_GPIO20_0 = 0
const FUNC_GPIO21_EMAC_TX_EN = 5
const FUNC_GPIO21_GPIO21 = 2
const FUNC_GPIO21_VSPIHD = 1
const FUNC_GPIO21_GPIO21_0 = 0
const FUNC_GPIO22_EMAC_TXD1 = 5
const FUNC_GPIO22_U0RTS = 3
const FUNC_GPIO22_GPIO22 = 2
const FUNC_GPIO22_VSPIWP = 1
const FUNC_GPIO22_GPIO22_0 = 0
const FUNC_GPIO23_HS1_STROBE = 3
const FUNC_GPIO23_GPIO23 = 2
const FUNC_GPIO23_VSPID = 1
const FUNC_GPIO23_GPIO23_0 = 0
const FUNC_GPIO24_GPIO24 = 2
const FUNC_GPIO24_GPIO24_0 = 0
const FUNC_GPIO25_EMAC_RXD0 = 5
const FUNC_GPIO25_GPIO25 = 2
const FUNC_GPIO25_GPIO25_0 = 0
const FUNC_GPIO26_EMAC_RXD1 = 5
const FUNC_GPIO26_GPIO26 = 2
const FUNC_GPIO26_GPIO26_0 = 0
const FUNC_GPIO27_EMAC_RX_DV = 5
const FUNC_GPIO27_GPIO27 = 2
const FUNC_GPIO27_GPIO27_0 = 0
const FUNC_GPIO32_GPIO32 = 2
const FUNC_GPIO32_GPIO32_0 = 0
const FUNC_GPIO33_GPIO33 = 2
const FUNC_GPIO33_GPIO33_0 = 0
const FUNC_GPIO34_GPIO34 = 2
const FUNC_GPIO34_GPIO34_0 = 0
const FUNC_GPIO35_GPIO35 = 2
const FUNC_GPIO35_GPIO35_0 = 0
const FUNC_GPIO36_GPIO36 = 2
const FUNC_GPIO36_GPIO36_0 = 0
const FUNC_GPIO37_GPIO37 = 2
const FUNC_GPIO37_GPIO37_0 = 0
const FUNC_GPIO38_GPIO38 = 2
const FUNC_GPIO38_GPIO38_0 = 0
const FUNC_GPIO39_GPIO39 = 2
const FUNC_GPIO39_GPIO39_0 = 0
const SPICLK_IN_IDX = 0
const SPICLK_OUT_IDX = 0
const SPIQ_IN_IDX = 1
const SPIQ_OUT_IDX = 1
const SPID_IN_IDX = 2
const SPID_OUT_IDX = 2
const SPIHD_IN_IDX = 3
const SPIHD_OUT_IDX = 3
const SPIWP_IN_IDX = 4
const SPIWP_OUT_IDX = 4
const SPICS0_IN_IDX = 5
const SPICS0_OUT_IDX = 5
const SPICS1_IN_IDX = 6
const SPICS1_OUT_IDX = 6
const SPICS2_IN_IDX = 7
const SPICS2_OUT_IDX = 7
const HSPICLK_IN_IDX = 8
const HSPICLK_OUT_IDX = 8
const HSPIQ_IN_IDX = 9
const HSPIQ_OUT_IDX = 9
const HSPID_IN_IDX = 10
const HSPID_OUT_IDX = 10
const HSPICS0_IN_IDX = 11
const HSPICS0_OUT_IDX = 11
const HSPIHD_IN_IDX = 12
const HSPIHD_OUT_IDX = 12
const HSPIWP_IN_IDX = 13
const HSPIWP_OUT_IDX = 13
const U0RXD_IN_IDX = 14
const U0TXD_OUT_IDX = 14
const U0CTS_IN_IDX = 15
const U0RTS_OUT_IDX = 15
const U0DSR_IN_IDX = 16
const U0DTR_OUT_IDX = 16
const U1RXD_IN_IDX = 17
const U1TXD_OUT_IDX = 17
const U1CTS_IN_IDX = 18
const U1RTS_OUT_IDX = 18
const I2CM_SCL_O_IDX = 19
const I2CM_SDA_I_IDX = 20
const I2CM_SDA_O_IDX = 20
const EXT_I2C_SCL_O_IDX = 21
const EXT_I2C_SDA_O_IDX = 22
const EXT_I2C_SDA_I_IDX = 22
const I2S0O_BCK_IN_IDX = 23
const I2S0O_BCK_OUT_IDX = 23
const I2S1O_BCK_IN_IDX = 24
const I2S1O_BCK_OUT_IDX = 24
const I2S0O_WS_IN_IDX = 25
const I2S0O_WS_OUT_IDX = 25
const I2S1O_WS_IN_IDX = 26
const I2S1O_WS_OUT_IDX = 26
const I2S0I_BCK_IN_IDX = 27
const I2S0I_BCK_OUT_IDX = 27
const I2S0I_WS_IN_IDX = 28
const I2S0I_WS_OUT_IDX = 28
const I2CEXT0_SCL_IN_IDX = 29
const I2CEXT0_SCL_OUT_IDX = 29
const I2CEXT0_SDA_IN_IDX = 30
const I2CEXT0_SDA_OUT_IDX = 30
const PWM0_SYNC0_IN_IDX = 31
const SDIO_TOHOST_INT_OUT_IDX = 31
const PWM0_SYNC1_IN_IDX = 32
const PWM0_OUT0A_IDX = 32
const PWM0_SYNC2_IN_IDX = 33
const PWM0_OUT0B_IDX = 33
const PWM0_F0_IN_IDX = 34
const PWM0_OUT1A_IDX = 34
const PWM0_F1_IN_IDX = 35
const PWM0_OUT1B_IDX = 35
const PWM0_F2_IN_IDX = 36
const PWM0_OUT2A_IDX = 36
const GPIO_BT_ACTIVE_IDX = 37
const PWM0_OUT2B_IDX = 37
const GPIO_BT_PRIORITY_IDX = 38
const PCNT_SIG_CH0_IN0_IDX = 39
const PCNT_SIG_CH1_IN0_IDX = 40
const GPIO_WLAN_ACTIVE_IDX = 40
const PCNT_CTRL_CH0_IN0_IDX = 41
const BB_DIAG0_IDX = 41
const PCNT_CTRL_CH1_IN0_IDX = 42
const BB_DIAG1_IDX = 42
const PCNT_SIG_CH0_IN1_IDX = 43
const BB_DIAG2_IDX = 43
const PCNT_SIG_CH1_IN1_IDX = 44
const BB_DIAG3_IDX = 44
const PCNT_CTRL_CH0_IN1_IDX = 45
const BB_DIAG4_IDX = 45
const PCNT_CTRL_CH1_IN1_IDX = 46
const BB_DIAG5_IDX = 46
const PCNT_SIG_CH0_IN2_IDX = 47
const BB_DIAG6_IDX = 47
const PCNT_SIG_CH1_IN2_IDX = 48
const BB_DIAG7_IDX = 48
const PCNT_CTRL_CH0_IN2_IDX = 49
const BB_DIAG8_IDX = 49
const PCNT_CTRL_CH1_IN2_IDX = 50
const BB_DIAG9_IDX = 50
const PCNT_SIG_CH0_IN3_IDX = 51
const BB_DIAG10_IDX = 51
const PCNT_SIG_CH1_IN3_IDX = 52
const BB_DIAG11_IDX = 52
const PCNT_CTRL_CH0_IN3_IDX = 53
const BB_DIAG12_IDX = 53
const PCNT_CTRL_CH1_IN3_IDX = 54
const BB_DIAG13_IDX = 54
const PCNT_SIG_CH0_IN4_IDX = 55
const BB_DIAG14_IDX = 55
const PCNT_SIG_CH1_IN4_IDX = 56
const BB_DIAG15_IDX = 56
const PCNT_CTRL_CH0_IN4_IDX = 57
const BB_DIAG16_IDX = 57
const PCNT_CTRL_CH1_IN4_IDX = 58
const BB_DIAG17_IDX = 58
const BB_DIAG18_IDX = 59
const BB_DIAG19_IDX = 60
const HSPICS1_IN_IDX = 61
const HSPICS1_OUT_IDX = 61
const HSPICS2_IN_IDX = 62
const HSPICS2_OUT_IDX = 62
const VSPICLK_IN_IDX = 63
const VSPICLK_OUT_IDX = 63
const VSPIQ_IN_IDX = 64
const VSPIQ_OUT_IDX = 64
const VSPID_IN_IDX = 65
const VSPID_OUT_IDX = 65
const VSPIHD_IN_IDX = 66
const VSPIHD_OUT_IDX = 66
const VSPIWP_IN_IDX = 67
const VSPIWP_OUT_IDX = 67
const VSPICS0_IN_IDX = 68
const VSPICS0_OUT_IDX = 68
const VSPICS1_IN_IDX = 69
const VSPICS1_OUT_IDX = 69
const VSPICS2_IN_IDX = 70
const VSPICS2_OUT_IDX = 70
const PCNT_SIG_CH0_IN5_IDX = 71
const LEDC_HS_SIG_OUT0_IDX = 71
const PCNT_SIG_CH1_IN5_IDX = 72
const LEDC_HS_SIG_OUT1_IDX = 72
const PCNT_CTRL_CH0_IN5_IDX = 73
const LEDC_HS_SIG_OUT2_IDX = 73
const PCNT_CTRL_CH1_IN5_IDX = 74
const LEDC_HS_SIG_OUT3_IDX = 74
const PCNT_SIG_CH0_IN6_IDX = 75
const LEDC_HS_SIG_OUT4_IDX = 75
const PCNT_SIG_CH1_IN6_IDX = 76
const LEDC_HS_SIG_OUT5_IDX = 76
const PCNT_CTRL_CH0_IN6_IDX = 77
const LEDC_HS_SIG_OUT6_IDX = 77
const PCNT_CTRL_CH1_IN6_IDX = 78
const LEDC_HS_SIG_OUT7_IDX = 78
const PCNT_SIG_CH0_IN7_IDX = 79
const LEDC_LS_SIG_OUT0_IDX = 79
const PCNT_SIG_CH1_IN7_IDX = 80
const LEDC_LS_SIG_OUT1_IDX = 80
const PCNT_CTRL_CH0_IN7_IDX = 81
const LEDC_LS_SIG_OUT2_IDX = 81
const PCNT_CTRL_CH1_IN7_IDX = 82
const LEDC_LS_SIG_OUT3_IDX = 82
const RMT_SIG_IN0_IDX = 83
const LEDC_LS_SIG_OUT4_IDX = 83
const RMT_SIG_IN1_IDX = 84
const LEDC_LS_SIG_OUT5_IDX = 84
const RMT_SIG_IN2_IDX = 85
const LEDC_LS_SIG_OUT6_IDX = 85
const RMT_SIG_IN3_IDX = 86
const LEDC_LS_SIG_OUT7_IDX = 86
const RMT_SIG_IN4_IDX = 87
const RMT_SIG_OUT0_IDX = 87
const RMT_SIG_IN5_IDX = 88
const RMT_SIG_OUT1_IDX = 88
const RMT_SIG_IN6_IDX = 89
const RMT_SIG_OUT2_IDX = 89
const RMT_SIG_IN7_IDX = 90
const RMT_SIG_OUT3_IDX = 90
const RMT_SIG_OUT4_IDX = 91
const RMT_SIG_OUT5_IDX = 92
const EXT_ADC_START_IDX = 93
const RMT_SIG_OUT6_IDX = 93
const TWAI_RX_IDX = 94
const RMT_SIG_OUT7_IDX = 94
const I2CEXT1_SCL_IN_IDX = 95
const I2CEXT1_SCL_OUT_IDX = 95
const I2CEXT1_SDA_IN_IDX = 96
const I2CEXT1_SDA_OUT_IDX = 96
const HOST_CARD_DETECT_N_1_IDX = 97
const HOST_CCMD_OD_PULLUP_EN_N_IDX = 97
const HOST_CARD_DETECT_N_2_IDX = 98
const HOST_RST_N_1_IDX = 98
const HOST_CARD_WRITE_PRT_1_IDX = 99
const HOST_RST_N_2_IDX = 99
const HOST_CARD_WRITE_PRT_2_IDX = 100
const GPIO_SD0_OUT_IDX = 100
const HOST_CARD_INT_N_1_IDX = 101
const GPIO_SD1_OUT_IDX = 101
const HOST_CARD_INT_N_2_IDX = 102
const GPIO_SD2_OUT_IDX = 102
const PWM1_SYNC0_IN_IDX = 103
const GPIO_SD3_OUT_IDX = 103
const PWM1_SYNC1_IN_IDX = 104
const GPIO_SD4_OUT_IDX = 104
const PWM1_SYNC2_IN_IDX = 105
const GPIO_SD5_OUT_IDX = 105
const PWM1_F0_IN_IDX = 106
const GPIO_SD6_OUT_IDX = 106
const PWM1_F1_IN_IDX = 107
const GPIO_SD7_OUT_IDX = 107
const PWM1_F2_IN_IDX = 108
const PWM1_OUT0A_IDX = 108
const PWM0_CAP0_IN_IDX = 109
const PWM1_OUT0B_IDX = 109
const PWM0_CAP1_IN_IDX = 110
const PWM1_OUT1A_IDX = 110
const PWM0_CAP2_IN_IDX = 111
const PWM1_OUT1B_IDX = 111
const PWM1_CAP0_IN_IDX = 112
const PWM1_OUT2A_IDX = 112
const PWM1_CAP1_IN_IDX = 113
const PWM1_OUT2B_IDX = 113
const PWM1_CAP2_IN_IDX = 114
const TWAI_TX_IDX = 123
const TWAI_BUS_OFF_ON_IDX = 124
const TWAI_CLKOUT_IDX = 125
const SPID4_IN_IDX = 128
const SPID4_OUT_IDX = 128
const SPID5_IN_IDX = 129
const SPID5_OUT_IDX = 129
const SPID6_IN_IDX = 130
const SPID6_OUT_IDX = 130
const SPID7_IN_IDX = 131
const SPID7_OUT_IDX = 131
const HSPID4_IN_IDX = 132
const HSPID4_OUT_IDX = 132
const HSPID5_IN_IDX = 133
const HSPID5_OUT_IDX = 133
const HSPID6_IN_IDX = 134
const HSPID6_OUT_IDX = 134
const HSPID7_IN_IDX = 135
const HSPID7_OUT_IDX = 135
const VSPID4_IN_IDX = 136
const VSPID4_OUT_IDX = 136
const VSPID5_IN_IDX = 137
const VSPID5_OUT_IDX = 137
const VSPID6_IN_IDX = 138
const VSPID6_OUT_IDX = 138
const VSPID7_IN_IDX = 139
const VSPID7_OUT_IDX = 139
const I2S0I_DATA_IN0_IDX = 140
const I2S0O_DATA_OUT0_IDX = 140
const I2S0I_DATA_IN1_IDX = 141
const I2S0O_DATA_OUT1_IDX = 141
const I2S0I_DATA_IN2_IDX = 142
const I2S0O_DATA_OUT2_IDX = 142
const I2S0I_DATA_IN3_IDX = 143
const I2S0O_DATA_OUT3_IDX = 143
const I2S0I_DATA_IN4_IDX = 144
const I2S0O_DATA_OUT4_IDX = 144
const I2S0I_DATA_IN5_IDX = 145
const I2S0O_DATA_OUT5_IDX = 145
const I2S0I_DATA_IN6_IDX = 146
const I2S0O_DATA_OUT6_IDX = 146
const I2S0I_DATA_IN7_IDX = 147
const I2S0O_DATA_OUT7_IDX = 147
const I2S0I_DATA_IN8_IDX = 148
const I2S0O_DATA_OUT8_IDX = 148
const I2S0I_DATA_IN9_IDX = 149
const I2S0O_DATA_OUT9_IDX = 149
const I2S0I_DATA_IN10_IDX = 150
const I2S0O_DATA_OUT10_IDX = 150
const I2S0I_DATA_IN11_IDX = 151
const I2S0O_DATA_OUT11_IDX = 151
const I2S0I_DATA_IN12_IDX = 152
const I2S0O_DATA_OUT12_IDX = 152
const I2S0I_DATA_IN13_IDX = 153
const I2S0O_DATA_OUT13_IDX = 153
const I2S0I_DATA_IN14_IDX = 154
const I2S0O_DATA_OUT14_IDX = 154
const I2S0I_DATA_IN15_IDX = 155
const I2S0O_DATA_OUT15_IDX = 155
const I2S0O_DATA_OUT16_IDX = 156
const I2S0O_DATA_OUT17_IDX = 157
const I2S0O_DATA_OUT18_IDX = 158
const I2S0O_DATA_OUT19_IDX = 159
const I2S0O_DATA_OUT20_IDX = 160
const I2S0O_DATA_OUT21_IDX = 161
const I2S0O_DATA_OUT22_IDX = 162
const I2S0O_DATA_OUT23_IDX = 163
const I2S1I_BCK_IN_IDX = 164
const I2S1I_BCK_OUT_IDX = 164
const I2S1I_WS_IN_IDX = 165
const I2S1I_WS_OUT_IDX = 165
const I2S1I_DATA_IN0_IDX = 166
const I2S1O_DATA_OUT0_IDX = 166
const I2S1I_DATA_IN1_IDX = 167
const I2S1O_DATA_OUT1_IDX = 167
const I2S1I_DATA_IN2_IDX = 168
const I2S1O_DATA_OUT2_IDX = 168
const I2S1I_DATA_IN3_IDX = 169
const I2S1O_DATA_OUT3_IDX = 169
const I2S1I_DATA_IN4_IDX = 170
const I2S1O_DATA_OUT4_IDX = 170
const I2S1I_DATA_IN5_IDX = 171
const I2S1O_DATA_OUT5_IDX = 171
const I2S1I_DATA_IN6_IDX = 172
const I2S1O_DATA_OUT6_IDX = 172
const I2S1I_DATA_IN7_IDX = 173
const I2S1O_DATA_OUT7_IDX = 173
const I2S1I_DATA_IN8_IDX = 174
const I2S1O_DATA_OUT8_IDX = 174
const I2S1I_DATA_IN9_IDX = 175
const I2S1O_DATA_OUT9_IDX = 175
const I2S1I_DATA_IN10_IDX = 176
const I2S1O_DATA_OUT10_IDX = 176
const I2S1I_DATA_IN11_IDX = 177
const I2S1O_DATA_OUT11_IDX = 177
const I2S1I_DATA_IN12_IDX = 178
const I2S1O_DATA_OUT12_IDX = 178
const I2S1I_DATA_IN13_IDX = 179
const I2S1O_DATA_OUT13_IDX = 179
const I2S1I_DATA_IN14_IDX = 180
const I2S1O_DATA_OUT14_IDX = 180
const I2S1I_DATA_IN15_IDX = 181
const I2S1O_DATA_OUT15_IDX = 181
const I2S1O_DATA_OUT16_IDX = 182
const I2S1O_DATA_OUT17_IDX = 183
const I2S1O_DATA_OUT18_IDX = 184
const I2S1O_DATA_OUT19_IDX = 185
const I2S1O_DATA_OUT20_IDX = 186
const I2S1O_DATA_OUT21_IDX = 187
const I2S1O_DATA_OUT22_IDX = 188
const I2S1O_DATA_OUT23_IDX = 189
const I2S0I_H_SYNC_IDX = 190
const I2S0I_V_SYNC_IDX = 191
const I2S0I_H_ENABLE_IDX = 192
const I2S1I_H_SYNC_IDX = 193
const I2S1I_V_SYNC_IDX = 194
const I2S1I_H_ENABLE_IDX = 195
const U2RXD_IN_IDX = 198
const U2TXD_OUT_IDX = 198
const U2CTS_IN_IDX = 199
const U2RTS_OUT_IDX = 199
const EMAC_MDC_I_IDX = 200
const EMAC_MDC_O_IDX = 200
const EMAC_MDI_I_IDX = 201
const EMAC_MDO_O_IDX = 201
const EMAC_CRS_I_IDX = 202
const EMAC_CRS_O_IDX = 202
const EMAC_COL_I_IDX = 203
const EMAC_COL_O_IDX = 203
const PCMFSYNC_IN_IDX = 204
const BT_AUDIO0_IRQ_IDX = 204
const PCMCLK_IN_IDX = 205
const BT_AUDIO1_IRQ_IDX = 205
const PCMDIN_IDX = 206
const BT_AUDIO2_IRQ_IDX = 206
const BLE_AUDIO0_IRQ_IDX = 207
const BLE_AUDIO1_IRQ_IDX = 208
const BLE_AUDIO2_IRQ_IDX = 209
const PCMFSYNC_OUT_IDX = 210
const PCMCLK_OUT_IDX = 211
const PCMDOUT_IDX = 212
const BLE_AUDIO_SYNC0_P_IDX = 213
const BLE_AUDIO_SYNC1_P_IDX = 214
const BLE_AUDIO_SYNC2_P_IDX = 215
const ANT_SEL0_IDX = 216
const ANT_SEL1_IDX = 217
const ANT_SEL2_IDX = 218
const ANT_SEL3_IDX = 219
const ANT_SEL4_IDX = 220
const ANT_SEL5_IDX = 221
const ANT_SEL6_IDX = 222
const ANT_SEL7_IDX = 223
const SIG_IN_FUNC224_IDX = 224
const SIG_IN_FUNC225_IDX = 225
const SIG_IN_FUNC226_IDX = 226
const SIG_IN_FUNC227_IDX = 227
const SIG_IN_FUNC228_IDX = 228
const SIG_GPIO_OUT_IDX = 256
const GPIO_SD0_PRESCALE = 0x000000FF
const GPIO_SD0_PRESCALE_V = 0xFF
const GPIO_SD0_PRESCALE_S = 8
const GPIO_SD0_IN = 0x000000FF
const GPIO_SD0_IN_V = 0xFF
const GPIO_SD0_IN_S = 0
const GPIO_SD1_PRESCALE = 0x000000FF
const GPIO_SD1_PRESCALE_V = 0xFF
const GPIO_SD1_PRESCALE_S = 8
const GPIO_SD1_IN = 0x000000FF
const GPIO_SD1_IN_V = 0xFF
const GPIO_SD1_IN_S = 0
const GPIO_SD2_PRESCALE = 0x000000FF
const GPIO_SD2_PRESCALE_V = 0xFF
const GPIO_SD2_PRESCALE_S = 8
const GPIO_SD2_IN = 0x000000FF
const GPIO_SD2_IN_V = 0xFF
const GPIO_SD2_IN_S = 0
const GPIO_SD3_PRESCALE = 0x000000FF
const GPIO_SD3_PRESCALE_V = 0xFF
const GPIO_SD3_PRESCALE_S = 8
const GPIO_SD3_IN = 0x000000FF
const GPIO_SD3_IN_V = 0xFF
const GPIO_SD3_IN_S = 0
const GPIO_SD4_PRESCALE = 0x000000FF
const GPIO_SD4_PRESCALE_V = 0xFF
const GPIO_SD4_PRESCALE_S = 8
const GPIO_SD4_IN = 0x000000FF
const GPIO_SD4_IN_V = 0xFF
const GPIO_SD4_IN_S = 0
const GPIO_SD5_PRESCALE = 0x000000FF
const GPIO_SD5_PRESCALE_V = 0xFF
const GPIO_SD5_PRESCALE_S = 8
const GPIO_SD5_IN = 0x000000FF
const GPIO_SD5_IN_V = 0xFF
const GPIO_SD5_IN_S = 0
const GPIO_SD6_PRESCALE = 0x000000FF
const GPIO_SD6_PRESCALE_V = 0xFF
const GPIO_SD6_PRESCALE_S = 8
const GPIO_SD6_IN = 0x000000FF
const GPIO_SD6_IN_V = 0xFF
const GPIO_SD6_IN_S = 0
const GPIO_SD7_PRESCALE = 0x000000FF
const GPIO_SD7_PRESCALE_V = 0xFF
const GPIO_SD7_PRESCALE_S = 8
const GPIO_SD7_IN = 0x000000FF
const GPIO_SD7_IN_V = 0xFF
const GPIO_SD7_IN_S = 0
const GPIO_SD_CLK_EN_V = 0x1
const GPIO_SD_CLK_EN_S = 31
const GPIO_SPI_SWAP_V = 0x1
const GPIO_SPI_SWAP_S = 31
const GPIO_SD_DATE = 0x0FFFFFFF
const GPIO_SD_DATE_V = 0xFFFFFFF
const GPIO_SD_DATE_S = 0
const SIGMADELTA_GPIO_SD_DATE_VERSION = 0x1506190
const X_LIBC_LIMITS_H_ = 1
const NL_ARGMAX = 32
const X_POSIX2_RE_DUP_MAX = 255
const CHAR_MIN = 0
const SOC_IRAM0_CACHE_ADDRESS_LOW = 0x400D0000
const SOC_IRAM0_CACHE_ADDRESS_HIGH = 0x40400000
const SOC_IRAM1_CACHE_ADDRESS_LOW = 0x40400000
const SOC_IRAM1_CACHE_ADDRESS_HIGH = 0x40800000
const SOC_IROM0_CACHE_ADDRESS_LOW = 0x40800000
const SOC_IROM0_CACHE_ADDRESS_HIGH = 0x40C00000
const SOC_DRAM1_CACHE_ADDRESS_LOW = 0x3F800000
const SOC_DRAM1_CACHE_ADDRESS_HIGH = 0x3FC00000
const SOC_DROM0_CACHE_ADDRESS_LOW = 0x3F400000
const SOC_DROM0_CACHE_ADDRESS_HIGH = 0x3F800000
const SOC_MMU_MAX_PADDR_PAGE_NUM = 256
const SOC_MMU_VADDR_MASK = 0x3FFFFF
const SOC_MMU_ENTRY_NUM = 384
const SOC_MMU_DBUS_VADDR_BASE = 0x3E000000
const SOC_MMU_IBUS_VADDR_BASE = 0x40000000
const SOC_MMU_LINEAR_ADDR_MASK = 0x1FFFFFF
const EFUSE_WRITE_OP_CODE = 0x5a5a
const EFUSE_READ_OP_CODE = 0x5aa5
const EFUSE_RD_CHIP_VER_PKG_ESP32D0WDQ6 = 0
const EFUSE_RD_CHIP_VER_PKG_ESP32D0WDQ5 = 1
const EFUSE_RD_CHIP_VER_PKG_ESP32D2WDQ5 = 2
const EFUSE_RD_CHIP_VER_PKG_ESP32PICOD2 = 4
const EFUSE_RD_CHIP_VER_PKG_ESP32U4WDH = 4
const EFUSE_RD_CHIP_VER_PKG_ESP32PICOD4 = 5
const EFUSE_RD_CHIP_VER_PKG_ESP32PICOV302 = 6
const EFUSE_RD_CHIP_VER_PKG_ESP32D0WDR2V3 = 7
const EFUSE_CODING_SCHEME_VAL_NONE = 0x0
const EFUSE_CODING_SCHEME_VAL_34 = 0x1
const EFUSE_CODING_SCHEME_VAL_REPEAT = 0x2
const EFUSE_RD_EFUSE_WR_DIS_S = 0
const EFUSE_RD_EFUSE_RD_DIS_S = 16
const EFUSE_RD_FLASH_CRYPT_CNT_S = 20
const EFUSE_RD_UART_DOWNLOAD_DIS_S = 27
const EFUSE_RESERVED_0_28_S = 28
const EFUSE_RD_MAC_S = 0
const EFUSE_RD_MAC_1_S = 0
const EFUSE_RD_MAC_CRC_S = 16
const EFUSE_RD_RESERVE_0_88_S = 24
const EFUSE_RD_DISABLE_APP_CPU_S = 0
const EFUSE_RD_DISABLE_BT_S = 1
const EFUSE_RD_CHIP_PACKAGE_4BIT_S = 2
const EFUSE_RD_DIS_CACHE_S = 3
const EFUSE_RD_SPI_PAD_CONFIG_HD_S = 4
const EFUSE_RD_CHIP_PACKAGE_S = 9
const EFUSE_RD_CHIP_CPU_FREQ_LOW_S = 12
const EFUSE_RD_CHIP_CPU_FREQ_RATED_S = 13
const EFUSE_RD_BLK3_PART_RESERVE_S = 14
const EFUSE_RD_CHIP_VER_REV1_S = 15
const EFUSE_RD_RESERVE_0_112_S = 16
const EFUSE_RD_CLK8M_FREQ_S = 0
const EFUSE_RD_ADC_VREF_S = 8
const EFUSE_RD_RESERVE_0_141_S = 13
const EFUSE_RD_XPD_SDIO_REG_S = 14
const EFUSE_RD_XPD_SDIO_TIEH_S = 15
const EFUSE_RD_XPD_SDIO_FORCE_S = 16
const EFUSE_RD_RESERVE_0_145_S = 17
const EFUSE_RD_SPI_PAD_CONFIG_CLK_S = 0
const EFUSE_RD_SPI_PAD_CONFIG_Q_S = 5
const EFUSE_RD_SPI_PAD_CONFIG_D_S = 10
const EFUSE_RD_SPI_PAD_CONFIG_CS0_S = 15
const EFUSE_RD_CHIP_VER_REV2_S = 20
const EFUSE_RD_RESERVE_0_181_S = 21
const EFUSE_RD_VOL_LEVEL_HP_INV_S = 22
const EFUSE_RD_WAFER_VERSION_MINOR_S = 24
const EFUSE_RD_RESERVE_0_186_S = 26
const EFUSE_RD_FLASH_CRYPT_CONFIG_S = 28
const EFUSE_RD_CODING_SCHEME_S = 0
const EFUSE_RD_CONSOLE_DEBUG_DISABLE_S = 2
const EFUSE_RD_DISABLE_SDIO_HOST_S = 3
const EFUSE_RD_ABS_DONE_0_S = 4
const EFUSE_RD_ABS_DONE_1_S = 5
const EFUSE_RD_JTAG_DISABLE_S = 6
const EFUSE_RD_DISABLE_DL_ENCRYPT_S = 7
const EFUSE_RD_DISABLE_DL_DECRYPT_S = 8
const EFUSE_RD_DISABLE_DL_CACHE_S = 9
const EFUSE_RD_KEY_STATUS_S = 10
const EFUSE_RD_RESERVE_0_203_S = 11
const EFUSE_WR_DIS_S = 0
const EFUSE_RD_DIS_S = 16
const EFUSE_FLASH_CRYPT_CNT_S = 20
const EFUSE_WIFI_MAC_CRC_LOW_S = 0
const EFUSE_WIFI_MAC_CRC_HIGH_S = 0
const EFUSE_DISABLE_APP_CPU_S = 0
const EFUSE_DISABLE_BT_S = 1
const EFUSE_CHIP_PACKAGE_4BIT_S = 2
const EFUSE_DIS_CACHE_S = 3
const EFUSE_SPI_PAD_CONFIG_HD_S = 4
const EFUSE_CHIP_PACKAGE_S = 9
const EFUSE_CHIP_CPU_FREQ_LOW_S = 12
const EFUSE_CHIP_CPU_FREQ_RATED_S = 13
const EFUSE_BLK3_PART_RESERVE_S = 14
const EFUSE_CHIP_VER_REV1_S = 15
const EFUSE_RESERVE_0_112_S = 16
const EFUSE_CLK8M_FREQ_S = 0
const EFUSE_ADC_VREF_S = 8
const EFUSE_RESERVE_0_141_S = 13
const EFUSE_XPD_SDIO_REG_S = 14
const EFUSE_XPD_SDIO_TIEH_S = 15
const EFUSE_XPD_SDIO_FORCE_S = 16
const EFUSE_RESERVE_0_145_S = 17
const EFUSE_SPI_PAD_CONFIG_CLK_S = 0
const EFUSE_SPI_PAD_CONFIG_Q_S = 5
const EFUSE_SPI_PAD_CONFIG_D_S = 10
const EFUSE_SPI_PAD_CONFIG_CS0_S = 15
const EFUSE_CHIP_VER_REV2_S = 20
const EFUSE_RESERVE_0_181_S = 21
const EFUSE_VOL_LEVEL_HP_INV_S = 22
const EFUSE_WAFER_VERSION_MINOR_S = 24
const EFUSE_RESERVE_0_186_S = 26
const EFUSE_FLASH_CRYPT_CONFIG_S = 28
const EFUSE_CODING_SCHEME_S = 0
const EFUSE_CONSOLE_DEBUG_DISABLE_S = 2
const EFUSE_DISABLE_SDIO_HOST_S = 3
const EFUSE_ABS_DONE_0_S = 4
const EFUSE_ABS_DONE_1_S = 5
const EFUSE_DISABLE_JTAG_S = 6
const EFUSE_DISABLE_DL_ENCRYPT_S = 7
const EFUSE_DISABLE_DL_DECRYPT_S = 8
const EFUSE_DISABLE_DL_CACHE_S = 9
const EFUSE_KEY_STATUS_S = 10
const EFUSE_RD_BLOCK1_S = 0
const EFUSE_RD_BLOCK1_1_S = 0
const EFUSE_RD_BLOCK1_2_S = 0
const EFUSE_RD_BLOCK1_3_S = 0
const EFUSE_RD_BLOCK1_4_S = 0
const EFUSE_RD_BLOCK1_5_S = 0
const EFUSE_RD_BLOCK1_6_S = 0
const EFUSE_RD_BLOCK1_7_S = 0
const EFUSE_RD_BLOCK2_S = 0
const EFUSE_RD_BLOCK2_1_S = 0
const EFUSE_RD_BLOCK2_2_S = 0
const EFUSE_RD_BLOCK2_3_S = 0
const EFUSE_RD_BLOCK2_4_S = 0
const EFUSE_RD_BLOCK2_5_S = 0
const EFUSE_RD_BLOCK2_6_S = 0
const EFUSE_RD_BLOCK2_7_S = 0
const EFUSE_RD_CUSTOM_MAC_CRC_S = 0
const EFUSE_RD_CUSTOM_MAC_S = 8
const EFUSE_RD_CUSTOM_MAC_1_S = 0
const EFUSE_RESERVED_3_56_S = 24
const EFUSE_RD_BLK3_RESERVED_2_S = 0
const EFUSE_RD_ADC1_TP_LOW_S = 0
const EFUSE_RD_ADC1_TP_HIGH_S = 7
const EFUSE_RD_ADC2_TP_LOW_S = 16
const EFUSE_RD_ADC2_TP_HIGH_S = 23
const EFUSE_RD_SECURE_VERSION_S = 0
const EFUSE_RESERVED_3_160_S = 0
const EFUSE_RD_MAC_VERSION_S = 24
const EFUSE_RD_BLK3_RESERVED_6_S = 0
const EFUSE_RD_BLK3_RESERVED_7_S = 0
const EFUSE_BLK1_DIN0_S = 0
const EFUSE_BLK1_DIN1_S = 0
const EFUSE_BLK1_DIN2_S = 0
const EFUSE_BLK1_DIN3_S = 0
const EFUSE_BLK1_DIN4_S = 0
const EFUSE_BLK1_DIN5_S = 0
const EFUSE_BLK1_DIN6_S = 0
const EFUSE_BLK1_DIN7_S = 0
const EFUSE_BLK2_DIN0_S = 0
const EFUSE_BLK2_DIN1_S = 0
const EFUSE_BLK2_DIN2_S = 0
const EFUSE_BLK2_DIN3_S = 0
const EFUSE_BLK2_DIN4_S = 0
const EFUSE_BLK2_DIN5_S = 0
const EFUSE_BLK2_DIN6_S = 0
const EFUSE_BLK2_DIN7_S = 0
const EFUSE_BLK3_DIN0_S = 0
const EFUSE_BLK3_DIN1_S = 0
const EFUSE_BLK3_DIN2_S = 0
const EFUSE_ADC1_TP_LOW_S = 0
const EFUSE_ADC1_TP_HIGH_S = 7
const EFUSE_ADC2_TP_LOW_S = 16
const EFUSE_ADC2_TP_HIGH_S = 23
const EFUSE_SECURE_VERSION_S = 0
const EFUSE_BLK3_DIN5_S = 0
const EFUSE_BLK3_DIN6_S = 0
const EFUSE_BLK3_DIN7_S = 0
const EFUSE_CLK_SEL0_S = 0
const EFUSE_CLK_SEL1_S = 8
const EFUSE_CLK_EN_S = 16
const EFUSE_OP_CODE_S = 0
const EFUSE_FORCE_NO_WR_RD_DIS_S = 16
const EFUSE_DEBUG_S = 0
const EFUSE_READ_CMD_S = 0
const EFUSE_PGM_CMD_S = 1
const EFUSE_READ_DONE_INT_RAW_S = 0
const EFUSE_PGM_DONE_INT_RAW_S = 1
const EFUSE_READ_DONE_INT_ST_S = 0
const EFUSE_PGM_DONE_INT_ST_S = 1
const EFUSE_READ_DONE_INT_ENA_S = 0
const EFUSE_PGM_DONE_INT_ENA_S = 1
const EFUSE_READ_DONE_INT_CLR_S = 0
const EFUSE_PGM_DONE_INT_CLR_S = 1
const EFUSE_DAC_CLK_DIV_S = 0
const EFUSE_DAC_CLK_PAD_SEL_S = 8
const EFUSE_DEC_WARNINGS_S = 0
const EFUSE_DATE_S = 0
const XTHAL_RELEASE_MAJOR = 12000
const XTHAL_RELEASE_MINOR = 9
const XTHAL_RELEASE_NAME = "12.0.9"
const XTHAL_REL_12 = 1
const XTHAL_REL_12_0 = 1
const XTHAL_REL_12_0_9 = 1
const XTHAL_MAX_CPS = 8
const XTHAL_LITTLEENDIAN = 0
const XTHAL_BIGENDIAN = 1
const XTHAL_PREFETCH_DISABLE = 0xFFFF0000
const XTHAL_DCACHE_PREFETCH_L1_OFF = 0x90000000
const XTHAL_DCACHE_PREFETCH_L1 = 0x90001000
const XTHAL_ICACHE_PREFETCH_L1_OFF = 0xA0000000
const XTHAL_ICACHE_PREFETCH_L1 = 0xA0002000
const XTHAL_DISASM_BUFSIZE = 80
const XTHAL_DISASM_OPT_ADDR = 0x0001
const XTHAL_DISASM_OPT_OPHEX = 0x0002
const XTHAL_DISASM_OPT_OPCODE = 0x0004
const XTHAL_DISASM_OPT_PARMS = 0x0008
const XTHAL_DISASM_OPT_ALL = 0x0FFF
const XTHAL_MAX_INTERRUPTS = 32
const XTHAL_MAX_INTLEVELS = 16
const XTHAL_MAX_TIMERS = 4
const XTHAL_INTTYPE_UNCONFIGURED = 0
const XTHAL_INTTYPE_SOFTWARE = 1
const XTHAL_INTTYPE_EXTERN_EDGE = 2
const XTHAL_INTTYPE_EXTERN_LEVEL = 3
const XTHAL_INTTYPE_TIMER = 4
const XTHAL_INTTYPE_NMI = 5
const XTHAL_INTTYPE_WRITE_ERROR = 6
const XTHAL_INTTYPE_PROFILING = 7
const XTHAL_INTTYPE_IDMA_DONE = 8
const XTHAL_INTTYPE_IDMA_ERR = 9
const XTHAL_INTTYPE_GS_ERR = 10
const XTHAL_INTTYPE_SG_ERR = 10
const XTHAL_MAX_INTTYPES = 11
const XTHAL_MEMEP_PARITY = 1
const XTHAL_MEMEP_ECC = 2
const XTHAL_MEMEP_F_LOCAL = 0
const XTHAL_MEMEP_F_DCACHE_DATA = 4
const XTHAL_MEMEP_F_DCACHE_TAG = 5
const XTHAL_MEMEP_F_ICACHE_DATA = 6
const XTHAL_MEMEP_F_ICACHE_TAG = 7
const XTHAL_MEMEP_F_CORRECTABLE = 16
const XTHAL_AMB_EXCEPTION = 0
const XTHAL_AMB_HITCACHE = 1
const XTHAL_AMB_ALLOCATE = 2
const XTHAL_AMB_WRITETHRU = 3
const XTHAL_AMB_ISOLATE = 4
const XTHAL_AMB_GUARD = 5
const XTHAL_AMB_COHERENT = 6
const XTHAL_FAM_EXCEPTION = 0x001
const XTHAL_FAM_BYPASS = 0x000
const XTHAL_FAM_CACHED = 0x006
const XTHAL_LAM_EXCEPTION = 0x001
const XTHAL_LAM_ISOLATE = 0x012
const XTHAL_LAM_BYPASS = 0x000
const XTHAL_LAM_BYPASSG = 0x020
const XTHAL_LAM_CACHED_NOALLOC = 0x002
const XTHAL_LAM_NACACHEDG = 0x022
const XTHAL_LAM_CACHED = 0x006
const XTHAL_LAM_COHCACHED = 0x046
const XTHAL_SAM_EXCEPTION = 0x001
const XTHAL_SAM_ISOLATE = 0x032
const XTHAL_SAM_BYPASS = 0x028
const XTHAL_SAM_WRITETHRU = 0x02A
const XTHAL_SAM_WRITEBACK = 0x026
const XTHAL_SAM_WRITEBACK_NOALLOC = 0x022
const XTHAL_SAM_COHWRITEBACK = 0x066
const XTHAL_PAM_BYPASS = 0x000
const XTHAL_PAM_BYPASS_BUF = 0x010
const XTHAL_PAM_CACHED_NOALLOC = 0x030
const XTHAL_PAM_WRITETHRU = 0x0B0
const XTHAL_PAM_WRITEBACK_NOALLOC = 0x0F0
const XTHAL_PAM_WRITEBACK = 0x1F0
const XTHAL_CAFLAG_EXPAND = 0x000100
const XTHAL_CAFLAG_EXACT = 0x000200
const XTHAL_CAFLAG_NO_PARTIAL = 0x000400
const XTHAL_CAFLAG_NO_AUTO_WB = 0x000800
const XTHAL_CAFLAG_NO_AUTO_INV = 0x001000
const XTHAL_SUCCESS = 0
const XTHAL_AR_NONE = 0
const XTHAL_AR_R = 4
const XTHAL_AR_RX = 5
const XTHAL_AR_RW = 6
const XTHAL_AR_RWX = 7
const XTHAL_AR_Ww = 8
const XTHAL_AR_RWrwx = 9
const XTHAL_AR_RWr = 10
const XTHAL_AR_RWXrx = 11
const XTHAL_AR_Rr = 12
const XTHAL_AR_RXrx = 13
const XTHAL_AR_RWrw = 14
const XTHAL_AR_RWXrwx = 15
const XTHAL_AR_WIDTH = 4
const XTHAL_MPU_USE_EXISTING_ACCESS_RIGHTS = 0x00002000
const XTHAL_MPU_USE_EXISTING_MEMORY_TYPE = 0x00004000
const XTHAL_MEM_DEVICE = 0x00008000
const XTHAL_MEM_NON_CACHEABLE = 0x00090000
const XTHAL_MEM_WRITETHRU_NOALLOC = 0x00080000
const XTHAL_MEM_WRITETHRU = 0x00040000
const XTHAL_MEM_WRITETHRU_WRITEALLOC = 0x00060000
const XTHAL_MEM_WRITEBACK_NOALLOC = 0x00050000
const XTHAL_MEM_WRITEBACK = 0x00070000
const XTHAL_MEM_INTERRUPTIBLE = 0x08000000
const XTHAL_MEM_BUFFERABLE = 0x01000000
const XTHAL_MEM_NON_SHAREABLE = 0x00000000
const XTHAL_MEM_INNER_SHAREABLE = 0x02000000
const XTHAL_MEM_OUTER_SHAREABLE = 0x04000000
const XTHAL_MEM_SYSTEM_SHAREABLE = 0x06000000
const X_XTHAL_SYSTEM_CACHE_BITS = 0x000f0000
const X_XTHAL_LOCAL_CACHE_BITS = 0x00f00000
const X_XTHAL_MEM_SYSTEM_RWC_MASK = 0x00070000
const X_XTHAL_MEM_LOCAL_RWC_MASK = 0x00700000
const X_XTHAL_SHIFT_RWC = 16
const XTHAL_MEM_SW_SHAREABLE = 0
const XTENSA_HWVERSION_T1020_0 = 102000
const XTENSA_HWCIDSCHEME_T1020_0 = 10
const XTENSA_HWCIDVERS_T1020_0 = 2
const XTENSA_HWVERSION_T1020_1 = 102001
const XTENSA_HWCIDSCHEME_T1020_1 = 10
const XTENSA_HWCIDVERS_T1020_1 = 3
const XTENSA_HWVERSION_T1020_2 = 102002
const XTENSA_HWCIDSCHEME_T1020_2 = 10
const XTENSA_HWCIDVERS_T1020_2 = 4
const XTENSA_HWVERSION_T1020_2B = 102002
const XTENSA_HWCIDSCHEME_T1020_2B = 10
const XTENSA_HWCIDVERS_T1020_2B = 5
const XTENSA_HWVERSION_T1020_3 = 102003
const XTENSA_HWCIDSCHEME_T1020_3 = 10
const XTENSA_HWCIDVERS_T1020_3 = 6
const XTENSA_HWVERSION_T1020_4 = 102004
const XTENSA_HWCIDSCHEME_T1020_4 = 10
const XTENSA_HWCIDVERS_T1020_4 = 7
const XTENSA_HWVERSION_T1030_0 = 103000
const XTENSA_HWCIDSCHEME_T1030_0 = 10
const XTENSA_HWCIDVERS_T1030_0 = 9
const XTENSA_HWVERSION_T1030_1 = 103001
const XTENSA_HWCIDSCHEME_T1030_1 = 10
const XTENSA_HWCIDVERS_T1030_1 = 10
const XTENSA_HWVERSION_T1030_2 = 103002
const XTENSA_HWCIDSCHEME_T1030_2 = 10
const XTENSA_HWCIDVERS_T1030_2 = 11
const XTENSA_HWVERSION_T1030_3 = 103003
const XTENSA_HWCIDSCHEME_T1030_3 = 10
const XTENSA_HWCIDVERS_T1030_3 = 12
const XTENSA_HWVERSION_T1040_0 = 104000
const XTENSA_HWCIDSCHEME_T1040_0 = 10
const XTENSA_HWCIDVERS_T1040_0 = 15
const XTENSA_HWVERSION_T1040_1 = 104001
const XTENSA_HWCIDSCHEME_T1040_1 = 1
const XTENSA_HWCIDVERS_T1040_1 = 32
const XTENSA_HWVERSION_T1040_1P = 104001
const XTENSA_HWCIDSCHEME_T1040_1P = 10
const XTENSA_HWCIDVERS_T1040_1P = 16
const XTENSA_HWVERSION_T1040_2 = 104002
const XTENSA_HWCIDSCHEME_T1040_2 = 1
const XTENSA_HWCIDVERS_T1040_2 = 33
const XTENSA_HWVERSION_T1040_3 = 104003
const XTENSA_HWCIDSCHEME_T1040_3 = 1
const XTENSA_HWCIDVERS_T1040_3 = 34
const XTENSA_HWVERSION_T1050_0 = 105000
const XTENSA_HWCIDSCHEME_T1050_0 = 1100
const XTENSA_HWCIDVERS_T1050_0 = 1
const XTENSA_HWVERSION_T1050_1 = 105001
const XTENSA_HWCIDSCHEME_T1050_1 = 1100
const XTENSA_HWCIDVERS_T1050_1 = 2
const XTENSA_HWVERSION_T1050_2 = 105002
const XTENSA_HWCIDSCHEME_T1050_2 = 1100
const XTENSA_HWCIDVERS_T1050_2 = 4
const XTENSA_HWVERSION_T1050_3 = 105003
const XTENSA_HWCIDSCHEME_T1050_3 = 1100
const XTENSA_HWCIDVERS_T1050_3 = 6
const XTENSA_HWVERSION_T1050_4 = 105004
const XTENSA_HWCIDSCHEME_T1050_4 = 1100
const XTENSA_HWCIDVERS_T1050_4 = 7
const XTENSA_HWVERSION_T1050_5 = 105005
const XTENSA_HWCIDSCHEME_T1050_5 = 1100
const XTENSA_HWCIDVERS_T1050_5 = 8
const XTENSA_HWVERSION_RA_2004_1 = 210000
const XTENSA_HWCIDSCHEME_RA_2004_1 = 1100
const XTENSA_HWCIDVERS_RA_2004_1 = 3
const XTENSA_HWVERSION_RA_2005_1 = 210001
const XTENSA_HWCIDSCHEME_RA_2005_1 = 1100
const XTENSA_HWCIDVERS_RA_2005_1 = 20
const XTENSA_HWVERSION_RA_2005_2 = 210002
const XTENSA_HWCIDSCHEME_RA_2005_2 = 1100
const XTENSA_HWCIDVERS_RA_2005_2 = 21
const XTENSA_HWVERSION_RA_2005_3 = 210003
const XTENSA_HWCIDSCHEME_RA_2005_3 = 1100
const XTENSA_HWCIDVERS_RA_2005_3 = 22
const XTENSA_HWVERSION_RA_2006_4 = 210004
const XTENSA_HWCIDSCHEME_RA_2006_4 = 1100
const XTENSA_HWCIDVERS_RA_2006_4 = 23
const XTENSA_HWVERSION_RA_2006_5 = 210005
const XTENSA_HWCIDSCHEME_RA_2006_5 = 1100
const XTENSA_HWCIDVERS_RA_2006_5 = 24
const XTENSA_HWVERSION_RA_2006_6 = 210006
const XTENSA_HWCIDSCHEME_RA_2006_6 = 1100
const XTENSA_HWCIDVERS_RA_2006_6 = 25
const XTENSA_HWVERSION_RA_2007_7 = 210007
const XTENSA_HWCIDSCHEME_RA_2007_7 = 1100
const XTENSA_HWCIDVERS_RA_2007_7 = 26
const XTENSA_HWVERSION_RA_2008_8 = 210008
const XTENSA_HWCIDSCHEME_RA_2008_8 = 1100
const XTENSA_HWCIDVERS_RA_2008_8 = 27
const XTENSA_HWVERSION_RB_2006_0 = 220000
const XTENSA_HWCIDSCHEME_RB_2006_0 = 1100
const XTENSA_HWCIDVERS_RB_2006_0 = 48
const XTENSA_HWVERSION_RB_2007_1 = 220001
const XTENSA_HWCIDSCHEME_RB_2007_1 = 1100
const XTENSA_HWCIDVERS_RB_2007_1 = 49
const XTENSA_HWVERSION_RB_2007_2 = 221000
const XTENSA_HWCIDSCHEME_RB_2007_2 = 1100
const XTENSA_HWCIDVERS_RB_2007_2 = 52
const XTENSA_HWVERSION_RB_2008_3 = 221001
const XTENSA_HWCIDSCHEME_RB_2008_3 = 1100
const XTENSA_HWCIDVERS_RB_2008_3 = 53
const XTENSA_HWVERSION_RB_2008_4 = 221002
const XTENSA_HWCIDSCHEME_RB_2008_4 = 1100
const XTENSA_HWCIDVERS_RB_2008_4 = 54
const XTENSA_HWVERSION_RB_2009_5 = 221003
const XTENSA_HWCIDSCHEME_RB_2009_5 = 1100
const XTENSA_HWCIDVERS_RB_2009_5 = 55
const XTENSA_HWVERSION_RB_2007_2_MP = 221100
const XTENSA_HWCIDSCHEME_RB_2007_2_MP = 1100
const XTENSA_HWCIDVERS_RB_2007_2_MP = 64
const XTENSA_HWVERSION_RC_2009_0 = 230000
const XTENSA_HWCIDSCHEME_RC_2009_0 = 1100
const XTENSA_HWCIDVERS_RC_2009_0 = 65
const XTENSA_HWVERSION_RC_2010_1 = 230001
const XTENSA_HWCIDSCHEME_RC_2010_1 = 1100
const XTENSA_HWCIDVERS_RC_2010_1 = 66
const XTENSA_HWVERSION_RC_2010_2 = 230002
const XTENSA_HWCIDSCHEME_RC_2010_2 = 1100
const XTENSA_HWCIDVERS_RC_2010_2 = 67
const XTENSA_HWVERSION_RC_2011_3 = 230003
const XTENSA_HWCIDSCHEME_RC_2011_3 = 1100
const XTENSA_HWCIDVERS_RC_2011_3 = 68
const XTENSA_HWVERSION_RD_2010_0 = 240000
const XTENSA_HWCIDSCHEME_RD_2010_0 = 1100
const XTENSA_HWCIDVERS_RD_2010_0 = 80
const XTENSA_HWVERSION_RD_2011_1 = 240001
const XTENSA_HWCIDSCHEME_RD_2011_1 = 1100
const XTENSA_HWCIDVERS_RD_2011_1 = 81
const XTENSA_HWVERSION_RD_2011_2 = 240002
const XTENSA_HWCIDSCHEME_RD_2011_2 = 1100
const XTENSA_HWCIDVERS_RD_2011_2 = 82
const XTENSA_HWVERSION_RD_2011_3 = 240003
const XTENSA_HWCIDSCHEME_RD_2011_3 = 1100
const XTENSA_HWCIDVERS_RD_2011_3 = 83
const XTENSA_HWVERSION_RD_2012_4 = 240004
const XTENSA_HWCIDSCHEME_RD_2012_4 = 1100
const XTENSA_HWCIDVERS_RD_2012_4 = 84
const XTENSA_HWVERSION_RD_2012_5 = 240005
const XTENSA_HWCIDSCHEME_RD_2012_5 = 1100
const XTENSA_HWCIDVERS_RD_2012_5 = 85
const XTENSA_HWVERSION_RE_2012_0 = 250000
const XTENSA_HWCIDSCHEME_RE_2012_0 = 1100
const XTENSA_HWCIDVERS_RE_2012_0 = 96
const XTENSA_HWVERSION_RE_2012_1 = 250001
const XTENSA_HWCIDSCHEME_RE_2012_1 = 1100
const XTENSA_HWCIDVERS_RE_2012_1 = 97
const XTENSA_HWVERSION_RE_2013_2 = 250002
const XTENSA_HWCIDSCHEME_RE_2013_2 = 1100
const XTENSA_HWCIDVERS_RE_2013_2 = 98
const XTENSA_HWVERSION_RE_2013_3 = 250003
const XTENSA_HWCIDSCHEME_RE_2013_3 = 1100
const XTENSA_HWCIDVERS_RE_2013_3 = 99
const XTENSA_HWVERSION_RE_2013_4 = 250004
const XTENSA_HWCIDSCHEME_RE_2013_4 = 1100
const XTENSA_HWCIDVERS_RE_2013_4 = 100
const XTENSA_HWVERSION_RE_2014_5 = 250005
const XTENSA_HWCIDSCHEME_RE_2014_5 = 1100
const XTENSA_HWCIDVERS_RE_2014_5 = 101
const XTENSA_HWVERSION_RE_2015_6 = 250006
const XTENSA_HWCIDSCHEME_RE_2015_6 = 1100
const XTENSA_HWCIDVERS_RE_2015_6 = 102
const XTENSA_HWVERSION_RF_2014_0 = 260000
const XTENSA_HWCIDSCHEME_RF_2014_0 = 1100
const XTENSA_HWCIDVERS_RF_2014_0 = 112
const XTENSA_HWVERSION_RF_2014_1 = 260001
const XTENSA_HWCIDSCHEME_RF_2014_1 = 1100
const XTENSA_HWCIDVERS_RF_2014_1 = 113
const XTENSA_HWVERSION_RF_2015_2 = 260002
const XTENSA_HWCIDSCHEME_RF_2015_2 = 1100
const XTENSA_HWCIDVERS_RF_2015_2 = 114
const XTENSA_HWVERSION_RF_2015_3 = 260003
const XTENSA_HWCIDSCHEME_RF_2015_3 = 1100
const XTENSA_HWCIDVERS_RF_2015_3 = 115
const XTENSA_HWVERSION_RF_2016_4 = 260004
const XTENSA_HWCIDSCHEME_RF_2016_4 = 1100
const XTENSA_HWCIDVERS_RF_2016_4 = 116
const XTENSA_HWVERSION_RG_2015_0 = 270000
const XTENSA_HWCIDSCHEME_RG_2015_0 = 1100
const XTENSA_HWCIDVERS_RG_2015_0 = 128
const XTENSA_HWVERSION_RG_2015_1 = 270001
const XTENSA_HWCIDSCHEME_RG_2015_1 = 1100
const XTENSA_HWCIDVERS_RG_2015_1 = 129
const XTENSA_HWVERSION_RG_2015_2 = 270002
const XTENSA_HWCIDSCHEME_RG_2015_2 = 1100
const XTENSA_HWCIDVERS_RG_2015_2 = 130
const XTENSA_HWVERSION_RG_2016_3 = 270003
const XTENSA_HWCIDSCHEME_RG_2016_3 = 1100
const XTENSA_HWCIDVERS_RG_2016_3 = 131
const XTENSA_HWVERSION_RG_2016_4 = 270004
const XTENSA_HWCIDSCHEME_RG_2016_4 = 1100
const XTENSA_HWCIDVERS_RG_2016_4 = 132
const XTENSA_HWVERSION_RG_2017_5 = 270005
const XTENSA_HWCIDSCHEME_RG_2017_5 = 1100
const XTENSA_HWCIDVERS_RG_2017_5 = 133
const XTENSA_HWVERSION_RG_2017_6 = 270006
const XTENSA_HWCIDSCHEME_RG_2017_6 = 1100
const XTENSA_HWCIDVERS_RG_2017_6 = 134
const XTENSA_HWVERSION_RG_2017_7 = 270007
const XTENSA_HWCIDSCHEME_RG_2017_7 = 1100
const XTENSA_HWCIDVERS_RG_2017_7 = 135
const XTENSA_HWVERSION_RG_2017_8 = 270008
const XTENSA_HWCIDSCHEME_RG_2017_8 = 1100
const XTENSA_HWCIDVERS_RG_2017_8 = 136
const XTENSA_HWVERSION_RG_2018_9 = 270009
const XTENSA_HWCIDSCHEME_RG_2018_9 = 1100
const XTENSA_HWCIDVERS_RG_2018_9 = 137
const XTENSA_HWVERSION_RH_2016_0 = 280000
const XTENSA_HWCIDSCHEME_RH_2016_0 = 1100
const XTENSA_HWCIDVERS_RH_2016_0 = 144
const XTENSA_SWVERSION_T1020_0 = 102000
const XTENSA_SWVERSION_T1020_1 = 102001
const XTENSA_SWVERSION_T1020_2 = 102002
const XTENSA_SWVERSION_T1020_2B = 102002
const XTENSA_SWVERSION_T1020_3 = 102003
const XTENSA_SWVERSION_T1020_4 = 102004
const XTENSA_SWVERSION_T1030_0 = 103000
const XTENSA_SWVERSION_T1030_1 = 103001
const XTENSA_SWVERSION_T1030_2 = 103002
const XTENSA_SWVERSION_T1030_3 = 103003
const XTENSA_SWVERSION_T1040_0 = 104000
const XTENSA_SWVERSION_T1040_1 = 104001
const XTENSA_SWVERSION_T1040_1P = 104001
const XTENSA_SWVERSION_T1040_2 = 104002
const XTENSA_SWVERSION_T1040_3 = 104003
const XTENSA_SWVERSION_T1050_0 = 105000
const XTENSA_SWVERSION_T1050_1 = 105001
const XTENSA_SWVERSION_T1050_2 = 105002
const XTENSA_SWVERSION_T1050_3 = 105003
const XTENSA_SWVERSION_T1050_4 = 105004
const XTENSA_SWVERSION_T1050_5 = 105005
const XTENSA_SWVERSION_RA_2004_1 = 600000
const XTENSA_SWVERSION_RA_2005_1 = 600001
const XTENSA_SWVERSION_RA_2005_2 = 600002
const XTENSA_SWVERSION_RA_2005_3 = 600003
const XTENSA_SWVERSION_RA_2006_4 = 600004
const XTENSA_SWVERSION_RA_2006_5 = 600005
const XTENSA_SWVERSION_RA_2006_6 = 600006
const XTENSA_SWVERSION_RA_2007_7 = 600007
const XTENSA_SWVERSION_RA_2008_8 = 600008
const XTENSA_SWVERSION_RB_2006_0 = 700000
const XTENSA_SWVERSION_RB_2007_1 = 700001
const XTENSA_SWVERSION_RB_2007_2 = 701000
const XTENSA_SWVERSION_RB_2008_3 = 701001
const XTENSA_SWVERSION_RB_2008_4 = 701002
const XTENSA_SWVERSION_RB_2009_5 = 701003
const XTENSA_SWVERSION_RB_2007_2_MP = 701100
const XTENSA_SWVERSION_RC_2009_0 = 800000
const XTENSA_SWVERSION_RC_2010_1 = 800001
const XTENSA_SWVERSION_RC_2010_2 = 800002
const XTENSA_SWVERSION_RC_2011_3 = 800003
const XTENSA_SWVERSION_RD_2010_0 = 900000
const XTENSA_SWVERSION_RD_2011_1 = 900001
const XTENSA_SWVERSION_RD_2011_2 = 900002
const XTENSA_SWVERSION_RD_2011_3 = 900003
const XTENSA_SWVERSION_RD_2012_4 = 900004
const XTENSA_SWVERSION_RD_2012_5 = 900005
const XTENSA_SWVERSION_RE_2012_0 = 1000000
const XTENSA_SWVERSION_RE_2012_1 = 1000001
const XTENSA_SWVERSION_RE_2013_2 = 1000002
const XTENSA_SWVERSION_RE_2013_3 = 1000003
const XTENSA_SWVERSION_RE_2013_4 = 1000004
const XTENSA_SWVERSION_RE_2014_5 = 1000005
const XTENSA_SWVERSION_RE_2015_6 = 1000006
const XTENSA_SWVERSION_RF_2014_0 = 1100000
const XTENSA_SWVERSION_RF_2014_1 = 1100001
const XTENSA_SWVERSION_RF_2015_2 = 1100002
const XTENSA_SWVERSION_RF_2015_3 = 1100003
const XTENSA_SWVERSION_RF_2016_4 = 1100004
const XTENSA_SWVERSION_RG_2015_0 = 1200000
const XTENSA_SWVERSION_RG_2015_1 = 1200001
const XTENSA_SWVERSION_RG_2015_2 = 1200002
const XTENSA_SWVERSION_RG_2016_3 = 1200003
const XTENSA_SWVERSION_RG_2016_4 = 1200004
const XTENSA_SWVERSION_RG_2017_5 = 1200005
const XTENSA_SWVERSION_RG_2017_6 = 1200006
const XTENSA_SWVERSION_RG_2017_7 = 1200007
const XTENSA_SWVERSION_RG_2017_8 = 1200008
const XTENSA_SWVERSION_RG_2018_9 = 1200009
const XTENSA_SWVERSION_RH_2016_0 = 1300000
const XTENSA_RELEASE_NAME = "RG-2018.9"
const XTENSA_RELEASE_CANONICAL_NAME = "RG-2018.9"
const XTENSA_SWVERSION_NAME = "12.0.9"
const XTENSA_SWVERSION_NAME_IDENT = 12_0_9
const XTENSA_SWVERSION_CANONICAL_NAME = "12.0.9"
const XTENSA_SWVERSION_MAJORMID_NAME = "12.0"
const XTENSA_SWVERSION_MAJOR_NAME = "12"
const XTENSA_SWVERSION_LICENSE_NAME = "12.0"
const XCHAL_HAVE_BE = 0
const XCHAL_HAVE_WINDOWED = 1
const XCHAL_NUM_AREGS = 64
const XCHAL_NUM_AREGS_LOG2 = 6
const XCHAL_MAX_INSTRUCTION_SIZE = 3
const XCHAL_HAVE_DEBUG = 1
const XCHAL_HAVE_DENSITY = 1
const XCHAL_HAVE_LOOPS = 1
const XCHAL_LOOP_BUFFER_SIZE = 256
const XCHAL_HAVE_NSA = 1
const XCHAL_HAVE_MINMAX = 1
const XCHAL_HAVE_SEXT = 1
const XCHAL_HAVE_DEPBITS = 0
const XCHAL_HAVE_CLAMPS = 1
const XCHAL_HAVE_MUL16 = 1
const XCHAL_HAVE_MUL32 = 1
const XCHAL_HAVE_MUL32_HIGH = 1
const XCHAL_HAVE_DIV32 = 1
const XCHAL_HAVE_L32R = 1
const XCHAL_HAVE_ABSOLUTE_LITERALS = 0
const XCHAL_HAVE_CONST16 = 0
const XCHAL_HAVE_ADDX = 1
const XCHAL_HAVE_WIDE_BRANCHES = 0
const XCHAL_HAVE_PREDICTED_BRANCHES = 0
const XCHAL_HAVE_CALL4AND12 = 1
const XCHAL_HAVE_ABS = 1
const XCHAL_HAVE_RELEASE_SYNC = 1
const XCHAL_HAVE_S32C1I = 1
const XCHAL_HAVE_SPECULATION = 0
const XCHAL_HAVE_FULL_RESET = 1
const XCHAL_NUM_CONTEXTS = 1
const XCHAL_NUM_MISC_REGS = 4
const XCHAL_HAVE_TAP_MASTER = 0
const XCHAL_HAVE_PRID = 1
const XCHAL_HAVE_EXTERN_REGS = 1
const XCHAL_HAVE_MX = 0
const XCHAL_HAVE_MP_INTERRUPTS = 0
const XCHAL_HAVE_MP_RUNSTALL = 0
const XCHAL_HAVE_PSO = 0
const XCHAL_HAVE_PSO_CDM = 0
const XCHAL_HAVE_PSO_FULL_RETENTION = 0
const XCHAL_HAVE_THREADPTR = 1
const XCHAL_HAVE_BOOLEANS = 1
const XCHAL_HAVE_CP = 1
const XCHAL_CP_MAXCFG = 8
const XCHAL_HAVE_MAC16 = 1
const XCHAL_HAVE_FUSION = 0
const XCHAL_HAVE_FUSION_FP = 0
const XCHAL_HAVE_FUSION_LOW_POWER = 0
const XCHAL_HAVE_FUSION_AES = 0
const XCHAL_HAVE_FUSION_CONVENC = 0
const XCHAL_HAVE_FUSION_LFSR_CRC = 0
const XCHAL_HAVE_FUSION_BITOPS = 0
const XCHAL_HAVE_FUSION_AVS = 0
const XCHAL_HAVE_FUSION_16BIT_BASEBAND = 0
const XCHAL_HAVE_FUSION_VITERBI = 0
const XCHAL_HAVE_FUSION_SOFTDEMAP = 0
const XCHAL_HAVE_HIFIPRO = 0
const XCHAL_HAVE_HIFI4 = 0
const XCHAL_HAVE_HIFI4_VFPU = 0
const XCHAL_HAVE_HIFI3 = 0
const XCHAL_HAVE_HIFI3_VFPU = 0
const XCHAL_HAVE_HIFI2 = 0
const XCHAL_HAVE_HIFI2EP = 0
const XCHAL_HAVE_HIFI_MINI = 0
const XCHAL_HAVE_VECTORFPU2005 = 0
const XCHAL_HAVE_USER_DPFPU = 0
const XCHAL_HAVE_USER_SPFPU = 0
const XCHAL_HAVE_FP = 1
const XCHAL_HAVE_FP_DIV = 1
const XCHAL_HAVE_FP_RECIP = 1
const XCHAL_HAVE_FP_SQRT = 1
const XCHAL_HAVE_FP_RSQRT = 1
const XCHAL_HAVE_DFP = 0
const XCHAL_HAVE_DFP_DIV = 0
const XCHAL_HAVE_DFP_RECIP = 0
const XCHAL_HAVE_DFP_SQRT = 0
const XCHAL_HAVE_DFP_RSQRT = 0
const XCHAL_HAVE_DFP_ACCEL = 1
const XCHAL_HAVE_DFPU_SINGLE_ONLY = 1
const XCHAL_HAVE_DFPU_SINGLE_DOUBLE = 0
const XCHAL_HAVE_VECTRA1 = 0
const XCHAL_HAVE_VECTRALX = 0
const XCHAL_HAVE_PDX4 = 0
const XCHAL_HAVE_CONNXD2 = 0
const XCHAL_HAVE_CONNXD2_DUALLSFLIX = 0
const XCHAL_HAVE_BBE16 = 0
const XCHAL_HAVE_BBE16_RSQRT = 0
const XCHAL_HAVE_BBE16_VECDIV = 0
const XCHAL_HAVE_BBE16_DESPREAD = 0
const XCHAL_HAVE_BBENEP = 0
const XCHAL_HAVE_BSP3 = 0
const XCHAL_HAVE_BSP3_TRANSPOSE = 0
const XCHAL_HAVE_SSP16 = 0
const XCHAL_HAVE_SSP16_VITERBI = 0
const XCHAL_HAVE_TURBO16 = 0
const XCHAL_HAVE_BBP16 = 0
const XCHAL_HAVE_FLIX3 = 0
const XCHAL_HAVE_GRIVPEP = 0
const XCHAL_HAVE_GRIVPEP_HISTOGRAM = 0
const XCHAL_NUM_LOADSTORE_UNITS = 1
const XCHAL_NUM_WRITEBUFFER_ENTRIES = 4
const XCHAL_INST_FETCH_WIDTH = 4
const XCHAL_DATA_WIDTH = 4
const XCHAL_DATA_PIPE_DELAY = 2
const XCHAL_CLOCK_GATING_GLOBAL = 1
const XCHAL_CLOCK_GATING_FUNCUNIT = 1
const XCHAL_UNALIGNED_LOAD_EXCEPTION = 0
const XCHAL_UNALIGNED_STORE_EXCEPTION = 0
const XCHAL_UNALIGNED_LOAD_HW = 1
const XCHAL_UNALIGNED_STORE_HW = 1
const XCHAL_SW_VERSION = 1100003
const XCHAL_CORE_ID = "esp32_v3_49_prod"
const XCHAL_BUILD_UNIQUE_ID = 0x0005FE96
const XCHAL_HW_CONFIGID0 = 0xC2BCFFFE
const XCHAL_HW_CONFIGID1 = 0x1CC5FE96
const XCHAL_HW_VERSION_NAME = "LX6.0.3"
const XCHAL_HW_VERSION_MAJOR = 2600
const XCHAL_HW_VERSION_MINOR = 3
const XCHAL_HW_VERSION = 260003
const XCHAL_HW_REL_LX6 = 1
const XCHAL_HW_REL_LX6_0 = 1
const XCHAL_HW_REL_LX6_0_3 = 1
const XCHAL_HW_CONFIGID_RELIABLE = 1
const XCHAL_HW_MIN_VERSION_MAJOR = 2600
const XCHAL_HW_MIN_VERSION_MINOR = 3
const XCHAL_HW_MIN_VERSION = 260003
const XCHAL_HW_MAX_VERSION_MAJOR = 2600
const XCHAL_HW_MAX_VERSION_MINOR = 3
const XCHAL_HW_MAX_VERSION = 260003
const XCHAL_ICACHE_LINESIZE = 4
const XCHAL_DCACHE_LINESIZE = 4
const XCHAL_ICACHE_LINEWIDTH = 2
const XCHAL_DCACHE_LINEWIDTH = 2
const XCHAL_ICACHE_SIZE = 0
const XCHAL_DCACHE_SIZE = 0
const XCHAL_DCACHE_IS_WRITEBACK = 0
const XCHAL_DCACHE_IS_COHERENT = 0
const XCHAL_HAVE_PREFETCH = 0
const XCHAL_HAVE_PREFETCH_L1 = 0
const XCHAL_PREFETCH_CASTOUT_LINES = 0
const XCHAL_PREFETCH_ENTRIES = 0
const XCHAL_PREFETCH_BLOCK_ENTRIES = 0
const XCHAL_HAVE_CACHE_BLOCKOPS = 0
const XCHAL_HAVE_ICACHE_TEST = 0
const XCHAL_HAVE_DCACHE_TEST = 0
const XCHAL_HAVE_ICACHE_DYN_WAYS = 0
const XCHAL_HAVE_DCACHE_DYN_WAYS = 0
const XCHAL_HAVE_PIF = 1
const XCHAL_HAVE_AXI = 0
const XCHAL_HAVE_PIF_WR_RESP = 0
const XCHAL_HAVE_PIF_REQ_ATTR = 0
const XCHAL_ICACHE_SETWIDTH = 0
const XCHAL_DCACHE_SETWIDTH = 0
const XCHAL_ICACHE_WAYS = 1
const XCHAL_DCACHE_WAYS = 1
const XCHAL_ICACHE_LINE_LOCKABLE = 0
const XCHAL_DCACHE_LINE_LOCKABLE = 0
const XCHAL_ICACHE_ECC_PARITY = 0
const XCHAL_DCACHE_ECC_PARITY = 0
const XCHAL_ICACHE_ACCESS_SIZE = 1
const XCHAL_DCACHE_ACCESS_SIZE = 1
const XCHAL_DCACHE_BANKS = 0
const XCHAL_CA_BITS = 4
const XCHAL_NUM_INSTROM = 1
const XCHAL_NUM_INSTRAM = 2
const XCHAL_NUM_DATAROM = 1
const XCHAL_NUM_DATARAM = 2
const XCHAL_NUM_URAM = 0
const XCHAL_NUM_XLMI = 1
const XCHAL_INSTROM0_VADDR = 0x40800000
const XCHAL_INSTROM0_PADDR = 0x40800000
const XCHAL_INSTROM0_SIZE = 4194304
const XCHAL_INSTROM0_ECC_PARITY = 0
const XCHAL_INSTRAM0_VADDR = 0x40000000
const XCHAL_INSTRAM0_PADDR = 0x40000000
const XCHAL_INSTRAM0_SIZE = 4194304
const XCHAL_INSTRAM0_ECC_PARITY = 0
const XCHAL_INSTRAM1_VADDR = 0x40400000
const XCHAL_INSTRAM1_PADDR = 0x40400000
const XCHAL_INSTRAM1_SIZE = 4194304
const XCHAL_INSTRAM1_ECC_PARITY = 0
const XCHAL_DATAROM0_VADDR = 0x3F400000
const XCHAL_DATAROM0_PADDR = 0x3F400000
const XCHAL_DATAROM0_SIZE = 4194304
const XCHAL_DATAROM0_ECC_PARITY = 0
const XCHAL_DATAROM0_BANKS = 1
const XCHAL_DATARAM0_VADDR = 0x3FF80000
const XCHAL_DATARAM0_PADDR = 0x3FF80000
const XCHAL_DATARAM0_SIZE = 524288
const XCHAL_DATARAM0_ECC_PARITY = 0
const XCHAL_DATARAM0_BANKS = 1
const XCHAL_DATARAM1_VADDR = 0x3F800000
const XCHAL_DATARAM1_PADDR = 0x3F800000
const XCHAL_DATARAM1_SIZE = 4194304
const XCHAL_DATARAM1_ECC_PARITY = 0
const XCHAL_DATARAM1_BANKS = 1
const XCHAL_XLMI0_VADDR = 0x3FF00000
const XCHAL_XLMI0_PADDR = 0x3FF00000
const XCHAL_XLMI0_SIZE = 524288
const XCHAL_XLMI0_ECC_PARITY = 0
const XCHAL_HAVE_IMEM_LOADSTORE = 1
const XCHAL_HAVE_INTERRUPTS = 1
const XCHAL_HAVE_HIGHPRI_INTERRUPTS = 1
const XCHAL_HAVE_NMI = 1
const XCHAL_HAVE_CCOUNT = 1
const XCHAL_NUM_TIMERS = 3
const XCHAL_NUM_INTERRUPTS = 32
const XCHAL_NUM_INTERRUPTS_LOG2 = 5
const XCHAL_NUM_EXTINTERRUPTS = 26
const XCHAL_NUM_INTLEVELS = 6
const XCHAL_EXCM_LEVEL = 3
const XCHAL_INTLEVEL1_MASK = 0x000637FF
const XCHAL_INTLEVEL2_MASK = 0x00380000
const XCHAL_INTLEVEL3_MASK = 0x28C08800
const XCHAL_INTLEVEL4_MASK = 0x53000000
const XCHAL_INTLEVEL5_MASK = 0x84010000
const XCHAL_INTLEVEL6_MASK = 0x00000000
const XCHAL_INTLEVEL7_MASK = 0x00004000
const XCHAL_INTLEVEL1_ANDBELOW_MASK = 0x000637FF
const XCHAL_INTLEVEL2_ANDBELOW_MASK = 0x003E37FF
const XCHAL_INTLEVEL3_ANDBELOW_MASK = 0x28FEBFFF
const XCHAL_INTLEVEL4_ANDBELOW_MASK = 0x7BFEBFFF
const XCHAL_INTLEVEL5_ANDBELOW_MASK = 0xFFFFBFFF
const XCHAL_INTLEVEL6_ANDBELOW_MASK = 0xFFFFBFFF
const XCHAL_INTLEVEL7_ANDBELOW_MASK = 0xFFFFFFFF
const XCHAL_INT0_LEVEL = 1
const XCHAL_INT1_LEVEL = 1
const XCHAL_INT2_LEVEL = 1
const XCHAL_INT3_LEVEL = 1
const XCHAL_INT4_LEVEL = 1
const XCHAL_INT5_LEVEL = 1
const XCHAL_INT6_LEVEL = 1
const XCHAL_INT7_LEVEL = 1
const XCHAL_INT8_LEVEL = 1
const XCHAL_INT9_LEVEL = 1
const XCHAL_INT10_LEVEL = 1
const XCHAL_INT11_LEVEL = 3
const XCHAL_INT12_LEVEL = 1
const XCHAL_INT13_LEVEL = 1
const XCHAL_INT14_LEVEL = 7
const XCHAL_INT15_LEVEL = 3
const XCHAL_INT16_LEVEL = 5
const XCHAL_INT17_LEVEL = 1
const XCHAL_INT18_LEVEL = 1
const XCHAL_INT19_LEVEL = 2
const XCHAL_INT20_LEVEL = 2
const XCHAL_INT21_LEVEL = 2
const XCHAL_INT22_LEVEL = 3
const XCHAL_INT23_LEVEL = 3
const XCHAL_INT24_LEVEL = 4
const XCHAL_INT25_LEVEL = 4
const XCHAL_INT26_LEVEL = 5
const XCHAL_INT27_LEVEL = 3
const XCHAL_INT28_LEVEL = 4
const XCHAL_INT29_LEVEL = 3
const XCHAL_INT30_LEVEL = 4
const XCHAL_INT31_LEVEL = 5
const XCHAL_DEBUGLEVEL = 6
const XCHAL_HAVE_DEBUG_EXTERN_INT = 1
const XCHAL_NMILEVEL = 7
const XCHAL_INTTYPE_MASK_UNCONFIGURED = 0x00000000
const XCHAL_INTTYPE_MASK_SOFTWARE = 0x20000080
const XCHAL_INTTYPE_MASK_EXTERN_EDGE = 0x50400400
const XCHAL_INTTYPE_MASK_EXTERN_LEVEL = 0x8FBE333F
const XCHAL_INTTYPE_MASK_TIMER = 0x00018040
const XCHAL_INTTYPE_MASK_NMI = 0x00004000
const XCHAL_INTTYPE_MASK_WRITE_ERROR = 0x00000000
const XCHAL_INTTYPE_MASK_PROFILING = 0x00000800
const XCHAL_TIMER0_INTERRUPT = 6
const XCHAL_TIMER1_INTERRUPT = 15
const XCHAL_TIMER2_INTERRUPT = 16
const XCHAL_NMI_INTERRUPT = 14
const XCHAL_PROFILING_INTERRUPT = 11
const XCHAL_INTLEVEL7_NUM = 14
const XCHAL_EXTINT0_NUM = 0
const XCHAL_EXTINT1_NUM = 1
const XCHAL_EXTINT2_NUM = 2
const XCHAL_EXTINT3_NUM = 3
const XCHAL_EXTINT4_NUM = 4
const XCHAL_EXTINT5_NUM = 5
const XCHAL_EXTINT6_NUM = 8
const XCHAL_EXTINT7_NUM = 9
const XCHAL_EXTINT8_NUM = 10
const XCHAL_EXTINT9_NUM = 12
const XCHAL_EXTINT10_NUM = 13
const XCHAL_EXTINT11_NUM = 14
const XCHAL_EXTINT12_NUM = 17
const XCHAL_EXTINT13_NUM = 18
const XCHAL_EXTINT14_NUM = 19
const XCHAL_EXTINT15_NUM = 20
const XCHAL_EXTINT16_NUM = 21
const XCHAL_EXTINT17_NUM = 22
const XCHAL_EXTINT18_NUM = 23
const XCHAL_EXTINT19_NUM = 24
const XCHAL_EXTINT20_NUM = 25
const XCHAL_EXTINT21_NUM = 26
const XCHAL_EXTINT22_NUM = 27
const XCHAL_EXTINT23_NUM = 28
const XCHAL_EXTINT24_NUM = 30
const XCHAL_EXTINT25_NUM = 31
const XCHAL_INT0_EXTNUM = 0
const XCHAL_INT1_EXTNUM = 1
const XCHAL_INT2_EXTNUM = 2
const XCHAL_INT3_EXTNUM = 3
const XCHAL_INT4_EXTNUM = 4
const XCHAL_INT5_EXTNUM = 5
const XCHAL_INT8_EXTNUM = 6
const XCHAL_INT9_EXTNUM = 7
const XCHAL_INT10_EXTNUM = 8
const XCHAL_INT12_EXTNUM = 9
const XCHAL_INT13_EXTNUM = 10
const XCHAL_INT14_EXTNUM = 11
const XCHAL_INT17_EXTNUM = 12
const XCHAL_INT18_EXTNUM = 13
const XCHAL_INT19_EXTNUM = 14
const XCHAL_INT20_EXTNUM = 15
const XCHAL_INT21_EXTNUM = 16
const XCHAL_INT22_EXTNUM = 17
const XCHAL_INT23_EXTNUM = 18
const XCHAL_INT24_EXTNUM = 19
const XCHAL_INT25_EXTNUM = 20
const XCHAL_INT26_EXTNUM = 21
const XCHAL_INT27_EXTNUM = 22
const XCHAL_INT28_EXTNUM = 23
const XCHAL_INT30_EXTNUM = 24
const XCHAL_INT31_EXTNUM = 25
const XCHAL_XEA_VERSION = 2
const XCHAL_HAVE_XEA1 = 0
const XCHAL_HAVE_XEA2 = 1
const XCHAL_HAVE_XEAX = 0
const XCHAL_HAVE_EXCEPTIONS = 1
const XCHAL_HAVE_HALT = 0
const XCHAL_HAVE_BOOTLOADER = 0
const XCHAL_HAVE_MEM_ECC_PARITY = 0
const XCHAL_HAVE_VECTOR_SELECT = 1
const XCHAL_HAVE_VECBASE = 1
const XCHAL_VECBASE_RESET_VADDR = 0x40000000
const XCHAL_VECBASE_RESET_PADDR = 0x40000000
const XCHAL_RESET_VECBASE_OVERLAP = 0
const XCHAL_RESET_VECTOR0_VADDR = 0x50000000
const XCHAL_RESET_VECTOR0_PADDR = 0x50000000
const XCHAL_RESET_VECTOR1_VADDR = 0x40000400
const XCHAL_RESET_VECTOR1_PADDR = 0x40000400
const XCHAL_RESET_VECTOR_VADDR = 0x40000400
const XCHAL_RESET_VECTOR_PADDR = 0x40000400
const XCHAL_USER_VECOFS = 0x00000340
const XCHAL_USER_VECTOR_VADDR = 0x40000340
const XCHAL_USER_VECTOR_PADDR = 0x40000340
const XCHAL_KERNEL_VECOFS = 0x00000300
const XCHAL_KERNEL_VECTOR_VADDR = 0x40000300
const XCHAL_KERNEL_VECTOR_PADDR = 0x40000300
const XCHAL_DOUBLEEXC_VECOFS = 0x000003C0
const XCHAL_DOUBLEEXC_VECTOR_VADDR = 0x400003C0
const XCHAL_DOUBLEEXC_VECTOR_PADDR = 0x400003C0
const XCHAL_WINDOW_OF4_VECOFS = 0x00000000
const XCHAL_WINDOW_UF4_VECOFS = 0x00000040
const XCHAL_WINDOW_OF8_VECOFS = 0x00000080
const XCHAL_WINDOW_UF8_VECOFS = 0x000000C0
const XCHAL_WINDOW_OF12_VECOFS = 0x00000100
const XCHAL_WINDOW_UF12_VECOFS = 0x00000140
const XCHAL_WINDOW_VECTORS_VADDR = 0x40000000
const XCHAL_WINDOW_VECTORS_PADDR = 0x40000000
const XCHAL_INTLEVEL2_VECOFS = 0x00000180
const XCHAL_INTLEVEL2_VECTOR_VADDR = 0x40000180
const XCHAL_INTLEVEL2_VECTOR_PADDR = 0x40000180
const XCHAL_INTLEVEL3_VECOFS = 0x000001C0
const XCHAL_INTLEVEL3_VECTOR_VADDR = 0x400001C0
const XCHAL_INTLEVEL3_VECTOR_PADDR = 0x400001C0
const XCHAL_INTLEVEL4_VECOFS = 0x00000200
const XCHAL_INTLEVEL4_VECTOR_VADDR = 0x40000200
const XCHAL_INTLEVEL4_VECTOR_PADDR = 0x40000200
const XCHAL_INTLEVEL5_VECOFS = 0x00000240
const XCHAL_INTLEVEL5_VECTOR_VADDR = 0x40000240
const XCHAL_INTLEVEL5_VECTOR_PADDR = 0x40000240
const XCHAL_INTLEVEL6_VECOFS = 0x00000280
const XCHAL_INTLEVEL6_VECTOR_VADDR = 0x40000280
const XCHAL_INTLEVEL6_VECTOR_PADDR = 0x40000280
const XCHAL_NMI_VECOFS = 0x000002C0
const XCHAL_NMI_VECTOR_VADDR = 0x400002C0
const XCHAL_NMI_VECTOR_PADDR = 0x400002C0
const XCHAL_HAVE_DEBUG_ERI = 1
const XCHAL_HAVE_DEBUG_APB = 1
const XCHAL_HAVE_DEBUG_JTAG = 1
const XCHAL_HAVE_OCD = 1
const XCHAL_NUM_IBREAK = 2
const XCHAL_NUM_DBREAK = 2
const XCHAL_HAVE_OCD_DIR_ARRAY = 0
const XCHAL_HAVE_OCD_LS32DDR = 1
const XCHAL_HAVE_TRAX = 1
const XCHAL_TRAX_MEM_SIZE = 16384
const XCHAL_TRAX_MEM_SHAREABLE = 1
const XCHAL_TRAX_ATB_WIDTH = 32
const XCHAL_TRAX_TIME_WIDTH = 0
const XCHAL_NUM_PERF_COUNTERS = 2
const XCHAL_HAVE_TLBS = 1
const XCHAL_HAVE_SPANNING_WAY = 1
const XCHAL_SPANNING_WAY = 0
const XCHAL_HAVE_IDENTITY_MAP = 1
const XCHAL_HAVE_CACHEATTR = 0
const XCHAL_HAVE_MIMIC_CACHEATTR = 1
const XCHAL_HAVE_XLT_CACHEATTR = 0
const XCHAL_HAVE_PTP_MMU = 0
const XCHAL_MMU_ASID_BITS = 0
const XCHAL_MMU_RINGS = 1
const XCHAL_MMU_RING_BITS = 0
const XCHAL_CA_BYPASS = 2
const XCHAL_CA_BYPASSBUF = 6
const XCHAL_CA_WRITETHRU = 2
const XCHAL_CA_WRITEBACK = 2
const XCHAL_HAVE_CA_WRITEBACK_NOALLOC = 0
const XCHAL_CA_WRITEBACK_NOALLOC = 2
const XCHAL_CA_BYPASS_RW = 0
const XCHAL_CA_WRITETHRU_RW = 0
const XCHAL_CA_WRITEBACK_RW = 0
const XCHAL_CA_WRITEBACK_NOALLOC_RW = 0
const XCHAL_CA_ILLEGAL = 15
const XCHAL_CA_ISOLATE = 0
const XCHAL_MMU_ASID_INVALID = 0
const XCHAL_MMU_ASID_KERNEL = 0
const XCHAL_MMU_SR_BITS = 0
const XCHAL_MMU_CA_BITS = 4
const XCHAL_MMU_MAX_PTE_PAGE_SIZE = 29
const XCHAL_MMU_MIN_PTE_PAGE_SIZE = 29
const XCHAL_ITLB_WAY_BITS = 0
const XCHAL_ITLB_WAYS = 1
const XCHAL_ITLB_ARF_WAYS = 0
const XCHAL_ITLB_SETS = 1
const XCHAL_ITLB_WAY0_SET = 0
const XCHAL_ITLB_ARF_SETS = 0
const XCHAL_ITLB_MINWIRED_SETS = 0
const XCHAL_ITLB_SET0_WAY = 0
const XCHAL_ITLB_SET0_WAYS = 1
const XCHAL_ITLB_SET0_ENTRIES_LOG2 = 3
const XCHAL_ITLB_SET0_ENTRIES = 8
const XCHAL_ITLB_SET0_ARF = 0
const XCHAL_ITLB_SET0_PAGESIZES = 1
const XCHAL_ITLB_SET0_PAGESZ_BITS = 0
const XCHAL_ITLB_SET0_PAGESZ_LOG2_MIN = 29
const XCHAL_ITLB_SET0_PAGESZ_LOG2_MAX = 29
const XCHAL_ITLB_SET0_PAGESZ_LOG2_LIST = 29
const XCHAL_ITLB_SET0_ASID_CONSTMASK = 0
const XCHAL_ITLB_SET0_VPN_CONSTMASK = 0x00000000
const XCHAL_ITLB_SET0_PPN_CONSTMASK = 0xE0000000
const XCHAL_ITLB_SET0_CA_CONSTMASK = 0
const XCHAL_ITLB_SET0_ASID_RESET = 0
const XCHAL_ITLB_SET0_VPN_RESET = 0
const XCHAL_ITLB_SET0_PPN_RESET = 0
const XCHAL_ITLB_SET0_CA_RESET = 1
const XCHAL_ITLB_SET0_E0_VPN_CONST = 0x00000000
const XCHAL_ITLB_SET0_E1_VPN_CONST = 0x20000000
const XCHAL_ITLB_SET0_E2_VPN_CONST = 0x40000000
const XCHAL_ITLB_SET0_E3_VPN_CONST = 0x60000000
const XCHAL_ITLB_SET0_E4_VPN_CONST = 0x80000000
const XCHAL_ITLB_SET0_E5_VPN_CONST = 0xA0000000
const XCHAL_ITLB_SET0_E6_VPN_CONST = 0xC0000000
const XCHAL_ITLB_SET0_E7_VPN_CONST = 0xE0000000
const XCHAL_ITLB_SET0_E0_PPN_CONST = 0x00000000
const XCHAL_ITLB_SET0_E1_PPN_CONST = 0x20000000
const XCHAL_ITLB_SET0_E2_PPN_CONST = 0x40000000
const XCHAL_ITLB_SET0_E3_PPN_CONST = 0x60000000
const XCHAL_ITLB_SET0_E4_PPN_CONST = 0x80000000
const XCHAL_ITLB_SET0_E5_PPN_CONST = 0xA0000000
const XCHAL_ITLB_SET0_E6_PPN_CONST = 0xC0000000
const XCHAL_ITLB_SET0_E7_PPN_CONST = 0xE0000000
const XCHAL_ITLB_SET0_E0_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E1_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E2_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E3_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E4_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E5_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E6_CA_RESET = 0x02
const XCHAL_ITLB_SET0_E7_CA_RESET = 0x02
const XCHAL_DTLB_WAY_BITS = 0
const XCHAL_DTLB_WAYS = 1
const XCHAL_DTLB_ARF_WAYS = 0
const XCHAL_DTLB_SETS = 1
const XCHAL_DTLB_WAY0_SET = 0
const XCHAL_DTLB_ARF_SETS = 0
const XCHAL_DTLB_MINWIRED_SETS = 0
const XCHAL_DTLB_SET0_WAY = 0
const XCHAL_DTLB_SET0_WAYS = 1
const XCHAL_DTLB_SET0_ENTRIES_LOG2 = 3
const XCHAL_DTLB_SET0_ENTRIES = 8
const XCHAL_DTLB_SET0_ARF = 0
const XCHAL_DTLB_SET0_PAGESIZES = 1
const XCHAL_DTLB_SET0_PAGESZ_BITS = 0
const XCHAL_DTLB_SET0_PAGESZ_LOG2_MIN = 29
const XCHAL_DTLB_SET0_PAGESZ_LOG2_MAX = 29
const XCHAL_DTLB_SET0_PAGESZ_LOG2_LIST = 29
const XCHAL_DTLB_SET0_ASID_CONSTMASK = 0
const XCHAL_DTLB_SET0_VPN_CONSTMASK = 0x00000000
const XCHAL_DTLB_SET0_PPN_CONSTMASK = 0xE0000000
const XCHAL_DTLB_SET0_CA_CONSTMASK = 0
const XCHAL_DTLB_SET0_ASID_RESET = 0
const XCHAL_DTLB_SET0_VPN_RESET = 0
const XCHAL_DTLB_SET0_PPN_RESET = 0
const XCHAL_DTLB_SET0_CA_RESET = 1
const XCHAL_DTLB_SET0_E0_VPN_CONST = 0x00000000
const XCHAL_DTLB_SET0_E1_VPN_CONST = 0x20000000
const XCHAL_DTLB_SET0_E2_VPN_CONST = 0x40000000
const XCHAL_DTLB_SET0_E3_VPN_CONST = 0x60000000
const XCHAL_DTLB_SET0_E4_VPN_CONST = 0x80000000
const XCHAL_DTLB_SET0_E5_VPN_CONST = 0xA0000000
const XCHAL_DTLB_SET0_E6_VPN_CONST = 0xC0000000
const XCHAL_DTLB_SET0_E7_VPN_CONST = 0xE0000000
const XCHAL_DTLB_SET0_E0_PPN_CONST = 0x00000000
const XCHAL_DTLB_SET0_E1_PPN_CONST = 0x20000000
const XCHAL_DTLB_SET0_E2_PPN_CONST = 0x40000000
const XCHAL_DTLB_SET0_E3_PPN_CONST = 0x60000000
const XCHAL_DTLB_SET0_E4_PPN_CONST = 0x80000000
const XCHAL_DTLB_SET0_E5_PPN_CONST = 0xA0000000
const XCHAL_DTLB_SET0_E6_PPN_CONST = 0xC0000000
const XCHAL_DTLB_SET0_E7_PPN_CONST = 0xE0000000
const XCHAL_DTLB_SET0_E0_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E1_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E2_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E3_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E4_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E5_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E6_CA_RESET = 0x02
const XCHAL_DTLB_SET0_E7_CA_RESET = 0x02
const XCHAL_CP_NUM = 1
const XCHAL_CP_MAX = 1
const XCHAL_CP_MASK = 0x01
const XCHAL_CP_PORT_MASK = 0x00
const XCHAL_CP0_NAME = "FPU"
const XCHAL_CP0_SA_SIZE = 72
const XCHAL_CP0_SA_ALIGN = 4
const XCHAL_CP_ID_FPU = 0
const XCHAL_CP1_SA_SIZE = 0
const XCHAL_CP1_SA_ALIGN = 1
const XCHAL_CP2_SA_SIZE = 0
const XCHAL_CP2_SA_ALIGN = 1
const XCHAL_CP3_SA_SIZE = 0
const XCHAL_CP3_SA_ALIGN = 1
const XCHAL_CP4_SA_SIZE = 0
const XCHAL_CP4_SA_ALIGN = 1
const XCHAL_CP5_SA_SIZE = 0
const XCHAL_CP5_SA_ALIGN = 1
const XCHAL_CP6_SA_SIZE = 0
const XCHAL_CP6_SA_ALIGN = 1
const XCHAL_CP7_SA_SIZE = 0
const XCHAL_CP7_SA_ALIGN = 1
const XCHAL_NCP_SA_SIZE = 48
const XCHAL_NCP_SA_ALIGN = 4
const XCHAL_TOTAL_SA_SIZE = 128
const XCHAL_TOTAL_SA_ALIGN = 4
const XCHAL_NCP_SA_NUM = 12
const XCHAL_CP0_SA_NUM = 18
const XCHAL_CP1_SA_NUM = 0
const XCHAL_CP2_SA_NUM = 0
const XCHAL_CP3_SA_NUM = 0
const XCHAL_CP4_SA_NUM = 0
const XCHAL_CP5_SA_NUM = 0
const XCHAL_CP6_SA_NUM = 0
const XCHAL_CP7_SA_NUM = 0
const XCHAL_HAVE_LE = 1
const XCHAL_NUM_LOWPRI_LEVELS = 1
const XCHAL_INTLEVEL0_MASK = 0x00000000
const XCHAL_INTLEVEL8_MASK = 0x00000000
const XCHAL_INTLEVEL9_MASK = 0x00000000
const XCHAL_INTLEVEL10_MASK = 0x00000000
const XCHAL_INTLEVEL11_MASK = 0x00000000
const XCHAL_INTLEVEL12_MASK = 0x00000000
const XCHAL_INTLEVEL13_MASK = 0x00000000
const XCHAL_INTLEVEL14_MASK = 0x00000000
const XCHAL_INTLEVEL15_MASK = 0x00000000
const XCHAL_INTLEVEL0_ANDBELOW_MASK = 0x00000000
const XCHAL_EXCCAUSE_ILLEGAL_INSTRUCTION = 0
const XCHAL_EXCCAUSE_SYSTEM_CALL = 1
const XCHAL_EXCCAUSE_INSTRUCTION_FETCH_ERROR = 2
const XCHAL_EXCCAUSE_LOAD_STORE_ERROR = 3
const XCHAL_EXCCAUSE_LEVEL1_INTERRUPT = 4
const XCHAL_EXCCAUSE_ALLOCA = 5
const XCHAL_EXCCAUSE_INTEGER_DIVIDE_BY_ZERO = 6
const XCHAL_EXCCAUSE_SPECULATION = 7
const XCHAL_EXCCAUSE_PRIVILEGED = 8
const XCHAL_EXCCAUSE_UNALIGNED = 9
const XCHAL_EXCCAUSE_ITLB_MISS = 16
const XCHAL_EXCCAUSE_ITLB_MULTIHIT = 17
const XCHAL_EXCCAUSE_ITLB_PRIVILEGE = 18
const XCHAL_EXCCAUSE_ITLB_SIZE_RESTRICTION = 19
const XCHAL_EXCCAUSE_FETCH_CACHE_ATTRIBUTE = 20
const XCHAL_EXCCAUSE_DTLB_MISS = 24
const XCHAL_EXCCAUSE_DTLB_MULTIHIT = 25
const XCHAL_EXCCAUSE_DTLB_PRIVILEGE = 26
const XCHAL_EXCCAUSE_DTLB_SIZE_RESTRICTION = 27
const XCHAL_EXCCAUSE_LOAD_CACHE_ATTRIBUTE = 28
const XCHAL_EXCCAUSE_STORE_CACHE_ATTRIBUTE = 29
const XCHAL_EXCCAUSE_COPROCESSOR0_DISABLED = 32
const XCHAL_EXCCAUSE_COPROCESSOR1_DISABLED = 33
const XCHAL_EXCCAUSE_COPROCESSOR2_DISABLED = 34
const XCHAL_EXCCAUSE_COPROCESSOR3_DISABLED = 35
const XCHAL_EXCCAUSE_COPROCESSOR4_DISABLED = 36
const XCHAL_EXCCAUSE_COPROCESSOR5_DISABLED = 37
const XCHAL_EXCCAUSE_COPROCESSOR6_DISABLED = 38
const XCHAL_EXCCAUSE_COPROCESSOR7_DISABLED = 39
const XCHAL_DBREAKC_VALIDMASK = 0xC000003F
const XCHAL_DBREAKC_MASK_BITS = 6
const XCHAL_DBREAKC_MASK_NUM = 64
const XCHAL_DBREAKC_MASK_SHIFT = 0
const XCHAL_DBREAKC_MASK_MASK = 0x0000003F
const XCHAL_DBREAKC_LOADBREAK_BITS = 1
const XCHAL_DBREAKC_LOADBREAK_NUM = 2
const XCHAL_DBREAKC_LOADBREAK_SHIFT = 30
const XCHAL_DBREAKC_LOADBREAK_MASK = 0x40000000
const XCHAL_DBREAKC_STOREBREAK_BITS = 1
const XCHAL_DBREAKC_STOREBREAK_NUM = 2
const XCHAL_DBREAKC_STOREBREAK_SHIFT = 31
const XCHAL_DBREAKC_STOREBREAK_MASK = 0x80000000
const XCHAL_PS_VALIDMASK = 0x00070F3F
const XCHAL_PS_INTLEVEL_BITS = 4
const XCHAL_PS_INTLEVEL_NUM = 16
const XCHAL_PS_INTLEVEL_SHIFT = 0
const XCHAL_PS_INTLEVEL_MASK = 0x0000000F
const XCHAL_PS_EXCM_BITS = 1
const XCHAL_PS_EXCM_NUM = 2
const XCHAL_PS_EXCM_SHIFT = 4
const XCHAL_PS_EXCM_MASK = 0x00000010
const XCHAL_PS_UM_BITS = 1
const XCHAL_PS_UM_NUM = 2
const XCHAL_PS_UM_SHIFT = 5
const XCHAL_PS_UM_MASK = 0x00000020
const XCHAL_PS_RING_BITS = 2
const XCHAL_PS_RING_NUM = 4
const XCHAL_PS_RING_SHIFT = 6
const XCHAL_PS_RING_MASK = 0x000000C0
const XCHAL_PS_OWB_BITS = 4
const XCHAL_PS_OWB_NUM = 16
const XCHAL_PS_OWB_SHIFT = 8
const XCHAL_PS_OWB_MASK = 0x00000F00
const XCHAL_PS_CALLINC_BITS = 2
const XCHAL_PS_CALLINC_NUM = 4
const XCHAL_PS_CALLINC_SHIFT = 16
const XCHAL_PS_CALLINC_MASK = 0x00030000
const XCHAL_PS_WOE_BITS = 1
const XCHAL_PS_WOE_NUM = 2
const XCHAL_PS_WOE_SHIFT = 18
const XCHAL_PS_WOE_MASK = 0x00040000
const XCHAL_EXCCAUSE_VALIDMASK = 0x0000003F
const XCHAL_EXCCAUSE_BITS = 6
const XCHAL_EXCCAUSE_NUM = 64
const XCHAL_EXCCAUSE_SHIFT = 0
const XCHAL_EXCCAUSE_MASK = 0x0000003F
const XCHAL_DEBUGCAUSE_VALIDMASK = 0x0000003F
const XCHAL_DEBUGCAUSE_ICOUNT_BITS = 1
const XCHAL_DEBUGCAUSE_ICOUNT_NUM = 2
const XCHAL_DEBUGCAUSE_ICOUNT_SHIFT = 0
const XCHAL_DEBUGCAUSE_ICOUNT_MASK = 0x00000001
const XCHAL_DEBUGCAUSE_IBREAK_BITS = 1
const XCHAL_DEBUGCAUSE_IBREAK_NUM = 2
const XCHAL_DEBUGCAUSE_IBREAK_SHIFT = 1
const XCHAL_DEBUGCAUSE_IBREAK_MASK = 0x00000002
const XCHAL_DEBUGCAUSE_DBREAK_BITS = 1
const XCHAL_DEBUGCAUSE_DBREAK_NUM = 2
const XCHAL_DEBUGCAUSE_DBREAK_SHIFT = 2
const XCHAL_DEBUGCAUSE_DBREAK_MASK = 0x00000004
const XCHAL_DEBUGCAUSE_BREAK_BITS = 1
const XCHAL_DEBUGCAUSE_BREAK_NUM = 2
const XCHAL_DEBUGCAUSE_BREAK_SHIFT = 3
const XCHAL_DEBUGCAUSE_BREAK_MASK = 0x00000008
const XCHAL_DEBUGCAUSE_BREAKN_BITS = 1
const XCHAL_DEBUGCAUSE_BREAKN_NUM = 2
const XCHAL_DEBUGCAUSE_BREAKN_SHIFT = 4
const XCHAL_DEBUGCAUSE_BREAKN_MASK = 0x00000010
const XCHAL_DEBUGCAUSE_DEBUGINT_BITS = 1
const XCHAL_DEBUGCAUSE_DEBUGINT_NUM = 2
const XCHAL_DEBUGCAUSE_DEBUGINT_SHIFT = 5
const XCHAL_DEBUGCAUSE_DEBUGINT_MASK = 0x00000020
const XCHAL_CACHE_PREFCTL_DEFAULT = 0x01044
const XCHAL_ICACHE_TAG_V_SHIFT = 0
const XCHAL_ICACHE_TAG_V = 0x1
const XCHAL_ICACHE_TAG_F_SHIFT = 0
const XCHAL_ICACHE_TAG_F = 0
const XCHAL_ICACHE_TAG_L = 0
const XCHAL_DCACHE_TAG_V_SHIFT = 0
const XCHAL_DCACHE_TAG_V = 0x1
const XCHAL_DCACHE_TAG_F_SHIFT = 0
const XCHAL_DCACHE_TAG_F = 0
const XCHAL_DCACHE_TAG_D = 0
const XCHAL_DCACHE_TAG_L = 0
const XCHAL_CACHE_MEMCTL_DEFAULT = 0x00000000
const X_MEMCTL_SNOOP_EN = 0x00
const X_MEMCTL_L0IBUF_EN = 0x01
const XCHAL_CP1_NAME = 0
const XCHAL_CP1_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_CP2_NAME = 0
const XCHAL_CP2_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_CP3_NAME = 0
const XCHAL_CP3_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_CP4_NAME = 0
const XCHAL_CP4_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_CP5_NAME = 0
const XCHAL_CP5_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_CP6_NAME = 0
const XCHAL_CP6_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_CP7_NAME = 0
const XCHAL_CP7_SA_CONTENTS_LIBDB_NUM = 0
const XCHAL_INST_ILLN = 0xF06D
const XCHAL_INST_ILLN_BYTE0 = 0x6D
const XCHAL_INST_ILLN_BYTE1 = 0xF0
const XTHAL_INST_ILL = 0x000000
const XCHAL_ERRATUM_453 = 0
const XCHAL_ERRATUM_497 = 0
const XCHAL_ERRATUM_572 = 1
const EXCCAUSE_EXCCAUSE_SHIFT = 0
const EXCCAUSE_EXCCAUSE_MASK = 0x3F
const EXCCAUSE_ILLEGAL = 0
const EXCCAUSE_SYSCALL = 1
const EXCCAUSE_INSTR_ERROR = 2
const EXCCAUSE_IFETCHERROR = 2
const EXCCAUSE_LOAD_STORE_ERROR = 3
const EXCCAUSE_LOADSTOREERROR = 3
const EXCCAUSE_LEVEL1_INTERRUPT = 4
const EXCCAUSE_LEVEL1INTERRUPT = 4
const EXCCAUSE_ALLOCA = 5
const EXCCAUSE_DIVIDE_BY_ZERO = 6
const EXCCAUSE_SPECULATION = 7
const EXCCAUSE_PC_ERROR = 7
const EXCCAUSE_PRIVILEGED = 8
const EXCCAUSE_UNALIGNED = 9
const EXCCAUSE_EXTREG_PRIVILEGE = 10
const EXCCAUSE_EXCLUSIVE_ERROR = 11
const EXCCAUSE_INSTR_DATA_ERROR = 12
const EXCCAUSE_LOAD_STORE_DATA_ERROR = 13
const EXCCAUSE_INSTR_ADDR_ERROR = 14
const EXCCAUSE_LOAD_STORE_ADDR_ERROR = 15
const EXCCAUSE_ITLB_MISS = 16
const EXCCAUSE_ITLB_MULTIHIT = 17
const EXCCAUSE_INSTR_RING = 18
const EXCCAUSE_INSTR_PROHIBITED = 20
const EXCCAUSE_DTLB_MISS = 24
const EXCCAUSE_DTLB_MULTIHIT = 25
const EXCCAUSE_LOAD_STORE_RING = 26
const EXCCAUSE_LOAD_PROHIBITED = 28
const EXCCAUSE_STORE_PROHIBITED = 29
const EXCCAUSE_CP0_DISABLED = 32
const EXCCAUSE_CP1_DISABLED = 33
const EXCCAUSE_CP2_DISABLED = 34
const EXCCAUSE_CP3_DISABLED = 35
const EXCCAUSE_CP4_DISABLED = 36
const EXCCAUSE_CP5_DISABLED = 37
const EXCCAUSE_CP6_DISABLED = 38
const EXCCAUSE_CP7_DISABLED = 39
const PS_WOE_SHIFT = 18
const PS_WOE_MASK = 0x00040000
const PS_CALLINC_SHIFT = 16
const PS_CALLINC_MASK = 0x00030000
const PS_OWB_SHIFT = 8
const PS_OWB_MASK = 0x00000F00
const PS_RING_SHIFT = 6
const PS_RING_MASK = 0x000000C0
const PS_UM_SHIFT = 5
const PS_UM_MASK = 0x00000020
const PS_EXCM_SHIFT = 4
const PS_EXCM_MASK = 0x00000010
const PS_INTLEVEL_SHIFT = 0
const PS_INTLEVEL_MASK = 0x0000000F
const DBREAKC_MASK_SHIFT = 0
const DBREAKC_MASK_MASK = 0x0000003F
const DBREAKC_LOADBREAK_SHIFT = 30
const DBREAKC_LOADBREAK_MASK = 0x40000000
const DBREAKC_STOREBREAK_SHIFT = 31
const DBREAKC_STOREBREAK_MASK = 0x80000000
const DEBUGCAUSE_DEBUGINT_SHIFT = 5
const DEBUGCAUSE_DEBUGINT_MASK = 0x20
const DEBUGCAUSE_BREAKN_SHIFT = 4
const DEBUGCAUSE_BREAKN_MASK = 0x10
const DEBUGCAUSE_BREAK_SHIFT = 3
const DEBUGCAUSE_BREAK_MASK = 0x08
const DEBUGCAUSE_DBREAK_SHIFT = 2
const DEBUGCAUSE_DBREAK_MASK = 0x04
const DEBUGCAUSE_IBREAK_SHIFT = 1
const DEBUGCAUSE_IBREAK_MASK = 0x02
const DEBUGCAUSE_ICOUNT_SHIFT = 0
const DEBUGCAUSE_ICOUNT_MASK = 0x01
const MESR_MEME = 0x00000001
const MESR_MEME_SHIFT = 0
const MESR_DME = 0x00000002
const MESR_DME_SHIFT = 1
const MESR_RCE = 0x00000010
const MESR_RCE_SHIFT = 4
const MESR_ERRENAB = 0x00000100
const MESR_ERRENAB_SHIFT = 8
const MESR_ERRTEST = 0x00000200
const MESR_ERRTEST_SHIFT = 9
const MESR_DATEXC = 0x00000400
const MESR_DATEXC_SHIFT = 10
const MESR_INSEXC = 0x00000800
const MESR_INSEXC_SHIFT = 11
const MESR_WAYNUM_SHIFT = 16
const MESR_ACCTYPE_SHIFT = 20
const MESR_MEMTYPE_SHIFT = 24
const MESR_ERRTYPE_SHIFT = 30
const MEMCTL_SNOOP_EN_SHIFT = 1
const MEMCTL_SNOOP_EN = 0x02
const MEMCTL_L0IBUF_EN_SHIFT = 0
const MEMCTL_L0IBUF_EN = 0x01
const MEMCTL_INV_EN_SHIFT = 23
const MEMCTL_INV_EN = 0x00800000
const MEMCTL_DCWU_SHIFT = 8
const MEMCTL_DCWU_BITS = 5
const MEMCTL_DCWA_SHIFT = 13
const MEMCTL_DCWA_BITS = 5
const MEMCTL_ICWU_SHIFT = 18
const MEMCTL_ICWU_BITS = 5
const MEMCTL_DCWU_MASK = 0x00001F00
const MEMCTL_DCWA_MASK = 0x0003E000
const MEMCTL_ICWU_MASK = 0x007C0000
const LBEG = 0
const LEND = 1
const LCOUNT = 2
const SAR = 3
const BR = 4
const SCOMPARE1 = 12
const ACCLO = 16
const ACCHI = 17
const MR_0 = 32
const MR_1 = 33
const MR_2 = 34
const MR_3 = 35
const WINDOWBASE = 72
const WINDOWSTART = 73
const IBREAKENABLE = 96
const MEMCTL = 97
const ATOMCTL = 99
const DDR = 104
const IBREAKA_0 = 128
const IBREAKA_1 = 129
const DBREAKA_0 = 144
const DBREAKA_1 = 145
const DBREAKC_0 = 160
const DBREAKC_1 = 161
const CONFIGID0 = 176
const EPC_1 = 177
const EPC_2 = 178
const EPC_3 = 179
const EPC_4 = 180
const EPC_5 = 181
const EPC_6 = 182
const EPC_7 = 183
const DEPC = 192
const EPS_2 = 194
const EPS_3 = 195
const EPS_4 = 196
const EPS_5 = 197
const EPS_6 = 198
const EPS_7 = 199
const CONFIGID1 = 208
const EXCSAVE_1 = 209
const EXCSAVE_2 = 210
const EXCSAVE_3 = 211
const EXCSAVE_4 = 212
const EXCSAVE_5 = 213
const EXCSAVE_6 = 214
const EXCSAVE_7 = 215
const CPENABLE = 224
const INTERRUPT = 226
const INTENABLE = 228
const PS = 230
const VECBASE = 231
const EXCCAUSE = 232
const DEBUGCAUSE = 233
const CCOUNT = 234
const PRID = 235
const ICOUNT = 236
const ICOUNTLEVEL = 237
const EXCVADDR = 238
const CCOMPARE_0 = 240
const CCOMPARE_1 = 241
const CCOMPARE_2 = 242
const MISC_REG_0 = 244
const MISC_REG_1 = 245
const MISC_REG_2 = 246
const MISC_REG_3 = 247
const MR = 32
const IBREAKA = 128
const DBREAKA = 144
const DBREAKC = 160
const EPC = 176
const EPS = 192
const EXCSAVE = 208
const CCOMPARE = 240
const INTREAD = 226
const INTSET = 226
const INTCLEAR = 227
const CALL0_ABI = 0
const KERNELSTACKSIZE = 1024
const CORE_STATE_SIGNATURE = 0xB1C5AFED
const XTOS_KEEPON_MEM = 0x00000100
const XTOS_KEEPON_MEM_SHIFT = 8
const XTOS_KEEPON_DEBUG = 0x00001000
const XTOS_KEEPON_DEBUG_SHIFT = 12
const XTOS_IDMA_NO_WAIT = 0x00010000
const XTOS_IDMA_WAIT_STANDBY = 0x00020000
const XTOS_COREF_PSO = 0x00000001
const XTOS_COREF_PSO_SHIFT = 0
const EXTRA_SAVE_AREA_SIZE = 32
const BASE_SAVE_AREA_SIZE = 16
const BASE_AREA_SP_OFFSET = 12
const LEDC_CLK_EN_V = 0x1
const LEDC_CLK_EN_S = 31
const LEDC_IDLE_LV_HSCH0_V = 0x1
const LEDC_IDLE_LV_HSCH0_S = 3
const LEDC_SIG_OUT_EN_HSCH0_V = 0x1
const LEDC_SIG_OUT_EN_HSCH0_S = 2
const LEDC_TIMER_SEL_HSCH0 = 0x00000003
const LEDC_TIMER_SEL_HSCH0_V = 0x3
const LEDC_TIMER_SEL_HSCH0_S = 0
const LEDC_HPOINT_HSCH0 = 0x000FFFFF
const LEDC_HPOINT_HSCH0_V = 0xFFFFF
const LEDC_HPOINT_HSCH0_S = 0
const LEDC_DUTY_HSCH0 = 0x01FFFFFF
const LEDC_DUTY_HSCH0_V = 0x1FFFFFF
const LEDC_DUTY_HSCH0_S = 0
const LEDC_DUTY_START_HSCH0_V = 0x1
const LEDC_DUTY_START_HSCH0_S = 31
const LEDC_DUTY_INC_HSCH0_V = 0x1
const LEDC_DUTY_INC_HSCH0_S = 30
const LEDC_DUTY_NUM_HSCH0 = 0x000003FF
const LEDC_DUTY_NUM_HSCH0_V = 0x3FF
const LEDC_DUTY_NUM_HSCH0_S = 20
const LEDC_DUTY_CYCLE_HSCH0 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH0_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH0_S = 10
const LEDC_DUTY_SCALE_HSCH0 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH0_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH0_S = 0
const LEDC_IDLE_LV_HSCH1_V = 0x1
const LEDC_IDLE_LV_HSCH1_S = 3
const LEDC_SIG_OUT_EN_HSCH1_V = 0x1
const LEDC_SIG_OUT_EN_HSCH1_S = 2
const LEDC_TIMER_SEL_HSCH1 = 0x00000003
const LEDC_TIMER_SEL_HSCH1_V = 0x3
const LEDC_TIMER_SEL_HSCH1_S = 0
const LEDC_HPOINT_HSCH1 = 0x000FFFFF
const LEDC_HPOINT_HSCH1_V = 0xFFFFF
const LEDC_HPOINT_HSCH1_S = 0
const LEDC_DUTY_HSCH1 = 0x01FFFFFF
const LEDC_DUTY_HSCH1_V = 0x1FFFFFF
const LEDC_DUTY_HSCH1_S = 0
const LEDC_DUTY_START_HSCH1_V = 0x1
const LEDC_DUTY_START_HSCH1_S = 31
const LEDC_DUTY_INC_HSCH1_V = 0x1
const LEDC_DUTY_INC_HSCH1_S = 30
const LEDC_DUTY_NUM_HSCH1 = 0x000003FF
const LEDC_DUTY_NUM_HSCH1_V = 0x3FF
const LEDC_DUTY_NUM_HSCH1_S = 20
const LEDC_DUTY_CYCLE_HSCH1 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH1_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH1_S = 10
const LEDC_DUTY_SCALE_HSCH1 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH1_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH1_S = 0
const LEDC_IDLE_LV_HSCH2_V = 0x1
const LEDC_IDLE_LV_HSCH2_S = 3
const LEDC_SIG_OUT_EN_HSCH2_V = 0x1
const LEDC_SIG_OUT_EN_HSCH2_S = 2
const LEDC_TIMER_SEL_HSCH2 = 0x00000003
const LEDC_TIMER_SEL_HSCH2_V = 0x3
const LEDC_TIMER_SEL_HSCH2_S = 0
const LEDC_HPOINT_HSCH2 = 0x000FFFFF
const LEDC_HPOINT_HSCH2_V = 0xFFFFF
const LEDC_HPOINT_HSCH2_S = 0
const LEDC_DUTY_HSCH2 = 0x01FFFFFF
const LEDC_DUTY_HSCH2_V = 0x1FFFFFF
const LEDC_DUTY_HSCH2_S = 0
const LEDC_DUTY_START_HSCH2_V = 0x1
const LEDC_DUTY_START_HSCH2_S = 31
const LEDC_DUTY_INC_HSCH2_V = 0x1
const LEDC_DUTY_INC_HSCH2_S = 30
const LEDC_DUTY_NUM_HSCH2 = 0x000003FF
const LEDC_DUTY_NUM_HSCH2_V = 0x3FF
const LEDC_DUTY_NUM_HSCH2_S = 20
const LEDC_DUTY_CYCLE_HSCH2 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH2_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH2_S = 10
const LEDC_DUTY_SCALE_HSCH2 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH2_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH2_S = 0
const LEDC_IDLE_LV_HSCH3_V = 0x1
const LEDC_IDLE_LV_HSCH3_S = 3
const LEDC_SIG_OUT_EN_HSCH3_V = 0x1
const LEDC_SIG_OUT_EN_HSCH3_S = 2
const LEDC_TIMER_SEL_HSCH3 = 0x00000003
const LEDC_TIMER_SEL_HSCH3_V = 0x3
const LEDC_TIMER_SEL_HSCH3_S = 0
const LEDC_HPOINT_HSCH3 = 0x000FFFFF
const LEDC_HPOINT_HSCH3_V = 0xFFFFF
const LEDC_HPOINT_HSCH3_S = 0
const LEDC_DUTY_HSCH3 = 0x01FFFFFF
const LEDC_DUTY_HSCH3_V = 0x1FFFFFF
const LEDC_DUTY_HSCH3_S = 0
const LEDC_DUTY_START_HSCH3_V = 0x1
const LEDC_DUTY_START_HSCH3_S = 31
const LEDC_DUTY_INC_HSCH3_V = 0x1
const LEDC_DUTY_INC_HSCH3_S = 30
const LEDC_DUTY_NUM_HSCH3 = 0x000003FF
const LEDC_DUTY_NUM_HSCH3_V = 0x3FF
const LEDC_DUTY_NUM_HSCH3_S = 20
const LEDC_DUTY_CYCLE_HSCH3 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH3_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH3_S = 10
const LEDC_DUTY_SCALE_HSCH3 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH3_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH3_S = 0
const LEDC_IDLE_LV_HSCH4_V = 0x1
const LEDC_IDLE_LV_HSCH4_S = 3
const LEDC_SIG_OUT_EN_HSCH4_V = 0x1
const LEDC_SIG_OUT_EN_HSCH4_S = 2
const LEDC_TIMER_SEL_HSCH4 = 0x00000003
const LEDC_TIMER_SEL_HSCH4_V = 0x3
const LEDC_TIMER_SEL_HSCH4_S = 0
const LEDC_HPOINT_HSCH4 = 0x000FFFFF
const LEDC_HPOINT_HSCH4_V = 0xFFFFF
const LEDC_HPOINT_HSCH4_S = 0
const LEDC_DUTY_HSCH4 = 0x01FFFFFF
const LEDC_DUTY_HSCH4_V = 0x1FFFFFF
const LEDC_DUTY_HSCH4_S = 0
const LEDC_DUTY_START_HSCH4_V = 0x1
const LEDC_DUTY_START_HSCH4_S = 31
const LEDC_DUTY_INC_HSCH4_V = 0x1
const LEDC_DUTY_INC_HSCH4_S = 30
const LEDC_DUTY_NUM_HSCH4 = 0x000003FF
const LEDC_DUTY_NUM_HSCH4_V = 0x3FF
const LEDC_DUTY_NUM_HSCH4_S = 20
const LEDC_DUTY_CYCLE_HSCH4 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH4_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH4_S = 10
const LEDC_DUTY_SCALE_HSCH4 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH4_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH4_S = 0
const LEDC_IDLE_LV_HSCH5_V = 0x1
const LEDC_IDLE_LV_HSCH5_S = 3
const LEDC_SIG_OUT_EN_HSCH5_V = 0x1
const LEDC_SIG_OUT_EN_HSCH5_S = 2
const LEDC_TIMER_SEL_HSCH5 = 0x00000003
const LEDC_TIMER_SEL_HSCH5_V = 0x3
const LEDC_TIMER_SEL_HSCH5_S = 0
const LEDC_HPOINT_HSCH5 = 0x000FFFFF
const LEDC_HPOINT_HSCH5_V = 0xFFFFF
const LEDC_HPOINT_HSCH5_S = 0
const LEDC_DUTY_HSCH5 = 0x01FFFFFF
const LEDC_DUTY_HSCH5_V = 0x1FFFFFF
const LEDC_DUTY_HSCH5_S = 0
const LEDC_DUTY_START_HSCH5_V = 0x1
const LEDC_DUTY_START_HSCH5_S = 31
const LEDC_DUTY_INC_HSCH5_V = 0x1
const LEDC_DUTY_INC_HSCH5_S = 30
const LEDC_DUTY_NUM_HSCH5 = 0x000003FF
const LEDC_DUTY_NUM_HSCH5_V = 0x3FF
const LEDC_DUTY_NUM_HSCH5_S = 20
const LEDC_DUTY_CYCLE_HSCH5 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH5_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH5_S = 10
const LEDC_DUTY_SCALE_HSCH5 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH5_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH5_S = 0
const LEDC_IDLE_LV_HSCH6_V = 0x1
const LEDC_IDLE_LV_HSCH6_S = 3
const LEDC_SIG_OUT_EN_HSCH6_V = 0x1
const LEDC_SIG_OUT_EN_HSCH6_S = 2
const LEDC_TIMER_SEL_HSCH6 = 0x00000003
const LEDC_TIMER_SEL_HSCH6_V = 0x3
const LEDC_TIMER_SEL_HSCH6_S = 0
const LEDC_HPOINT_HSCH6 = 0x000FFFFF
const LEDC_HPOINT_HSCH6_V = 0xFFFFF
const LEDC_HPOINT_HSCH6_S = 0
const LEDC_DUTY_HSCH6 = 0x01FFFFFF
const LEDC_DUTY_HSCH6_V = 0x1FFFFFF
const LEDC_DUTY_HSCH6_S = 0
const LEDC_DUTY_START_HSCH6_V = 0x1
const LEDC_DUTY_START_HSCH6_S = 31
const LEDC_DUTY_INC_HSCH6_V = 0x1
const LEDC_DUTY_INC_HSCH6_S = 30
const LEDC_DUTY_NUM_HSCH6 = 0x000003FF
const LEDC_DUTY_NUM_HSCH6_V = 0x3FF
const LEDC_DUTY_NUM_HSCH6_S = 20
const LEDC_DUTY_CYCLE_HSCH6 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH6_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH6_S = 10
const LEDC_DUTY_SCALE_HSCH6 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH6_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH6_S = 0
const LEDC_IDLE_LV_HSCH7_V = 0x1
const LEDC_IDLE_LV_HSCH7_S = 3
const LEDC_SIG_OUT_EN_HSCH7_V = 0x1
const LEDC_SIG_OUT_EN_HSCH7_S = 2
const LEDC_TIMER_SEL_HSCH7 = 0x00000003
const LEDC_TIMER_SEL_HSCH7_V = 0x3
const LEDC_TIMER_SEL_HSCH7_S = 0
const LEDC_HPOINT_HSCH7 = 0x000FFFFF
const LEDC_HPOINT_HSCH7_V = 0xFFFFF
const LEDC_HPOINT_HSCH7_S = 0
const LEDC_DUTY_HSCH7 = 0x01FFFFFF
const LEDC_DUTY_HSCH7_V = 0x1FFFFFF
const LEDC_DUTY_HSCH7_S = 0
const LEDC_DUTY_START_HSCH7_V = 0x1
const LEDC_DUTY_START_HSCH7_S = 31
const LEDC_DUTY_INC_HSCH7_V = 0x1
const LEDC_DUTY_INC_HSCH7_S = 30
const LEDC_DUTY_NUM_HSCH7 = 0x000003FF
const LEDC_DUTY_NUM_HSCH7_V = 0x3FF
const LEDC_DUTY_NUM_HSCH7_S = 20
const LEDC_DUTY_CYCLE_HSCH7 = 0x000003FF
const LEDC_DUTY_CYCLE_HSCH7_V = 0x3FF
const LEDC_DUTY_CYCLE_HSCH7_S = 10
const LEDC_DUTY_SCALE_HSCH7 = 0x000003FF
const LEDC_DUTY_SCALE_HSCH7_V = 0x3FF
const LEDC_DUTY_SCALE_HSCH7_S = 0
const LEDC_PARA_UP_LSCH0_V = 0x1
const LEDC_PARA_UP_LSCH0_S = 4
const LEDC_IDLE_LV_LSCH0_V = 0x1
const LEDC_IDLE_LV_LSCH0_S = 3
const LEDC_SIG_OUT_EN_LSCH0_V = 0x1
const LEDC_SIG_OUT_EN_LSCH0_S = 2
const LEDC_TIMER_SEL_LSCH0 = 0x00000003
const LEDC_TIMER_SEL_LSCH0_V = 0x3
const LEDC_TIMER_SEL_LSCH0_S = 0
const LEDC_HPOINT_LSCH0 = 0x000FFFFF
const LEDC_HPOINT_LSCH0_V = 0xFFFFF
const LEDC_HPOINT_LSCH0_S = 0
const LEDC_DUTY_LSCH0 = 0x01FFFFFF
const LEDC_DUTY_LSCH0_V = 0x1FFFFFF
const LEDC_DUTY_LSCH0_S = 0
const LEDC_DUTY_START_LSCH0_V = 0x1
const LEDC_DUTY_START_LSCH0_S = 31
const LEDC_DUTY_INC_LSCH0_V = 0x1
const LEDC_DUTY_INC_LSCH0_S = 30
const LEDC_DUTY_NUM_LSCH0 = 0x000003FF
const LEDC_DUTY_NUM_LSCH0_V = 0x3FF
const LEDC_DUTY_NUM_LSCH0_S = 20
const LEDC_DUTY_CYCLE_LSCH0 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH0_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH0_S = 10
const LEDC_DUTY_SCALE_LSCH0 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH0_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH0_S = 0
const LEDC_PARA_UP_LSCH1_V = 0x1
const LEDC_PARA_UP_LSCH1_S = 4
const LEDC_IDLE_LV_LSCH1_V = 0x1
const LEDC_IDLE_LV_LSCH1_S = 3
const LEDC_SIG_OUT_EN_LSCH1_V = 0x1
const LEDC_SIG_OUT_EN_LSCH1_S = 2
const LEDC_TIMER_SEL_LSCH1 = 0x00000003
const LEDC_TIMER_SEL_LSCH1_V = 0x3
const LEDC_TIMER_SEL_LSCH1_S = 0
const LEDC_HPOINT_LSCH1 = 0x000FFFFF
const LEDC_HPOINT_LSCH1_V = 0xFFFFF
const LEDC_HPOINT_LSCH1_S = 0
const LEDC_DUTY_LSCH1 = 0x01FFFFFF
const LEDC_DUTY_LSCH1_V = 0x1FFFFFF
const LEDC_DUTY_LSCH1_S = 0
const LEDC_DUTY_START_LSCH1_V = 0x1
const LEDC_DUTY_START_LSCH1_S = 31
const LEDC_DUTY_INC_LSCH1_V = 0x1
const LEDC_DUTY_INC_LSCH1_S = 30
const LEDC_DUTY_NUM_LSCH1 = 0x000003FF
const LEDC_DUTY_NUM_LSCH1_V = 0x3FF
const LEDC_DUTY_NUM_LSCH1_S = 20
const LEDC_DUTY_CYCLE_LSCH1 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH1_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH1_S = 10
const LEDC_DUTY_SCALE_LSCH1 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH1_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH1_S = 0
const LEDC_PARA_UP_LSCH2_V = 0x1
const LEDC_PARA_UP_LSCH2_S = 4
const LEDC_IDLE_LV_LSCH2_V = 0x1
const LEDC_IDLE_LV_LSCH2_S = 3
const LEDC_SIG_OUT_EN_LSCH2_V = 0x1
const LEDC_SIG_OUT_EN_LSCH2_S = 2
const LEDC_TIMER_SEL_LSCH2 = 0x00000003
const LEDC_TIMER_SEL_LSCH2_V = 0x3
const LEDC_TIMER_SEL_LSCH2_S = 0
const LEDC_HPOINT_LSCH2 = 0x000FFFFF
const LEDC_HPOINT_LSCH2_V = 0xFFFFF
const LEDC_HPOINT_LSCH2_S = 0
const LEDC_DUTY_LSCH2 = 0x01FFFFFF
const LEDC_DUTY_LSCH2_V = 0x1FFFFFF
const LEDC_DUTY_LSCH2_S = 0
const LEDC_DUTY_START_LSCH2_V = 0x1
const LEDC_DUTY_START_LSCH2_S = 31
const LEDC_DUTY_INC_LSCH2_V = 0x1
const LEDC_DUTY_INC_LSCH2_S = 30
const LEDC_DUTY_NUM_LSCH2 = 0x000003FF
const LEDC_DUTY_NUM_LSCH2_V = 0x3FF
const LEDC_DUTY_NUM_LSCH2_S = 20
const LEDC_DUTY_CYCLE_LSCH2 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH2_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH2_S = 10
const LEDC_DUTY_SCALE_LSCH2 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH2_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH2_S = 0
const LEDC_PARA_UP_LSCH3_V = 0x1
const LEDC_PARA_UP_LSCH3_S = 4
const LEDC_IDLE_LV_LSCH3_V = 0x1
const LEDC_IDLE_LV_LSCH3_S = 3
const LEDC_SIG_OUT_EN_LSCH3_V = 0x1
const LEDC_SIG_OUT_EN_LSCH3_S = 2
const LEDC_TIMER_SEL_LSCH3 = 0x00000003
const LEDC_TIMER_SEL_LSCH3_V = 0x3
const LEDC_TIMER_SEL_LSCH3_S = 0
const LEDC_HPOINT_LSCH3 = 0x000FFFFF
const LEDC_HPOINT_LSCH3_V = 0xFFFFF
const LEDC_HPOINT_LSCH3_S = 0
const LEDC_DUTY_LSCH3 = 0x01FFFFFF
const LEDC_DUTY_LSCH3_V = 0x1FFFFFF
const LEDC_DUTY_LSCH3_S = 0
const LEDC_DUTY_START_LSCH3_V = 0x1
const LEDC_DUTY_START_LSCH3_S = 31
const LEDC_DUTY_INC_LSCH3_V = 0x1
const LEDC_DUTY_INC_LSCH3_S = 30
const LEDC_DUTY_NUM_LSCH3 = 0x000003FF
const LEDC_DUTY_NUM_LSCH3_V = 0x3FF
const LEDC_DUTY_NUM_LSCH3_S = 20
const LEDC_DUTY_CYCLE_LSCH3 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH3_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH3_S = 10
const LEDC_DUTY_SCALE_LSCH3 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH3_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH3_S = 0
const LEDC_PARA_UP_LSCH4_V = 0x1
const LEDC_PARA_UP_LSCH4_S = 4
const LEDC_IDLE_LV_LSCH4_V = 0x1
const LEDC_IDLE_LV_LSCH4_S = 3
const LEDC_SIG_OUT_EN_LSCH4_V = 0x1
const LEDC_SIG_OUT_EN_LSCH4_S = 2
const LEDC_TIMER_SEL_LSCH4 = 0x00000003
const LEDC_TIMER_SEL_LSCH4_V = 0x3
const LEDC_TIMER_SEL_LSCH4_S = 0
const LEDC_HPOINT_LSCH4 = 0x000FFFFF
const LEDC_HPOINT_LSCH4_V = 0xFFFFF
const LEDC_HPOINT_LSCH4_S = 0
const LEDC_DUTY_LSCH4 = 0x01FFFFFF
const LEDC_DUTY_LSCH4_V = 0x1FFFFFF
const LEDC_DUTY_LSCH4_S = 0
const LEDC_DUTY_START_LSCH4_V = 0x1
const LEDC_DUTY_START_LSCH4_S = 31
const LEDC_DUTY_INC_LSCH4_V = 0x1
const LEDC_DUTY_INC_LSCH4_S = 30
const LEDC_DUTY_NUM_LSCH4 = 0x000003FF
const LEDC_DUTY_NUM_LSCH4_V = 0x3FF
const LEDC_DUTY_NUM_LSCH4_S = 20
const LEDC_DUTY_CYCLE_LSCH4 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH4_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH4_S = 10
const LEDC_DUTY_SCALE_LSCH4 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH4_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH4_S = 0
const LEDC_PARA_UP_LSCH5_V = 0x1
const LEDC_PARA_UP_LSCH5_S = 4
const LEDC_IDLE_LV_LSCH5_V = 0x1
const LEDC_IDLE_LV_LSCH5_S = 3
const LEDC_SIG_OUT_EN_LSCH5_V = 0x1
const LEDC_SIG_OUT_EN_LSCH5_S = 2
const LEDC_TIMER_SEL_LSCH5 = 0x00000003
const LEDC_TIMER_SEL_LSCH5_V = 0x3
const LEDC_TIMER_SEL_LSCH5_S = 0
const LEDC_HPOINT_LSCH5 = 0x000FFFFF
const LEDC_HPOINT_LSCH5_V = 0xFFFFF
const LEDC_HPOINT_LSCH5_S = 0
const LEDC_DUTY_LSCH5 = 0x01FFFFFF
const LEDC_DUTY_LSCH5_V = 0x1FFFFFF
const LEDC_DUTY_LSCH5_S = 0
const LEDC_DUTY_START_LSCH5_V = 0x1
const LEDC_DUTY_START_LSCH5_S = 31
const LEDC_DUTY_INC_LSCH5_V = 0x1
const LEDC_DUTY_INC_LSCH5_S = 30
const LEDC_DUTY_NUM_LSCH5 = 0x000003FF
const LEDC_DUTY_NUM_LSCH5_V = 0x3FF
const LEDC_DUTY_NUM_LSCH5_S = 20
const LEDC_DUTY_CYCLE_LSCH5 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH5_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH5_S = 10
const LEDC_DUTY_SCALE_LSCH5 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH5_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH5_S = 0
const LEDC_PARA_UP_LSCH6_V = 0x1
const LEDC_PARA_UP_LSCH6_S = 4
const LEDC_IDLE_LV_LSCH6_V = 0x1
const LEDC_IDLE_LV_LSCH6_S = 3
const LEDC_SIG_OUT_EN_LSCH6_V = 0x1
const LEDC_SIG_OUT_EN_LSCH6_S = 2
const LEDC_TIMER_SEL_LSCH6 = 0x00000003
const LEDC_TIMER_SEL_LSCH6_V = 0x3
const LEDC_TIMER_SEL_LSCH6_S = 0
const LEDC_HPOINT_LSCH6 = 0x000FFFFF
const LEDC_HPOINT_LSCH6_V = 0xFFFFF
const LEDC_HPOINT_LSCH6_S = 0
const LEDC_DUTY_LSCH6 = 0x01FFFFFF
const LEDC_DUTY_LSCH6_V = 0x1FFFFFF
const LEDC_DUTY_LSCH6_S = 0
const LEDC_DUTY_START_LSCH6_V = 0x1
const LEDC_DUTY_START_LSCH6_S = 31
const LEDC_DUTY_INC_LSCH6_V = 0x1
const LEDC_DUTY_INC_LSCH6_S = 30
const LEDC_DUTY_NUM_LSCH6 = 0x000003FF
const LEDC_DUTY_NUM_LSCH6_V = 0x3FF
const LEDC_DUTY_NUM_LSCH6_S = 20
const LEDC_DUTY_CYCLE_LSCH6 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH6_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH6_S = 10
const LEDC_DUTY_SCALE_LSCH6 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH6_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH6_S = 0
const LEDC_PARA_UP_LSCH7_V = 0x1
const LEDC_PARA_UP_LSCH7_S = 4
const LEDC_IDLE_LV_LSCH7_V = 0x1
const LEDC_IDLE_LV_LSCH7_S = 3
const LEDC_SIG_OUT_EN_LSCH7_V = 0x1
const LEDC_SIG_OUT_EN_LSCH7_S = 2
const LEDC_TIMER_SEL_LSCH7 = 0x00000003
const LEDC_TIMER_SEL_LSCH7_V = 0x3
const LEDC_TIMER_SEL_LSCH7_S = 0
const LEDC_HPOINT_LSCH7 = 0x000FFFFF
const LEDC_HPOINT_LSCH7_V = 0xFFFFF
const LEDC_HPOINT_LSCH7_S = 0
const LEDC_DUTY_LSCH7 = 0x01FFFFFF
const LEDC_DUTY_LSCH7_V = 0x1FFFFFF
const LEDC_DUTY_LSCH7_S = 0
const LEDC_DUTY_START_LSCH7_V = 0x1
const LEDC_DUTY_START_LSCH7_S = 31
const LEDC_DUTY_INC_LSCH7_V = 0x1
const LEDC_DUTY_INC_LSCH7_S = 30
const LEDC_DUTY_NUM_LSCH7 = 0x000003FF
const LEDC_DUTY_NUM_LSCH7_V = 0x3FF
const LEDC_DUTY_NUM_LSCH7_S = 20
const LEDC_DUTY_CYCLE_LSCH7 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH7_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH7_S = 10
const LEDC_DUTY_SCALE_LSCH7 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH7_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH7_S = 0
const LEDC_TICK_SEL_HSTIMER0_V = 0x1
const LEDC_TICK_SEL_HSTIMER0_S = 25
const LEDC_HSTIMER0_RST_V = 0x1
const LEDC_HSTIMER0_RST_S = 24
const LEDC_HSTIMER0_PAUSE_V = 0x1
const LEDC_HSTIMER0_PAUSE_S = 23
const LEDC_DIV_NUM_HSTIMER0 = 0x0003FFFF
const LEDC_DIV_NUM_HSTIMER0_V = 0x3FFFF
const LEDC_DIV_NUM_HSTIMER0_S = 5
const LEDC_HSTIMER0_DUTY_RES = 0x0000001F
const LEDC_HSTIMER0_DUTY_RES_V = 0x1F
const LEDC_HSTIMER0_DUTY_RES_S = 0
const LEDC_HSTIMER0_CNT = 0x000FFFFF
const LEDC_HSTIMER0_CNT_V = 0xFFFFF
const LEDC_HSTIMER0_CNT_S = 0
const LEDC_TICK_SEL_HSTIMER1_V = 0x1
const LEDC_TICK_SEL_HSTIMER1_S = 25
const LEDC_HSTIMER1_RST_V = 0x1
const LEDC_HSTIMER1_RST_S = 24
const LEDC_HSTIMER1_PAUSE_V = 0x1
const LEDC_HSTIMER1_PAUSE_S = 23
const LEDC_DIV_NUM_HSTIMER1 = 0x0003FFFF
const LEDC_DIV_NUM_HSTIMER1_V = 0x3FFFF
const LEDC_DIV_NUM_HSTIMER1_S = 5
const LEDC_HSTIMER1_DUTY_RES = 0x0000001F
const LEDC_HSTIMER1_DUTY_RES_V = 0x1F
const LEDC_HSTIMER1_DUTY_RES_S = 0
const LEDC_HSTIMER1_CNT = 0x000FFFFF
const LEDC_HSTIMER1_CNT_V = 0xFFFFF
const LEDC_HSTIMER1_CNT_S = 0
const LEDC_TICK_SEL_HSTIMER2_V = 0x1
const LEDC_TICK_SEL_HSTIMER2_S = 25
const LEDC_HSTIMER2_RST_V = 0x1
const LEDC_HSTIMER2_RST_S = 24
const LEDC_HSTIMER2_PAUSE_V = 0x1
const LEDC_HSTIMER2_PAUSE_S = 23
const LEDC_DIV_NUM_HSTIMER2 = 0x0003FFFF
const LEDC_DIV_NUM_HSTIMER2_V = 0x3FFFF
const LEDC_DIV_NUM_HSTIMER2_S = 5
const LEDC_HSTIMER2_DUTY_RES = 0x0000001F
const LEDC_HSTIMER2_DUTY_RES_V = 0x1F
const LEDC_HSTIMER2_DUTY_RES_S = 0
const LEDC_HSTIMER2_CNT = 0x000FFFFF
const LEDC_HSTIMER2_CNT_V = 0xFFFFF
const LEDC_HSTIMER2_CNT_S = 0
const LEDC_TICK_SEL_HSTIMER3_V = 0x1
const LEDC_TICK_SEL_HSTIMER3_S = 25
const LEDC_HSTIMER3_RST_V = 0x1
const LEDC_HSTIMER3_RST_S = 24
const LEDC_HSTIMER3_PAUSE_V = 0x1
const LEDC_HSTIMER3_PAUSE_S = 23
const LEDC_DIV_NUM_HSTIMER3 = 0x0003FFFF
const LEDC_DIV_NUM_HSTIMER3_V = 0x3FFFF
const LEDC_DIV_NUM_HSTIMER3_S = 5
const LEDC_HSTIMER3_DUTY_RES = 0x0000001F
const LEDC_HSTIMER3_DUTY_RES_V = 0x1F
const LEDC_HSTIMER3_DUTY_RES_S = 0
const LEDC_HSTIMER3_CNT = 0x000FFFFF
const LEDC_HSTIMER3_CNT_V = 0xFFFFF
const LEDC_HSTIMER3_CNT_S = 0
const LEDC_LSTIMER0_PARA_UP_V = 0x1
const LEDC_LSTIMER0_PARA_UP_S = 26
const LEDC_TICK_SEL_LSTIMER0_V = 0x1
const LEDC_TICK_SEL_LSTIMER0_S = 25
const LEDC_LSTIMER0_RST_V = 0x1
const LEDC_LSTIMER0_RST_S = 24
const LEDC_LSTIMER0_PAUSE_V = 0x1
const LEDC_LSTIMER0_PAUSE_S = 23
const LEDC_DIV_NUM_LSTIMER0 = 0x0003FFFF
const LEDC_DIV_NUM_LSTIMER0_V = 0x3FFFF
const LEDC_DIV_NUM_LSTIMER0_S = 5
const LEDC_LSTIMER0_DUTY_RES = 0x0000001F
const LEDC_LSTIMER0_DUTY_RES_V = 0x1F
const LEDC_LSTIMER0_DUTY_RES_S = 0
const LEDC_LSTIMER0_CNT = 0x000FFFFF
const LEDC_LSTIMER0_CNT_V = 0xFFFFF
const LEDC_LSTIMER0_CNT_S = 0
const LEDC_LSTIMER1_PARA_UP_V = 0x1
const LEDC_LSTIMER1_PARA_UP_S = 26
const LEDC_TICK_SEL_LSTIMER1_V = 0x1
const LEDC_TICK_SEL_LSTIMER1_S = 25
const LEDC_LSTIMER1_RST_V = 0x1
const LEDC_LSTIMER1_RST_S = 24
const LEDC_LSTIMER1_PAUSE_V = 0x1
const LEDC_LSTIMER1_PAUSE_S = 23
const LEDC_DIV_NUM_LSTIMER1 = 0x0003FFFF
const LEDC_DIV_NUM_LSTIMER1_V = 0x3FFFF
const LEDC_DIV_NUM_LSTIMER1_S = 5
const LEDC_LSTIMER1_DUTY_RES = 0x0000001F
const LEDC_LSTIMER1_DUTY_RES_V = 0x1F
const LEDC_LSTIMER1_DUTY_RES_S = 0
const LEDC_LSTIMER1_CNT = 0x000FFFFF
const LEDC_LSTIMER1_CNT_V = 0xFFFFF
const LEDC_LSTIMER1_CNT_S = 0
const LEDC_LSTIMER2_PARA_UP_V = 0x1
const LEDC_LSTIMER2_PARA_UP_S = 26
const LEDC_TICK_SEL_LSTIMER2_V = 0x1
const LEDC_TICK_SEL_LSTIMER2_S = 25
const LEDC_LSTIMER2_RST_V = 0x1
const LEDC_LSTIMER2_RST_S = 24
const LEDC_LSTIMER2_PAUSE_V = 0x1
const LEDC_LSTIMER2_PAUSE_S = 23
const LEDC_DIV_NUM_LSTIMER2 = 0x0003FFFF
const LEDC_DIV_NUM_LSTIMER2_V = 0x3FFFF
const LEDC_DIV_NUM_LSTIMER2_S = 5
const LEDC_LSTIMER2_DUTY_RES = 0x0000001F
const LEDC_LSTIMER2_DUTY_RES_V = 0x1F
const LEDC_LSTIMER2_DUTY_RES_S = 0
const LEDC_LSTIMER2_CNT = 0x000FFFFF
const LEDC_LSTIMER2_CNT_V = 0xFFFFF
const LEDC_LSTIMER2_CNT_S = 0
const LEDC_LSTIMER3_PARA_UP_V = 0x1
const LEDC_LSTIMER3_PARA_UP_S = 26
const LEDC_TICK_SEL_LSTIMER3_V = 0x1
const LEDC_TICK_SEL_LSTIMER3_S = 25
const LEDC_LSTIMER3_RST_V = 0x1
const LEDC_LSTIMER3_RST_S = 24
const LEDC_LSTIMER3_PAUSE_V = 0x1
const LEDC_LSTIMER3_PAUSE_S = 23
const LEDC_DIV_NUM_LSTIMER3 = 0x0003FFFF
const LEDC_DIV_NUM_LSTIMER3_V = 0x3FFFF
const LEDC_DIV_NUM_LSTIMER3_S = 5
const LEDC_LSTIMER3_DUTY_RES = 0x0000001F
const LEDC_LSTIMER3_DUTY_RES_V = 0x1F
const LEDC_LSTIMER3_DUTY_RES_S = 0
const LEDC_LSTIMER3_CNT = 0x000FFFFF
const LEDC_LSTIMER3_CNT_V = 0xFFFFF
const LEDC_LSTIMER3_CNT_S = 0
const LEDC_DUTY_CHNG_END_LSCH7_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH7_INT_RAW_S = 23
const LEDC_DUTY_CHNG_END_LSCH6_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH6_INT_RAW_S = 22
const LEDC_DUTY_CHNG_END_LSCH5_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_RAW_S = 21
const LEDC_DUTY_CHNG_END_LSCH4_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_RAW_S = 20
const LEDC_DUTY_CHNG_END_LSCH3_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_RAW_S = 19
const LEDC_DUTY_CHNG_END_LSCH2_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_RAW_S = 18
const LEDC_DUTY_CHNG_END_LSCH1_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_RAW_S = 17
const LEDC_DUTY_CHNG_END_LSCH0_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_RAW_S = 16
const LEDC_DUTY_CHNG_END_HSCH7_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH7_INT_RAW_S = 15
const LEDC_DUTY_CHNG_END_HSCH6_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH6_INT_RAW_S = 14
const LEDC_DUTY_CHNG_END_HSCH5_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH5_INT_RAW_S = 13
const LEDC_DUTY_CHNG_END_HSCH4_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH4_INT_RAW_S = 12
const LEDC_DUTY_CHNG_END_HSCH3_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH3_INT_RAW_S = 11
const LEDC_DUTY_CHNG_END_HSCH2_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH2_INT_RAW_S = 10
const LEDC_DUTY_CHNG_END_HSCH1_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH1_INT_RAW_S = 9
const LEDC_DUTY_CHNG_END_HSCH0_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH0_INT_RAW_S = 8
const LEDC_LSTIMER3_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER3_OVF_INT_RAW_S = 7
const LEDC_LSTIMER2_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER2_OVF_INT_RAW_S = 6
const LEDC_LSTIMER1_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER1_OVF_INT_RAW_S = 5
const LEDC_LSTIMER0_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER0_OVF_INT_RAW_S = 4
const LEDC_HSTIMER3_OVF_INT_RAW_V = 0x1
const LEDC_HSTIMER3_OVF_INT_RAW_S = 3
const LEDC_HSTIMER2_OVF_INT_RAW_V = 0x1
const LEDC_HSTIMER2_OVF_INT_RAW_S = 2
const LEDC_HSTIMER1_OVF_INT_RAW_V = 0x1
const LEDC_HSTIMER1_OVF_INT_RAW_S = 1
const LEDC_HSTIMER0_OVF_INT_RAW_V = 0x1
const LEDC_HSTIMER0_OVF_INT_RAW_S = 0
const LEDC_DUTY_CHNG_END_LSCH7_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH7_INT_ST_S = 23
const LEDC_DUTY_CHNG_END_LSCH6_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH6_INT_ST_S = 22
const LEDC_DUTY_CHNG_END_LSCH5_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_ST_S = 21
const LEDC_DUTY_CHNG_END_LSCH4_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_ST_S = 20
const LEDC_DUTY_CHNG_END_LSCH3_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_ST_S = 19
const LEDC_DUTY_CHNG_END_LSCH2_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_ST_S = 18
const LEDC_DUTY_CHNG_END_LSCH1_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_ST_S = 17
const LEDC_DUTY_CHNG_END_LSCH0_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_ST_S = 16
const LEDC_DUTY_CHNG_END_HSCH7_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH7_INT_ST_S = 15
const LEDC_DUTY_CHNG_END_HSCH6_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH6_INT_ST_S = 14
const LEDC_DUTY_CHNG_END_HSCH5_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH5_INT_ST_S = 13
const LEDC_DUTY_CHNG_END_HSCH4_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH4_INT_ST_S = 12
const LEDC_DUTY_CHNG_END_HSCH3_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH3_INT_ST_S = 11
const LEDC_DUTY_CHNG_END_HSCH2_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH2_INT_ST_S = 10
const LEDC_DUTY_CHNG_END_HSCH1_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH1_INT_ST_S = 9
const LEDC_DUTY_CHNG_END_HSCH0_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH0_INT_ST_S = 8
const LEDC_LSTIMER3_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER3_OVF_INT_ST_S = 7
const LEDC_LSTIMER2_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER2_OVF_INT_ST_S = 6
const LEDC_LSTIMER1_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER1_OVF_INT_ST_S = 5
const LEDC_LSTIMER0_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER0_OVF_INT_ST_S = 4
const LEDC_HSTIMER3_OVF_INT_ST_V = 0x1
const LEDC_HSTIMER3_OVF_INT_ST_S = 3
const LEDC_HSTIMER2_OVF_INT_ST_V = 0x1
const LEDC_HSTIMER2_OVF_INT_ST_S = 2
const LEDC_HSTIMER1_OVF_INT_ST_V = 0x1
const LEDC_HSTIMER1_OVF_INT_ST_S = 1
const LEDC_HSTIMER0_OVF_INT_ST_V = 0x1
const LEDC_HSTIMER0_OVF_INT_ST_S = 0
const LEDC_DUTY_CHNG_END_LSCH7_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH7_INT_ENA_S = 23
const LEDC_DUTY_CHNG_END_LSCH6_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH6_INT_ENA_S = 22
const LEDC_DUTY_CHNG_END_LSCH5_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_ENA_S = 21
const LEDC_DUTY_CHNG_END_LSCH4_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_ENA_S = 20
const LEDC_DUTY_CHNG_END_LSCH3_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_ENA_S = 19
const LEDC_DUTY_CHNG_END_LSCH2_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_ENA_S = 18
const LEDC_DUTY_CHNG_END_LSCH1_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_ENA_S = 17
const LEDC_DUTY_CHNG_END_LSCH0_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_ENA_S = 16
const LEDC_DUTY_CHNG_END_HSCH7_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH7_INT_ENA_S = 15
const LEDC_DUTY_CHNG_END_HSCH6_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH6_INT_ENA_S = 14
const LEDC_DUTY_CHNG_END_HSCH5_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH5_INT_ENA_S = 13
const LEDC_DUTY_CHNG_END_HSCH4_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH4_INT_ENA_S = 12
const LEDC_DUTY_CHNG_END_HSCH3_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH3_INT_ENA_S = 11
const LEDC_DUTY_CHNG_END_HSCH2_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH2_INT_ENA_S = 10
const LEDC_DUTY_CHNG_END_HSCH1_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH1_INT_ENA_S = 9
const LEDC_DUTY_CHNG_END_HSCH0_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH0_INT_ENA_S = 8
const LEDC_LSTIMER3_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER3_OVF_INT_ENA_S = 7
const LEDC_LSTIMER2_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER2_OVF_INT_ENA_S = 6
const LEDC_LSTIMER1_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER1_OVF_INT_ENA_S = 5
const LEDC_LSTIMER0_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER0_OVF_INT_ENA_S = 4
const LEDC_HSTIMER3_OVF_INT_ENA_V = 0x1
const LEDC_HSTIMER3_OVF_INT_ENA_S = 3
const LEDC_HSTIMER2_OVF_INT_ENA_V = 0x1
const LEDC_HSTIMER2_OVF_INT_ENA_S = 2
const LEDC_HSTIMER1_OVF_INT_ENA_V = 0x1
const LEDC_HSTIMER1_OVF_INT_ENA_S = 1
const LEDC_HSTIMER0_OVF_INT_ENA_V = 0x1
const LEDC_HSTIMER0_OVF_INT_ENA_S = 0
const LEDC_DUTY_CHNG_END_LSCH7_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH7_INT_CLR_S = 23
const LEDC_DUTY_CHNG_END_LSCH6_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH6_INT_CLR_S = 22
const LEDC_DUTY_CHNG_END_LSCH5_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_CLR_S = 21
const LEDC_DUTY_CHNG_END_LSCH4_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_CLR_S = 20
const LEDC_DUTY_CHNG_END_LSCH3_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_CLR_S = 19
const LEDC_DUTY_CHNG_END_LSCH2_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_CLR_S = 18
const LEDC_DUTY_CHNG_END_LSCH1_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_CLR_S = 17
const LEDC_DUTY_CHNG_END_LSCH0_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_CLR_S = 16
const LEDC_DUTY_CHNG_END_HSCH7_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH7_INT_CLR_S = 15
const LEDC_DUTY_CHNG_END_HSCH6_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH6_INT_CLR_S = 14
const LEDC_DUTY_CHNG_END_HSCH5_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH5_INT_CLR_S = 13
const LEDC_DUTY_CHNG_END_HSCH4_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH4_INT_CLR_S = 12
const LEDC_DUTY_CHNG_END_HSCH3_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH3_INT_CLR_S = 11
const LEDC_DUTY_CHNG_END_HSCH2_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH2_INT_CLR_S = 10
const LEDC_DUTY_CHNG_END_HSCH1_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH1_INT_CLR_S = 9
const LEDC_DUTY_CHNG_END_HSCH0_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_HSCH0_INT_CLR_S = 8
const LEDC_LSTIMER3_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER3_OVF_INT_CLR_S = 7
const LEDC_LSTIMER2_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER2_OVF_INT_CLR_S = 6
const LEDC_LSTIMER1_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER1_OVF_INT_CLR_S = 5
const LEDC_LSTIMER0_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER0_OVF_INT_CLR_S = 4
const LEDC_HSTIMER3_OVF_INT_CLR_V = 0x1
const LEDC_HSTIMER3_OVF_INT_CLR_S = 3
const LEDC_HSTIMER2_OVF_INT_CLR_V = 0x1
const LEDC_HSTIMER2_OVF_INT_CLR_S = 2
const LEDC_HSTIMER1_OVF_INT_CLR_V = 0x1
const LEDC_HSTIMER1_OVF_INT_CLR_S = 1
const LEDC_HSTIMER0_OVF_INT_CLR_V = 0x1
const LEDC_HSTIMER0_OVF_INT_CLR_S = 0
const LEDC_APB_CLK_SEL_V = 0x1
const LEDC_APB_CLK_SEL_S = 0
const LEDC_DATE = 0xFFFFFFFF
const LEDC_DATE_V = 0xFFFFFFFF
const LEDC_DATE_S = 0
const UART_RXFIFO_RD_BYTE = 0x000000FF
const UART_RXFIFO_RD_BYTE_V = 0xFF
const UART_RXFIFO_RD_BYTE_S = 0
const UART_AT_CMD_CHAR_DET_INT_RAW_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_RAW_S = 18
const UART_RS485_CLASH_INT_RAW_V = 0x1
const UART_RS485_CLASH_INT_RAW_S = 17
const UART_RS485_FRM_ERR_INT_RAW_V = 0x1
const UART_RS485_FRM_ERR_INT_RAW_S = 16
const UART_RS485_PARITY_ERR_INT_RAW_V = 0x1
const UART_RS485_PARITY_ERR_INT_RAW_S = 15
const UART_TX_DONE_INT_RAW_V = 0x1
const UART_TX_DONE_INT_RAW_S = 14
const UART_TX_BRK_IDLE_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_RAW_S = 13
const UART_TX_BRK_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_DONE_INT_RAW_S = 12
const UART_GLITCH_DET_INT_RAW_V = 0x1
const UART_GLITCH_DET_INT_RAW_S = 11
const UART_SW_XOFF_INT_RAW_V = 0x1
const UART_SW_XOFF_INT_RAW_S = 10
const UART_SW_XON_INT_RAW_V = 0x1
const UART_SW_XON_INT_RAW_S = 9
const UART_RXFIFO_TOUT_INT_RAW_V = 0x1
const UART_RXFIFO_TOUT_INT_RAW_S = 8
const UART_BRK_DET_INT_RAW_V = 0x1
const UART_BRK_DET_INT_RAW_S = 7
const UART_CTS_CHG_INT_RAW_V = 0x1
const UART_CTS_CHG_INT_RAW_S = 6
const UART_DSR_CHG_INT_RAW_V = 0x1
const UART_DSR_CHG_INT_RAW_S = 5
const UART_RXFIFO_OVF_INT_RAW_V = 0x1
const UART_RXFIFO_OVF_INT_RAW_S = 4
const UART_FRM_ERR_INT_RAW_V = 0x1
const UART_FRM_ERR_INT_RAW_S = 3
const UART_PARITY_ERR_INT_RAW_V = 0x1
const UART_PARITY_ERR_INT_RAW_S = 2
const UART_TXFIFO_EMPTY_INT_RAW_V = 0x1
const UART_TXFIFO_EMPTY_INT_RAW_S = 1
const UART_RXFIFO_FULL_INT_RAW_V = 0x1
const UART_RXFIFO_FULL_INT_RAW_S = 0
const UART_AT_CMD_CHAR_DET_INT_ST_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ST_S = 18
const UART_RS485_CLASH_INT_ST_V = 0x1
const UART_RS485_CLASH_INT_ST_S = 17
const UART_RS485_FRM_ERR_INT_ST_V = 0x1
const UART_RS485_FRM_ERR_INT_ST_S = 16
const UART_RS485_PARITY_ERR_INT_ST_V = 0x1
const UART_RS485_PARITY_ERR_INT_ST_S = 15
const UART_TX_DONE_INT_ST_V = 0x1
const UART_TX_DONE_INT_ST_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ST_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ST_S = 13
const UART_TX_BRK_DONE_INT_ST_V = 0x1
const UART_TX_BRK_DONE_INT_ST_S = 12
const UART_GLITCH_DET_INT_ST_V = 0x1
const UART_GLITCH_DET_INT_ST_S = 11
const UART_SW_XOFF_INT_ST_V = 0x1
const UART_SW_XOFF_INT_ST_S = 10
const UART_SW_XON_INT_ST_V = 0x1
const UART_SW_XON_INT_ST_S = 9
const UART_RXFIFO_TOUT_INT_ST_V = 0x1
const UART_RXFIFO_TOUT_INT_ST_S = 8
const UART_BRK_DET_INT_ST_V = 0x1
const UART_BRK_DET_INT_ST_S = 7
const UART_CTS_CHG_INT_ST_V = 0x1
const UART_CTS_CHG_INT_ST_S = 6
const UART_DSR_CHG_INT_ST_V = 0x1
const UART_DSR_CHG_INT_ST_S = 5
const UART_RXFIFO_OVF_INT_ST_V = 0x1
const UART_RXFIFO_OVF_INT_ST_S = 4
const UART_FRM_ERR_INT_ST_V = 0x1
const UART_FRM_ERR_INT_ST_S = 3
const UART_PARITY_ERR_INT_ST_V = 0x1
const UART_PARITY_ERR_INT_ST_S = 2
const UART_TXFIFO_EMPTY_INT_ST_V = 0x1
const UART_TXFIFO_EMPTY_INT_ST_S = 1
const UART_RXFIFO_FULL_INT_ST_V = 0x1
const UART_RXFIFO_FULL_INT_ST_S = 0
const UART_AT_CMD_CHAR_DET_INT_ENA_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ENA_S = 18
const UART_RS485_CLASH_INT_ENA_V = 0x1
const UART_RS485_CLASH_INT_ENA_S = 17
const UART_RS485_FRM_ERR_INT_ENA_V = 0x1
const UART_RS485_FRM_ERR_INT_ENA_S = 16
const UART_RS485_PARITY_ERR_INT_ENA_V = 0x1
const UART_RS485_PARITY_ERR_INT_ENA_S = 15
const UART_TX_DONE_INT_ENA_V = 0x1
const UART_TX_DONE_INT_ENA_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ENA_S = 13
const UART_TX_BRK_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_DONE_INT_ENA_S = 12
const UART_GLITCH_DET_INT_ENA_V = 0x1
const UART_GLITCH_DET_INT_ENA_S = 11
const UART_SW_XOFF_INT_ENA_V = 0x1
const UART_SW_XOFF_INT_ENA_S = 10
const UART_SW_XON_INT_ENA_V = 0x1
const UART_SW_XON_INT_ENA_S = 9
const UART_RXFIFO_TOUT_INT_ENA_V = 0x1
const UART_RXFIFO_TOUT_INT_ENA_S = 8
const UART_BRK_DET_INT_ENA_V = 0x1
const UART_BRK_DET_INT_ENA_S = 7
const UART_CTS_CHG_INT_ENA_V = 0x1
const UART_CTS_CHG_INT_ENA_S = 6
const UART_DSR_CHG_INT_ENA_V = 0x1
const UART_DSR_CHG_INT_ENA_S = 5
const UART_RXFIFO_OVF_INT_ENA_V = 0x1
const UART_RXFIFO_OVF_INT_ENA_S = 4
const UART_FRM_ERR_INT_ENA_V = 0x1
const UART_FRM_ERR_INT_ENA_S = 3
const UART_PARITY_ERR_INT_ENA_V = 0x1
const UART_PARITY_ERR_INT_ENA_S = 2
const UART_TXFIFO_EMPTY_INT_ENA_V = 0x1
const UART_TXFIFO_EMPTY_INT_ENA_S = 1
const UART_RXFIFO_FULL_INT_ENA_V = 0x1
const UART_RXFIFO_FULL_INT_ENA_S = 0
const UART_AT_CMD_CHAR_DET_INT_CLR_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_CLR_S = 18
const UART_RS485_CLASH_INT_CLR_V = 0x1
const UART_RS485_CLASH_INT_CLR_S = 17
const UART_RS485_FRM_ERR_INT_CLR_V = 0x1
const UART_RS485_FRM_ERR_INT_CLR_S = 16
const UART_RS485_PARITY_ERR_INT_CLR_V = 0x1
const UART_RS485_PARITY_ERR_INT_CLR_S = 15
const UART_TX_DONE_INT_CLR_V = 0x1
const UART_TX_DONE_INT_CLR_S = 14
const UART_TX_BRK_IDLE_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_CLR_S = 13
const UART_TX_BRK_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_DONE_INT_CLR_S = 12
const UART_GLITCH_DET_INT_CLR_V = 0x1
const UART_GLITCH_DET_INT_CLR_S = 11
const UART_SW_XOFF_INT_CLR_V = 0x1
const UART_SW_XOFF_INT_CLR_S = 10
const UART_SW_XON_INT_CLR_V = 0x1
const UART_SW_XON_INT_CLR_S = 9
const UART_RXFIFO_TOUT_INT_CLR_V = 0x1
const UART_RXFIFO_TOUT_INT_CLR_S = 8
const UART_BRK_DET_INT_CLR_V = 0x1
const UART_BRK_DET_INT_CLR_S = 7
const UART_CTS_CHG_INT_CLR_V = 0x1
const UART_CTS_CHG_INT_CLR_S = 6
const UART_DSR_CHG_INT_CLR_V = 0x1
const UART_DSR_CHG_INT_CLR_S = 5
const UART_RXFIFO_OVF_INT_CLR_V = 0x1
const UART_RXFIFO_OVF_INT_CLR_S = 4
const UART_FRM_ERR_INT_CLR_V = 0x1
const UART_FRM_ERR_INT_CLR_S = 3
const UART_PARITY_ERR_INT_CLR_V = 0x1
const UART_PARITY_ERR_INT_CLR_S = 2
const UART_TXFIFO_EMPTY_INT_CLR_V = 0x1
const UART_TXFIFO_EMPTY_INT_CLR_S = 1
const UART_RXFIFO_FULL_INT_CLR_V = 0x1
const UART_RXFIFO_FULL_INT_CLR_S = 0
const UART_CLKDIV_FRAG = 0x0000000F
const UART_CLKDIV_FRAG_V = 0xF
const UART_CLKDIV_FRAG_S = 20
const UART_CLKDIV = 0x000FFFFF
const UART_CLKDIV_V = 0xFFFFF
const UART_CLKDIV_S = 0
const UART_GLITCH_FILT = 0x000000FF
const UART_GLITCH_FILT_V = 0xFF
const UART_GLITCH_FILT_S = 8
const UART_AUTOBAUD_EN_V = 0x1
const UART_AUTOBAUD_EN_S = 0
const UART_TXD_V = 0x1
const UART_TXD_S = 31
const UART_RTSN_V = 0x1
const UART_RTSN_S = 30
const UART_DTRN_V = 0x1
const UART_DTRN_S = 29
const UART_ST_UTX_OUT = 0x0000000F
const UART_ST_UTX_OUT_V = 0xF
const UART_ST_UTX_OUT_S = 24
const UART_TXFIFO_CNT = 0x000000FF
const UART_TXFIFO_CNT_V = 0xFF
const UART_TXFIFO_CNT_S = 16
const UART_RXD_V = 0x1
const UART_RXD_S = 15
const UART_CTSN_V = 0x1
const UART_CTSN_S = 14
const UART_DSRN_V = 0x1
const UART_DSRN_S = 13
const UART_ST_URX_OUT = 0x0000000F
const UART_ST_URX_OUT_V = 0xF
const UART_ST_URX_OUT_S = 8
const UART_RXFIFO_CNT = 0x000000FF
const UART_RXFIFO_CNT_V = 0xFF
const UART_RXFIFO_CNT_S = 0
const UART_TICK_REF_ALWAYS_ON_V = 0x1
const UART_TICK_REF_ALWAYS_ON_S = 27
const UART_ERR_WR_MASK_V = 0x1
const UART_ERR_WR_MASK_S = 26
const UART_CLK_EN_V = 0x1
const UART_CLK_EN_S = 25
const UART_DTR_INV_V = 0x1
const UART_DTR_INV_S = 24
const UART_RTS_INV_V = 0x1
const UART_RTS_INV_S = 23
const UART_TXD_INV_V = 0x1
const UART_TXD_INV_S = 22
const UART_DSR_INV_V = 0x1
const UART_DSR_INV_S = 21
const UART_CTS_INV_V = 0x1
const UART_CTS_INV_S = 20
const UART_RXD_INV_V = 0x1
const UART_RXD_INV_S = 19
const UART_TXFIFO_RST_V = 0x1
const UART_TXFIFO_RST_S = 18
const UART_RXFIFO_RST_V = 0x1
const UART_RXFIFO_RST_S = 17
const UART_IRDA_EN_V = 0x1
const UART_IRDA_EN_S = 16
const UART_TX_FLOW_EN_V = 0x1
const UART_TX_FLOW_EN_S = 15
const UART_LOOPBACK_V = 0x1
const UART_LOOPBACK_S = 14
const UART_IRDA_RX_INV_V = 0x1
const UART_IRDA_RX_INV_S = 13
const UART_IRDA_TX_INV_V = 0x1
const UART_IRDA_TX_INV_S = 12
const UART_IRDA_WCTL_V = 0x1
const UART_IRDA_WCTL_S = 11
const UART_IRDA_TX_EN_V = 0x1
const UART_IRDA_TX_EN_S = 10
const UART_IRDA_DPLX_V = 0x1
const UART_IRDA_DPLX_S = 9
const UART_TXD_BRK_V = 0x1
const UART_TXD_BRK_S = 8
const UART_SW_DTR_V = 0x1
const UART_SW_DTR_S = 7
const UART_SW_RTS_V = 0x1
const UART_SW_RTS_S = 6
const UART_STOP_BIT_NUM = 0x00000003
const UART_STOP_BIT_NUM_V = 0x3
const UART_STOP_BIT_NUM_S = 4
const UART_BIT_NUM = 0x00000003
const UART_BIT_NUM_V = 0x3
const UART_BIT_NUM_S = 2
const UART_PARITY_EN_V = 0x1
const UART_PARITY_EN_S = 1
const UART_PARITY_V = 0x1
const UART_PARITY_S = 0
const UART_RX_TOUT_EN_V = 0x1
const UART_RX_TOUT_EN_S = 31
const UART_RX_TOUT_THRHD = 0x0000007F
const UART_RX_TOUT_THRHD_V = 0x7F
const UART_RX_TOUT_THRHD_S = 24
const UART_RX_FLOW_EN_V = 0x1
const UART_RX_FLOW_EN_S = 23
const UART_RX_FLOW_THRHD = 0x0000007F
const UART_RX_FLOW_THRHD_V = 0x7F
const UART_RX_FLOW_THRHD_S = 16
const UART_TXFIFO_EMPTY_THRHD = 0x0000007F
const UART_TXFIFO_EMPTY_THRHD_V = 0x7F
const UART_TXFIFO_EMPTY_THRHD_S = 8
const UART_RXFIFO_FULL_THRHD = 0x0000007F
const UART_RXFIFO_FULL_THRHD_V = 0x7F
const UART_RXFIFO_FULL_THRHD_S = 0
const UART_LOWPULSE_MIN_CNT = 0x000FFFFF
const UART_LOWPULSE_MIN_CNT_V = 0xFFFFF
const UART_LOWPULSE_MIN_CNT_S = 0
const UART_HIGHPULSE_MIN_CNT = 0x000FFFFF
const UART_HIGHPULSE_MIN_CNT_V = 0xFFFFF
const UART_HIGHPULSE_MIN_CNT_S = 0
const UART_RXD_EDGE_CNT = 0x000003FF
const UART_RXD_EDGE_CNT_V = 0x3FF
const UART_RXD_EDGE_CNT_S = 0
const UART_SEND_XOFF_V = 0x1
const UART_SEND_XOFF_S = 5
const UART_SEND_XON_V = 0x1
const UART_SEND_XON_S = 4
const UART_FORCE_XOFF_V = 0x1
const UART_FORCE_XOFF_S = 3
const UART_FORCE_XON_V = 0x1
const UART_FORCE_XON_S = 2
const UART_XONOFF_DEL_V = 0x1
const UART_XONOFF_DEL_S = 1
const UART_SW_FLOW_CON_EN_V = 0x1
const UART_SW_FLOW_CON_EN_S = 0
const UART_ACTIVE_THRESHOLD = 0x000003FF
const UART_ACTIVE_THRESHOLD_V = 0x3FF
const UART_ACTIVE_THRESHOLD_S = 0
const UART_XOFF_CHAR = 0x000000FF
const UART_XOFF_CHAR_V = 0xFF
const UART_XOFF_CHAR_S = 24
const UART_XON_CHAR = 0x000000FF
const UART_XON_CHAR_V = 0xFF
const UART_XON_CHAR_S = 16
const UART_XOFF_THRESHOLD = 0x000000FF
const UART_XOFF_THRESHOLD_V = 0xFF
const UART_XOFF_THRESHOLD_S = 8
const UART_XON_THRESHOLD = 0x000000FF
const UART_XON_THRESHOLD_V = 0xFF
const UART_XON_THRESHOLD_S = 0
const UART_TX_BRK_NUM = 0x000000FF
const UART_TX_BRK_NUM_V = 0xFF
const UART_TX_BRK_NUM_S = 20
const UART_TX_IDLE_NUM = 0x000003FF
const UART_TX_IDLE_NUM_V = 0x3FF
const UART_TX_IDLE_NUM_S = 10
const UART_RX_IDLE_THRHD = 0x000003FF
const UART_RX_IDLE_THRHD_V = 0x3FF
const UART_RX_IDLE_THRHD_S = 0
const UART_RS485_TX_DLY_NUM = 0x0000000F
const UART_RS485_TX_DLY_NUM_V = 0xF
const UART_RS485_TX_DLY_NUM_S = 6
const UART_RS485_RX_DLY_NUM_V = 0x1
const UART_RS485_RX_DLY_NUM_S = 5
const UART_RS485RXBY_TX_EN_V = 0x1
const UART_RS485RXBY_TX_EN_S = 4
const UART_RS485TX_RX_EN_V = 0x1
const UART_RS485TX_RX_EN_S = 3
const UART_DL1_EN_V = 0x1
const UART_DL1_EN_S = 2
const UART_DL0_EN_V = 0x1
const UART_DL0_EN_S = 1
const UART_RS485_EN_V = 0x1
const UART_RS485_EN_S = 0
const UART_PRE_IDLE_NUM = 0x00FFFFFF
const UART_PRE_IDLE_NUM_V = 0xFFFFFF
const UART_PRE_IDLE_NUM_S = 0
const UART_POST_IDLE_NUM = 0x00FFFFFF
const UART_POST_IDLE_NUM_V = 0xFFFFFF
const UART_POST_IDLE_NUM_S = 0
const UART_RX_GAP_TOUT = 0x00FFFFFF
const UART_RX_GAP_TOUT_V = 0xFFFFFF
const UART_RX_GAP_TOUT_S = 0
const UART_CHAR_NUM = 0x000000FF
const UART_CHAR_NUM_V = 0xFF
const UART_CHAR_NUM_S = 8
const UART_AT_CMD_CHAR = 0x000000FF
const UART_AT_CMD_CHAR_V = 0xFF
const UART_AT_CMD_CHAR_S = 0
const UART_TX_MEM_EMPTY_THRHD = 0x00000007
const UART_TX_MEM_EMPTY_THRHD_V = 0x7
const UART_TX_MEM_EMPTY_THRHD_S = 28
const UART_RX_MEM_FULL_THRHD = 0x00000007
const UART_RX_MEM_FULL_THRHD_V = 0x7
const UART_RX_MEM_FULL_THRHD_S = 25
const UART_XOFF_THRESHOLD_H2 = 0x00000003
const UART_XOFF_THRESHOLD_H2_V = 0x3
const UART_XOFF_THRESHOLD_H2_S = 23
const UART_XON_THRESHOLD_H2 = 0x00000003
const UART_XON_THRESHOLD_H2_V = 0x3
const UART_XON_THRESHOLD_H2_S = 21
const UART_RX_TOUT_THRHD_H3 = 0x00000007
const UART_RX_TOUT_THRHD_H3_V = 0x7
const UART_RX_TOUT_THRHD_H3_S = 18
const UART_RX_FLOW_THRHD_H3 = 0x00000007
const UART_RX_FLOW_THRHD_H3_V = 0x7
const UART_RX_FLOW_THRHD_H3_S = 15
const UART_TX_SIZE = 0x0000000F
const UART_TX_SIZE_V = 0xF
const UART_TX_SIZE_S = 7
const UART_RX_SIZE = 0x0000000F
const UART_RX_SIZE_V = 0xF
const UART_RX_SIZE_S = 3
const UART_MEM_PD_V = 0x1
const UART_MEM_PD_S = 0
const UART_MEM_TX_STATUS = 0x00FFFFFF
const UART_MEM_TX_STATUS_V = 0xFFFFFF
const UART_MEM_TX_STATUS_S = 0
const UART_MEM_RX_STATUS = 0x00FFFFFF
const UART_MEM_RX_STATUS_V = 0xFFFFFF
const UART_MEM_RX_STATUS_S = 0
const UART_MEM_RX_RD_ADDR = 0x000007FF
const UART_MEM_RX_WR_ADDR = 0x000007FF
const UART_TX_MEM_CNT = 0x00000007
const UART_TX_MEM_CNT_V = 0x7
const UART_TX_MEM_CNT_S = 3
const UART_RX_MEM_CNT = 0x00000007
const UART_RX_MEM_CNT_V = 0x7
const UART_RX_MEM_CNT_S = 0
const UART_POSEDGE_MIN_CNT = 0x000FFFFF
const UART_POSEDGE_MIN_CNT_V = 0xFFFFF
const UART_POSEDGE_MIN_CNT_S = 0
const UART_NEGEDGE_MIN_CNT = 0x000FFFFF
const UART_NEGEDGE_MIN_CNT_V = 0xFFFFF
const UART_NEGEDGE_MIN_CNT_S = 0
const UART_DATE = 0xFFFFFFFF
const UART_DATE_V = 0xFFFFFFFF
const UART_DATE_S = 0
const UART_ID = 0xFFFFFFFF
const UART_ID_V = 0xFFFFFFFF
const UART_ID_S = 0
const SDMMC_DMA_MAX_BUF_LEN = 4096
const RTC_GPIO_OUT_DATA = 0x0003FFFF
const RTC_GPIO_OUT_DATA_V = 0x3FFFF
const RTC_GPIO_OUT_DATA_S = 14
const RTC_GPIO_OUT_DATA_W1TS = 0x0003FFFF
const RTC_GPIO_OUT_DATA_W1TS_V = 0x3FFFF
const RTC_GPIO_OUT_DATA_W1TS_S = 14
const RTC_GPIO_OUT_DATA_W1TC = 0x0003FFFF
const RTC_GPIO_OUT_DATA_W1TC_V = 0x3FFFF
const RTC_GPIO_OUT_DATA_W1TC_S = 14
const RTC_GPIO_ENABLE = 0x0003FFFF
const RTC_GPIO_ENABLE_V = 0x3FFFF
const RTC_GPIO_ENABLE_S = 14
const RTC_GPIO_ENABLE_W1TS = 0x0003FFFF
const RTC_GPIO_ENABLE_W1TS_V = 0x3FFFF
const RTC_GPIO_ENABLE_W1TS_S = 14
const RTC_GPIO_ENABLE_W1TC = 0x0003FFFF
const RTC_GPIO_ENABLE_W1TC_V = 0x3FFFF
const RTC_GPIO_ENABLE_W1TC_S = 14
const RTC_GPIO_STATUS_INT = 0x0003FFFF
const RTC_GPIO_STATUS_INT_V = 0x3FFFF
const RTC_GPIO_STATUS_INT_S = 14
const RTC_GPIO_STATUS_INT_W1TS = 0x0003FFFF
const RTC_GPIO_STATUS_INT_W1TS_V = 0x3FFFF
const RTC_GPIO_STATUS_INT_W1TS_S = 14
const RTC_GPIO_STATUS_INT_W1TC = 0x0003FFFF
const RTC_GPIO_STATUS_INT_W1TC_V = 0x3FFFF
const RTC_GPIO_STATUS_INT_W1TC_S = 14
const RTC_GPIO_IN_NEXT = 0x0003FFFF
const RTC_GPIO_IN_NEXT_V = 0x3FFFF
const RTC_GPIO_IN_NEXT_S = 14
const RTC_GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN0_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN0_INT_TYPE = 0x00000007
const RTC_GPIO_PIN0_INT_TYPE_V = 0x7
const RTC_GPIO_PIN0_INT_TYPE_S = 7
const RTC_GPIO_PIN0_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN0_PAD_DRIVER_S = 2
const RTC_GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN1_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN1_INT_TYPE = 0x00000007
const RTC_GPIO_PIN1_INT_TYPE_V = 0x7
const RTC_GPIO_PIN1_INT_TYPE_S = 7
const RTC_GPIO_PIN1_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN1_PAD_DRIVER_S = 2
const RTC_GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN2_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN2_INT_TYPE = 0x00000007
const RTC_GPIO_PIN2_INT_TYPE_V = 0x7
const RTC_GPIO_PIN2_INT_TYPE_S = 7
const RTC_GPIO_PIN2_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN2_PAD_DRIVER_S = 2
const RTC_GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN3_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN3_INT_TYPE = 0x00000007
const RTC_GPIO_PIN3_INT_TYPE_V = 0x7
const RTC_GPIO_PIN3_INT_TYPE_S = 7
const RTC_GPIO_PIN3_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN3_PAD_DRIVER_S = 2
const RTC_GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN4_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN4_INT_TYPE = 0x00000007
const RTC_GPIO_PIN4_INT_TYPE_V = 0x7
const RTC_GPIO_PIN4_INT_TYPE_S = 7
const RTC_GPIO_PIN4_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN4_PAD_DRIVER_S = 2
const RTC_GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN5_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN5_INT_TYPE = 0x00000007
const RTC_GPIO_PIN5_INT_TYPE_V = 0x7
const RTC_GPIO_PIN5_INT_TYPE_S = 7
const RTC_GPIO_PIN5_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN5_PAD_DRIVER_S = 2
const RTC_GPIO_PIN6_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN6_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN6_INT_TYPE = 0x00000007
const RTC_GPIO_PIN6_INT_TYPE_V = 0x7
const RTC_GPIO_PIN6_INT_TYPE_S = 7
const RTC_GPIO_PIN6_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN6_PAD_DRIVER_S = 2
const RTC_GPIO_PIN7_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN7_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN7_INT_TYPE = 0x00000007
const RTC_GPIO_PIN7_INT_TYPE_V = 0x7
const RTC_GPIO_PIN7_INT_TYPE_S = 7
const RTC_GPIO_PIN7_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN7_PAD_DRIVER_S = 2
const RTC_GPIO_PIN8_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN8_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN8_INT_TYPE = 0x00000007
const RTC_GPIO_PIN8_INT_TYPE_V = 0x7
const RTC_GPIO_PIN8_INT_TYPE_S = 7
const RTC_GPIO_PIN8_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN8_PAD_DRIVER_S = 2
const RTC_GPIO_PIN9_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN9_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN9_INT_TYPE = 0x00000007
const RTC_GPIO_PIN9_INT_TYPE_V = 0x7
const RTC_GPIO_PIN9_INT_TYPE_S = 7
const RTC_GPIO_PIN9_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN9_PAD_DRIVER_S = 2
const RTC_GPIO_PIN10_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN10_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN10_INT_TYPE = 0x00000007
const RTC_GPIO_PIN10_INT_TYPE_V = 0x7
const RTC_GPIO_PIN10_INT_TYPE_S = 7
const RTC_GPIO_PIN10_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN10_PAD_DRIVER_S = 2
const RTC_GPIO_PIN11_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN11_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN11_INT_TYPE = 0x00000007
const RTC_GPIO_PIN11_INT_TYPE_V = 0x7
const RTC_GPIO_PIN11_INT_TYPE_S = 7
const RTC_GPIO_PIN11_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN11_PAD_DRIVER_S = 2
const RTC_GPIO_PIN12_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN12_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN12_INT_TYPE = 0x00000007
const RTC_GPIO_PIN12_INT_TYPE_V = 0x7
const RTC_GPIO_PIN12_INT_TYPE_S = 7
const RTC_GPIO_PIN12_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN12_PAD_DRIVER_S = 2
const RTC_GPIO_PIN13_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN13_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN13_INT_TYPE = 0x00000007
const RTC_GPIO_PIN13_INT_TYPE_V = 0x7
const RTC_GPIO_PIN13_INT_TYPE_S = 7
const RTC_GPIO_PIN13_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN13_PAD_DRIVER_S = 2
const RTC_GPIO_PIN14_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN14_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN14_INT_TYPE = 0x00000007
const RTC_GPIO_PIN14_INT_TYPE_V = 0x7
const RTC_GPIO_PIN14_INT_TYPE_S = 7
const RTC_GPIO_PIN14_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN14_PAD_DRIVER_S = 2
const RTC_GPIO_PIN15_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN15_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN15_INT_TYPE = 0x00000007
const RTC_GPIO_PIN15_INT_TYPE_V = 0x7
const RTC_GPIO_PIN15_INT_TYPE_S = 7
const RTC_GPIO_PIN15_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN15_PAD_DRIVER_S = 2
const RTC_GPIO_PIN16_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN16_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN16_INT_TYPE = 0x00000007
const RTC_GPIO_PIN16_INT_TYPE_V = 0x7
const RTC_GPIO_PIN16_INT_TYPE_S = 7
const RTC_GPIO_PIN16_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN16_PAD_DRIVER_S = 2
const RTC_GPIO_PIN17_WAKEUP_ENABLE_V = 0x1
const RTC_GPIO_PIN17_WAKEUP_ENABLE_S = 10
const RTC_GPIO_PIN17_INT_TYPE = 0x00000007
const RTC_GPIO_PIN17_INT_TYPE_V = 0x7
const RTC_GPIO_PIN17_INT_TYPE_S = 7
const RTC_GPIO_PIN17_PAD_DRIVER_V = 0x1
const RTC_GPIO_PIN17_PAD_DRIVER_S = 2
const RTC_IO_DEBUG_12M_NO_GATING_V = 0x1
const RTC_IO_DEBUG_12M_NO_GATING_S = 25
const RTC_IO_DEBUG_SEL4 = 0x0000001F
const RTC_IO_DEBUG_SEL4_V = 0x1F
const RTC_IO_DEBUG_SEL4_S = 20
const RTC_IO_DEBUG_SEL3 = 0x0000001F
const RTC_IO_DEBUG_SEL3_V = 0x1F
const RTC_IO_DEBUG_SEL3_S = 15
const RTC_IO_DEBUG_SEL2 = 0x0000001F
const RTC_IO_DEBUG_SEL2_V = 0x1F
const RTC_IO_DEBUG_SEL2_S = 10
const RTC_IO_DEBUG_SEL1 = 0x0000001F
const RTC_IO_DEBUG_SEL1_V = 0x1F
const RTC_IO_DEBUG_SEL1_S = 5
const RTC_IO_DEBUG_SEL0 = 0x0000001F
const RTC_IO_DEBUG_SEL0_V = 0x1F
const RTC_IO_DEBUG_SEL0_S = 0
const RTC_IO_DEBUG_SEL0_8M = 1
const RTC_IO_DEBUG_SEL0_32K_XTAL = 4
const RTC_IO_DEBUG_SEL0_150K_OSC = 5
const RTC_IO_DIG_PAD_HOLD = 0xFFFFFFFF
const RTC_IO_DIG_PAD_HOLD_V = 0xFFFFFFFF
const RTC_IO_DIG_PAD_HOLD_S = 0
const RTC_IO_XPD_HALL_V = 0x1
const RTC_IO_XPD_HALL_S = 31
const RTC_IO_HALL_PHASE_V = 0x1
const RTC_IO_HALL_PHASE_S = 30
const RTC_IO_SENSE1_HOLD_V = 0x1
const RTC_IO_SENSE1_HOLD_S = 31
const RTC_IO_SENSE2_HOLD_V = 0x1
const RTC_IO_SENSE2_HOLD_S = 30
const RTC_IO_SENSE3_HOLD_V = 0x1
const RTC_IO_SENSE3_HOLD_S = 29
const RTC_IO_SENSE4_HOLD_V = 0x1
const RTC_IO_SENSE4_HOLD_S = 28
const RTC_IO_SENSE1_MUX_SEL_V = 0x1
const RTC_IO_SENSE1_MUX_SEL_S = 27
const RTC_IO_SENSE2_MUX_SEL_V = 0x1
const RTC_IO_SENSE2_MUX_SEL_S = 26
const RTC_IO_SENSE3_MUX_SEL_V = 0x1
const RTC_IO_SENSE3_MUX_SEL_S = 25
const RTC_IO_SENSE4_MUX_SEL_V = 0x1
const RTC_IO_SENSE4_MUX_SEL_S = 24
const RTC_IO_SENSE1_FUN_SEL = 0x00000003
const RTC_IO_SENSE1_FUN_SEL_V = 0x3
const RTC_IO_SENSE1_FUN_SEL_S = 22
const RTC_IO_SENSE1_SLP_SEL_V = 0x1
const RTC_IO_SENSE1_SLP_SEL_S = 21
const RTC_IO_SENSE1_SLP_IE_V = 0x1
const RTC_IO_SENSE1_SLP_IE_S = 20
const RTC_IO_SENSE1_FUN_IE_V = 0x1
const RTC_IO_SENSE1_FUN_IE_S = 19
const RTC_IO_SENSE2_FUN_SEL = 0x00000003
const RTC_IO_SENSE2_FUN_SEL_V = 0x3
const RTC_IO_SENSE2_FUN_SEL_S = 17
const RTC_IO_SENSE2_SLP_SEL_V = 0x1
const RTC_IO_SENSE2_SLP_SEL_S = 16
const RTC_IO_SENSE2_SLP_IE_V = 0x1
const RTC_IO_SENSE2_SLP_IE_S = 15
const RTC_IO_SENSE2_FUN_IE_V = 0x1
const RTC_IO_SENSE2_FUN_IE_S = 14
const RTC_IO_SENSE3_FUN_SEL = 0x00000003
const RTC_IO_SENSE3_FUN_SEL_V = 0x3
const RTC_IO_SENSE3_FUN_SEL_S = 12
const RTC_IO_SENSE3_SLP_SEL_V = 0x1
const RTC_IO_SENSE3_SLP_SEL_S = 11
const RTC_IO_SENSE3_SLP_IE_V = 0x1
const RTC_IO_SENSE3_SLP_IE_S = 10
const RTC_IO_SENSE3_FUN_IE_V = 0x1
const RTC_IO_SENSE3_FUN_IE_S = 9
const RTC_IO_SENSE4_FUN_SEL = 0x00000003
const RTC_IO_SENSE4_FUN_SEL_V = 0x3
const RTC_IO_SENSE4_FUN_SEL_S = 7
const RTC_IO_SENSE4_SLP_SEL_V = 0x1
const RTC_IO_SENSE4_SLP_SEL_S = 6
const RTC_IO_SENSE4_SLP_IE_V = 0x1
const RTC_IO_SENSE4_SLP_IE_S = 5
const RTC_IO_SENSE4_FUN_IE_V = 0x1
const RTC_IO_SENSE4_FUN_IE_S = 4
const RTC_IO_ADC1_HOLD_V = 0x1
const RTC_IO_ADC1_HOLD_S = 31
const RTC_IO_ADC2_HOLD_V = 0x1
const RTC_IO_ADC2_HOLD_S = 30
const RTC_IO_ADC1_MUX_SEL_V = 0x1
const RTC_IO_ADC1_MUX_SEL_S = 29
const RTC_IO_ADC2_MUX_SEL_V = 0x1
const RTC_IO_ADC2_MUX_SEL_S = 28
const RTC_IO_ADC1_FUN_SEL = 0x00000003
const RTC_IO_ADC1_FUN_SEL_V = 0x3
const RTC_IO_ADC1_FUN_SEL_S = 26
const RTC_IO_ADC1_SLP_SEL_V = 0x1
const RTC_IO_ADC1_SLP_SEL_S = 25
const RTC_IO_ADC1_SLP_IE_V = 0x1
const RTC_IO_ADC1_SLP_IE_S = 24
const RTC_IO_ADC1_FUN_IE_V = 0x1
const RTC_IO_ADC1_FUN_IE_S = 23
const RTC_IO_ADC2_FUN_SEL = 0x00000003
const RTC_IO_ADC2_FUN_SEL_V = 0x3
const RTC_IO_ADC2_FUN_SEL_S = 21
const RTC_IO_ADC2_SLP_SEL_V = 0x1
const RTC_IO_ADC2_SLP_SEL_S = 20
const RTC_IO_ADC2_SLP_IE_V = 0x1
const RTC_IO_ADC2_SLP_IE_S = 19
const RTC_IO_ADC2_FUN_IE_V = 0x1
const RTC_IO_ADC2_FUN_IE_S = 18
const RTC_IO_PDAC1_DRV = 0x00000003
const RTC_IO_PDAC1_DRV_V = 0x3
const RTC_IO_PDAC1_DRV_S = 30
const RTC_IO_PDAC1_HOLD_V = 0x1
const RTC_IO_PDAC1_HOLD_S = 29
const RTC_IO_PDAC1_RDE_V = 0x1
const RTC_IO_PDAC1_RDE_S = 28
const RTC_IO_PDAC1_RUE_V = 0x1
const RTC_IO_PDAC1_RUE_S = 27
const RTC_IO_PDAC1_DAC = 0x000000FF
const RTC_IO_PDAC1_DAC_V = 0xFF
const RTC_IO_PDAC1_DAC_S = 19
const RTC_IO_PDAC1_XPD_DAC_V = 0x1
const RTC_IO_PDAC1_XPD_DAC_S = 18
const RTC_IO_PDAC1_MUX_SEL_V = 0x1
const RTC_IO_PDAC1_MUX_SEL_S = 17
const RTC_IO_PDAC1_FUN_SEL = 0x00000003
const RTC_IO_PDAC1_FUN_SEL_V = 0x3
const RTC_IO_PDAC1_FUN_SEL_S = 15
const RTC_IO_PDAC1_SLP_SEL_V = 0x1
const RTC_IO_PDAC1_SLP_SEL_S = 14
const RTC_IO_PDAC1_SLP_IE_V = 0x1
const RTC_IO_PDAC1_SLP_IE_S = 13
const RTC_IO_PDAC1_SLP_OE_V = 0x1
const RTC_IO_PDAC1_SLP_OE_S = 12
const RTC_IO_PDAC1_FUN_IE_V = 0x1
const RTC_IO_PDAC1_FUN_IE_S = 11
const RTC_IO_PDAC1_DAC_XPD_FORCE_V = 0x1
const RTC_IO_PDAC1_DAC_XPD_FORCE_S = 10
const RTC_IO_PDAC2_DRV = 0x00000003
const RTC_IO_PDAC2_DRV_V = 0x3
const RTC_IO_PDAC2_DRV_S = 30
const RTC_IO_PDAC2_HOLD_V = 0x1
const RTC_IO_PDAC2_HOLD_S = 29
const RTC_IO_PDAC2_RDE_V = 0x1
const RTC_IO_PDAC2_RDE_S = 28
const RTC_IO_PDAC2_RUE_V = 0x1
const RTC_IO_PDAC2_RUE_S = 27
const RTC_IO_PDAC2_DAC = 0x000000FF
const RTC_IO_PDAC2_DAC_V = 0xFF
const RTC_IO_PDAC2_DAC_S = 19
const RTC_IO_PDAC2_XPD_DAC_V = 0x1
const RTC_IO_PDAC2_XPD_DAC_S = 18
const RTC_IO_PDAC2_MUX_SEL_V = 0x1
const RTC_IO_PDAC2_MUX_SEL_S = 17
const RTC_IO_PDAC2_FUN_SEL = 0x00000003
const RTC_IO_PDAC2_FUN_SEL_V = 0x3
const RTC_IO_PDAC2_FUN_SEL_S = 15
const RTC_IO_PDAC2_SLP_SEL_V = 0x1
const RTC_IO_PDAC2_SLP_SEL_S = 14
const RTC_IO_PDAC2_SLP_IE_V = 0x1
const RTC_IO_PDAC2_SLP_IE_S = 13
const RTC_IO_PDAC2_SLP_OE_V = 0x1
const RTC_IO_PDAC2_SLP_OE_S = 12
const RTC_IO_PDAC2_FUN_IE_V = 0x1
const RTC_IO_PDAC2_FUN_IE_S = 11
const RTC_IO_PDAC2_DAC_XPD_FORCE_V = 0x1
const RTC_IO_PDAC2_DAC_XPD_FORCE_S = 10
const RTC_IO_X32N_DRV = 0x00000003
const RTC_IO_X32N_DRV_V = 0x3
const RTC_IO_X32N_DRV_S = 30
const RTC_IO_X32N_HOLD_V = 0x1
const RTC_IO_X32N_HOLD_S = 29
const RTC_IO_X32N_RDE_V = 0x1
const RTC_IO_X32N_RDE_S = 28
const RTC_IO_X32N_RUE_V = 0x1
const RTC_IO_X32N_RUE_S = 27
const RTC_IO_X32P_DRV = 0x00000003
const RTC_IO_X32P_DRV_V = 0x3
const RTC_IO_X32P_DRV_S = 25
const RTC_IO_X32P_HOLD_V = 0x1
const RTC_IO_X32P_HOLD_S = 24
const RTC_IO_X32P_RDE_V = 0x1
const RTC_IO_X32P_RDE_S = 23
const RTC_IO_X32P_RUE_V = 0x1
const RTC_IO_X32P_RUE_S = 22
const RTC_IO_DAC_XTAL_32K = 0x00000003
const RTC_IO_DAC_XTAL_32K_V = 0x3
const RTC_IO_DAC_XTAL_32K_S = 20
const RTC_IO_XPD_XTAL_32K_V = 0x1
const RTC_IO_XPD_XTAL_32K_S = 19
const RTC_IO_X32N_MUX_SEL_V = 0x1
const RTC_IO_X32N_MUX_SEL_S = 18
const RTC_IO_X32P_MUX_SEL_V = 0x1
const RTC_IO_X32P_MUX_SEL_S = 17
const RTC_IO_X32N_FUN_SEL = 0x00000003
const RTC_IO_X32N_FUN_SEL_V = 0x3
const RTC_IO_X32N_FUN_SEL_S = 15
const RTC_IO_X32N_SLP_SEL_V = 0x1
const RTC_IO_X32N_SLP_SEL_S = 14
const RTC_IO_X32N_SLP_IE_V = 0x1
const RTC_IO_X32N_SLP_IE_S = 13
const RTC_IO_X32N_SLP_OE_V = 0x1
const RTC_IO_X32N_SLP_OE_S = 12
const RTC_IO_X32N_FUN_IE_V = 0x1
const RTC_IO_X32N_FUN_IE_S = 11
const RTC_IO_X32P_FUN_SEL = 0x00000003
const RTC_IO_X32P_FUN_SEL_V = 0x3
const RTC_IO_X32P_FUN_SEL_S = 9
const RTC_IO_X32P_SLP_SEL_V = 0x1
const RTC_IO_X32P_SLP_SEL_S = 8
const RTC_IO_X32P_SLP_IE_V = 0x1
const RTC_IO_X32P_SLP_IE_S = 7
const RTC_IO_X32P_SLP_OE_V = 0x1
const RTC_IO_X32P_SLP_OE_S = 6
const RTC_IO_X32P_FUN_IE_V = 0x1
const RTC_IO_X32P_FUN_IE_S = 5
const RTC_IO_DRES_XTAL_32K = 0x00000003
const RTC_IO_DRES_XTAL_32K_V = 0x3
const RTC_IO_DRES_XTAL_32K_S = 3
const RTC_IO_DBIAS_XTAL_32K = 0x00000003
const RTC_IO_DBIAS_XTAL_32K_V = 0x3
const RTC_IO_DBIAS_XTAL_32K_S = 1
const RTC_IO_TOUCH_XPD_BIAS_V = 0x1
const RTC_IO_TOUCH_XPD_BIAS_S = 31
const RTC_IO_TOUCH_DREFH = 0x00000003
const RTC_IO_TOUCH_DREFH_V = 0x3
const RTC_IO_TOUCH_DREFH_S = 29
const RTC_IO_TOUCH_DREFL = 0x00000003
const RTC_IO_TOUCH_DREFL_V = 0x3
const RTC_IO_TOUCH_DREFL_S = 27
const RTC_IO_TOUCH_DRANGE = 0x00000003
const RTC_IO_TOUCH_DRANGE_V = 0x3
const RTC_IO_TOUCH_DRANGE_S = 25
const RTC_IO_TOUCH_DCUR = 0x00000003
const RTC_IO_TOUCH_DCUR_V = 0x3
const RTC_IO_TOUCH_DCUR_S = 23
const RTC_IO_TOUCH_PAD0_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD0_HOLD_S = 31
const RTC_IO_TOUCH_PAD0_DRV = 0x00000003
const RTC_IO_TOUCH_PAD0_DRV_V = 0x3
const RTC_IO_TOUCH_PAD0_DRV_S = 29
const RTC_IO_TOUCH_PAD0_RDE_V = 0x1
const RTC_IO_TOUCH_PAD0_RDE_S = 28
const RTC_IO_TOUCH_PAD0_RUE_V = 0x1
const RTC_IO_TOUCH_PAD0_RUE_S = 27
const RTC_IO_TOUCH_PAD0_DAC = 0x00000007
const RTC_IO_TOUCH_PAD0_DAC_V = 0x7
const RTC_IO_TOUCH_PAD0_DAC_S = 23
const RTC_IO_TOUCH_PAD0_START_V = 0x1
const RTC_IO_TOUCH_PAD0_START_S = 22
const RTC_IO_TOUCH_PAD0_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD0_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD0_XPD_V = 0x1
const RTC_IO_TOUCH_PAD0_XPD_S = 20
const RTC_IO_TOUCH_PAD0_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD0_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD0_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD0_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD0_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD0_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD0_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD0_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD0_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD0_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD0_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD0_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD0_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD0_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD0_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD1_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD1_HOLD_S = 31
const RTC_IO_TOUCH_PAD1_DRV = 0x00000003
const RTC_IO_TOUCH_PAD1_DRV_V = 0x3
const RTC_IO_TOUCH_PAD1_DRV_S = 29
const RTC_IO_TOUCH_PAD1_RDE_V = 0x1
const RTC_IO_TOUCH_PAD1_RDE_S = 28
const RTC_IO_TOUCH_PAD1_RUE_V = 0x1
const RTC_IO_TOUCH_PAD1_RUE_S = 27
const RTC_IO_TOUCH_PAD1_DAC = 0x00000007
const RTC_IO_TOUCH_PAD1_DAC_V = 0x7
const RTC_IO_TOUCH_PAD1_DAC_S = 23
const RTC_IO_TOUCH_PAD1_START_V = 0x1
const RTC_IO_TOUCH_PAD1_START_S = 22
const RTC_IO_TOUCH_PAD1_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD1_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD1_XPD_V = 0x1
const RTC_IO_TOUCH_PAD1_XPD_S = 20
const RTC_IO_TOUCH_PAD1_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD1_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD1_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD1_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD1_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD1_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD1_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD1_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD1_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD1_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD1_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD1_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD1_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD1_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD1_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD2_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD2_HOLD_S = 31
const RTC_IO_TOUCH_PAD2_DRV = 0x00000003
const RTC_IO_TOUCH_PAD2_DRV_V = 0x3
const RTC_IO_TOUCH_PAD2_DRV_S = 29
const RTC_IO_TOUCH_PAD2_RDE_V = 0x1
const RTC_IO_TOUCH_PAD2_RDE_S = 28
const RTC_IO_TOUCH_PAD2_RUE_V = 0x1
const RTC_IO_TOUCH_PAD2_RUE_S = 27
const RTC_IO_TOUCH_PAD2_DAC = 0x00000007
const RTC_IO_TOUCH_PAD2_DAC_V = 0x7
const RTC_IO_TOUCH_PAD2_DAC_S = 23
const RTC_IO_TOUCH_PAD2_START_V = 0x1
const RTC_IO_TOUCH_PAD2_START_S = 22
const RTC_IO_TOUCH_PAD2_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD2_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD2_XPD_V = 0x1
const RTC_IO_TOUCH_PAD2_XPD_S = 20
const RTC_IO_TOUCH_PAD2_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD2_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD2_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD2_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD2_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD2_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD2_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD2_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD2_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD2_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD2_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD2_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD2_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD2_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD2_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD3_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD3_HOLD_S = 31
const RTC_IO_TOUCH_PAD3_DRV = 0x00000003
const RTC_IO_TOUCH_PAD3_DRV_V = 0x3
const RTC_IO_TOUCH_PAD3_DRV_S = 29
const RTC_IO_TOUCH_PAD3_RDE_V = 0x1
const RTC_IO_TOUCH_PAD3_RDE_S = 28
const RTC_IO_TOUCH_PAD3_RUE_V = 0x1
const RTC_IO_TOUCH_PAD3_RUE_S = 27
const RTC_IO_TOUCH_PAD3_DAC = 0x00000007
const RTC_IO_TOUCH_PAD3_DAC_V = 0x7
const RTC_IO_TOUCH_PAD3_DAC_S = 23
const RTC_IO_TOUCH_PAD3_START_V = 0x1
const RTC_IO_TOUCH_PAD3_START_S = 22
const RTC_IO_TOUCH_PAD3_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD3_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD3_XPD_V = 0x1
const RTC_IO_TOUCH_PAD3_XPD_S = 20
const RTC_IO_TOUCH_PAD3_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD3_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD3_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD3_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD3_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD3_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD3_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD3_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD3_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD3_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD3_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD3_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD3_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD3_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD3_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD4_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD4_HOLD_S = 31
const RTC_IO_TOUCH_PAD4_DRV = 0x00000003
const RTC_IO_TOUCH_PAD4_DRV_V = 0x3
const RTC_IO_TOUCH_PAD4_DRV_S = 29
const RTC_IO_TOUCH_PAD4_RDE_V = 0x1
const RTC_IO_TOUCH_PAD4_RDE_S = 28
const RTC_IO_TOUCH_PAD4_RUE_V = 0x1
const RTC_IO_TOUCH_PAD4_RUE_S = 27
const RTC_IO_TOUCH_PAD4_DAC = 0x00000007
const RTC_IO_TOUCH_PAD4_DAC_V = 0x7
const RTC_IO_TOUCH_PAD4_DAC_S = 23
const RTC_IO_TOUCH_PAD4_START_V = 0x1
const RTC_IO_TOUCH_PAD4_START_S = 22
const RTC_IO_TOUCH_PAD4_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD4_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD4_XPD_V = 0x1
const RTC_IO_TOUCH_PAD4_XPD_S = 20
const RTC_IO_TOUCH_PAD4_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD4_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD4_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD4_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD4_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD4_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD4_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD4_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD4_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD4_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD4_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD4_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD4_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD4_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD4_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD5_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD5_HOLD_S = 31
const RTC_IO_TOUCH_PAD5_DRV = 0x00000003
const RTC_IO_TOUCH_PAD5_DRV_V = 0x3
const RTC_IO_TOUCH_PAD5_DRV_S = 29
const RTC_IO_TOUCH_PAD5_RDE_V = 0x1
const RTC_IO_TOUCH_PAD5_RDE_S = 28
const RTC_IO_TOUCH_PAD5_RUE_V = 0x1
const RTC_IO_TOUCH_PAD5_RUE_S = 27
const RTC_IO_TOUCH_PAD5_DAC = 0x00000007
const RTC_IO_TOUCH_PAD5_DAC_V = 0x7
const RTC_IO_TOUCH_PAD5_DAC_S = 23
const RTC_IO_TOUCH_PAD5_START_V = 0x1
const RTC_IO_TOUCH_PAD5_START_S = 22
const RTC_IO_TOUCH_PAD5_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD5_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD5_XPD_V = 0x1
const RTC_IO_TOUCH_PAD5_XPD_S = 20
const RTC_IO_TOUCH_PAD5_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD5_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD5_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD5_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD5_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD5_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD5_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD5_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD5_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD5_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD5_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD5_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD5_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD5_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD5_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD6_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD6_HOLD_S = 31
const RTC_IO_TOUCH_PAD6_DRV = 0x00000003
const RTC_IO_TOUCH_PAD6_DRV_V = 0x3
const RTC_IO_TOUCH_PAD6_DRV_S = 29
const RTC_IO_TOUCH_PAD6_RDE_V = 0x1
const RTC_IO_TOUCH_PAD6_RDE_S = 28
const RTC_IO_TOUCH_PAD6_RUE_V = 0x1
const RTC_IO_TOUCH_PAD6_RUE_S = 27
const RTC_IO_TOUCH_PAD6_DAC = 0x00000007
const RTC_IO_TOUCH_PAD6_DAC_V = 0x7
const RTC_IO_TOUCH_PAD6_DAC_S = 23
const RTC_IO_TOUCH_PAD6_START_V = 0x1
const RTC_IO_TOUCH_PAD6_START_S = 22
const RTC_IO_TOUCH_PAD6_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD6_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD6_XPD_V = 0x1
const RTC_IO_TOUCH_PAD6_XPD_S = 20
const RTC_IO_TOUCH_PAD6_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD6_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD6_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD6_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD6_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD6_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD6_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD6_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD6_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD6_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD6_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD6_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD6_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD6_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD6_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD7_HOLD_V = 0x1
const RTC_IO_TOUCH_PAD7_HOLD_S = 31
const RTC_IO_TOUCH_PAD7_DRV = 0x00000003
const RTC_IO_TOUCH_PAD7_DRV_V = 0x3
const RTC_IO_TOUCH_PAD7_DRV_S = 29
const RTC_IO_TOUCH_PAD7_RDE_V = 0x1
const RTC_IO_TOUCH_PAD7_RDE_S = 28
const RTC_IO_TOUCH_PAD7_RUE_V = 0x1
const RTC_IO_TOUCH_PAD7_RUE_S = 27
const RTC_IO_TOUCH_PAD7_DAC = 0x00000007
const RTC_IO_TOUCH_PAD7_DAC_V = 0x7
const RTC_IO_TOUCH_PAD7_DAC_S = 23
const RTC_IO_TOUCH_PAD7_START_V = 0x1
const RTC_IO_TOUCH_PAD7_START_S = 22
const RTC_IO_TOUCH_PAD7_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD7_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD7_XPD_V = 0x1
const RTC_IO_TOUCH_PAD7_XPD_S = 20
const RTC_IO_TOUCH_PAD7_MUX_SEL_V = 0x1
const RTC_IO_TOUCH_PAD7_MUX_SEL_S = 19
const RTC_IO_TOUCH_PAD7_FUN_SEL = 0x00000003
const RTC_IO_TOUCH_PAD7_FUN_SEL_V = 0x3
const RTC_IO_TOUCH_PAD7_FUN_SEL_S = 17
const RTC_IO_TOUCH_PAD7_SLP_SEL_V = 0x1
const RTC_IO_TOUCH_PAD7_SLP_SEL_S = 16
const RTC_IO_TOUCH_PAD7_SLP_IE_V = 0x1
const RTC_IO_TOUCH_PAD7_SLP_IE_S = 15
const RTC_IO_TOUCH_PAD7_SLP_OE_V = 0x1
const RTC_IO_TOUCH_PAD7_SLP_OE_S = 14
const RTC_IO_TOUCH_PAD7_FUN_IE_V = 0x1
const RTC_IO_TOUCH_PAD7_FUN_IE_S = 13
const RTC_IO_TOUCH_PAD7_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD7_TO_GPIO_S = 12
const RTC_IO_TOUCH_PAD8_DAC = 0x00000007
const RTC_IO_TOUCH_PAD8_DAC_V = 0x7
const RTC_IO_TOUCH_PAD8_DAC_S = 23
const RTC_IO_TOUCH_PAD8_START_V = 0x1
const RTC_IO_TOUCH_PAD8_START_S = 22
const RTC_IO_TOUCH_PAD8_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD8_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD8_XPD_V = 0x1
const RTC_IO_TOUCH_PAD8_XPD_S = 20
const RTC_IO_TOUCH_PAD8_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD8_TO_GPIO_S = 19
const RTC_IO_TOUCH_PAD9_DAC = 0x00000007
const RTC_IO_TOUCH_PAD9_DAC_V = 0x7
const RTC_IO_TOUCH_PAD9_DAC_S = 23
const RTC_IO_TOUCH_PAD9_START_V = 0x1
const RTC_IO_TOUCH_PAD9_START_S = 22
const RTC_IO_TOUCH_PAD9_TIE_OPT_V = 0x1
const RTC_IO_TOUCH_PAD9_TIE_OPT_S = 21
const RTC_IO_TOUCH_PAD9_XPD_V = 0x1
const RTC_IO_TOUCH_PAD9_XPD_S = 20
const RTC_IO_TOUCH_PAD9_TO_GPIO_V = 0x1
const RTC_IO_TOUCH_PAD9_TO_GPIO_S = 19
const RTC_IO_EXT_WAKEUP0_SEL = 0x0000001F
const RTC_IO_EXT_WAKEUP0_SEL_V = 0x1F
const RTC_IO_EXT_WAKEUP0_SEL_S = 27
const RTC_IO_XTL_EXT_CTR_SEL = 0x0000001F
const RTC_IO_XTL_EXT_CTR_SEL_V = 0x1F
const RTC_IO_XTL_EXT_CTR_SEL_S = 27
const RTC_IO_SAR_I2C_SDA_SEL = 0x00000003
const RTC_IO_SAR_I2C_SDA_SEL_V = 0x3
const RTC_IO_SAR_I2C_SDA_SEL_S = 30
const RTC_IO_SAR_I2C_SCL_SEL = 0x00000003
const RTC_IO_SAR_I2C_SCL_SEL_V = 0x3
const RTC_IO_SAR_I2C_SCL_SEL_S = 28
const RTC_IO_SAR_DEBUG_BIT_SEL = 0x0000001F
const RTC_IO_SAR_DEBUG_BIT_SEL_V = 0x1F
const RTC_IO_SAR_DEBUG_BIT_SEL_S = 23
const RTC_IO_IO_DATE = 0x0FFFFFFF
const RTC_IO_IO_DATE_V = 0xFFFFFFF
const RTC_IO_IO_DATE_S = 0
const RTC_IO_RTC_IO_DATE_VERSION = 0x1703160
const RTCIO_GPIO36_CHANNEL = 0
const RTCIO_CHANNEL_0_GPIO_NUM = 36
const RTCIO_GPIO37_CHANNEL = 1
const RTCIO_CHANNEL_1_GPIO_NUM = 37
const RTCIO_GPIO38_CHANNEL = 2
const RTCIO_CHANNEL_2_GPIO_NUM = 38
const RTCIO_GPIO39_CHANNEL = 3
const RTCIO_CHANNEL_3_GPIO_NUM = 39
const RTCIO_GPIO34_CHANNEL = 4
const RTCIO_CHANNEL_4_GPIO_NUM = 34
const RTCIO_GPIO35_CHANNEL = 5
const RTCIO_CHANNEL_5_GPIO_NUM = 35
const RTCIO_GPIO25_CHANNEL = 6
const RTCIO_CHANNEL_6_GPIO_NUM = 25
const RTCIO_GPIO26_CHANNEL = 7
const RTCIO_CHANNEL_7_GPIO_NUM = 26
const RTCIO_GPIO33_CHANNEL = 8
const RTCIO_CHANNEL_8_GPIO_NUM = 33
const RTCIO_GPIO32_CHANNEL = 9
const RTCIO_CHANNEL_9_GPIO_NUM = 32
const RTCIO_GPIO4_CHANNEL = 10
const RTCIO_CHANNEL_10_GPIO_NUM = 4
const RTCIO_GPIO0_CHANNEL = 11
const RTCIO_CHANNEL_11_GPIO_NUM = 0
const RTCIO_GPIO2_CHANNEL = 12
const RTCIO_CHANNEL_12_GPIO_NUM = 2
const RTCIO_GPIO15_CHANNEL = 13
const RTCIO_CHANNEL_13_GPIO_NUM = 15
const RTCIO_GPIO13_CHANNEL = 14
const RTCIO_CHANNEL_14_GPIO_NUM = 13
const RTCIO_GPIO12_CHANNEL = 15
const RTCIO_CHANNEL_15_GPIO_NUM = 12
const RTCIO_GPIO14_CHANNEL = 16
const RTCIO_CHANNEL_16_GPIO_NUM = 14
const RTCIO_GPIO27_CHANNEL = 17
const RTCIO_CHANNEL_17_GPIO_NUM = 27
const I2S_SIG_LOOPBACK_V = 0x1
const I2S_SIG_LOOPBACK_S = 18
const I2S_RX_MSB_RIGHT_V = 0x1
const I2S_RX_MSB_RIGHT_S = 17
const I2S_TX_MSB_RIGHT_V = 0x1
const I2S_TX_MSB_RIGHT_S = 16
const I2S_RX_MONO_V = 0x1
const I2S_RX_MONO_S = 15
const I2S_TX_MONO_V = 0x1
const I2S_TX_MONO_S = 14
const I2S_RX_SHORT_SYNC_V = 0x1
const I2S_RX_SHORT_SYNC_S = 13
const I2S_TX_SHORT_SYNC_V = 0x1
const I2S_TX_SHORT_SYNC_S = 12
const I2S_RX_MSB_SHIFT_V = 0x1
const I2S_RX_MSB_SHIFT_S = 11
const I2S_TX_MSB_SHIFT_V = 0x1
const I2S_TX_MSB_SHIFT_S = 10
const I2S_RX_RIGHT_FIRST_V = 0x1
const I2S_RX_RIGHT_FIRST_S = 9
const I2S_TX_RIGHT_FIRST_V = 0x1
const I2S_TX_RIGHT_FIRST_S = 8
const I2S_RX_SLAVE_MOD_V = 0x1
const I2S_RX_SLAVE_MOD_S = 7
const I2S_TX_SLAVE_MOD_V = 0x1
const I2S_TX_SLAVE_MOD_S = 6
const I2S_RX_START_V = 0x1
const I2S_RX_START_S = 5
const I2S_TX_START_V = 0x1
const I2S_TX_START_S = 4
const I2S_RX_FIFO_RESET_V = 0x1
const I2S_RX_FIFO_RESET_S = 3
const I2S_TX_FIFO_RESET_V = 0x1
const I2S_TX_FIFO_RESET_S = 2
const I2S_RX_RESET_V = 0x1
const I2S_RX_RESET_S = 1
const I2S_TX_RESET_V = 0x1
const I2S_TX_RESET_S = 0
const I2S_OUT_TOTAL_EOF_INT_RAW_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_RAW_S = 16
const I2S_IN_DSCR_EMPTY_INT_RAW_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_RAW_S = 15
const I2S_OUT_DSCR_ERR_INT_RAW_V = 0x1
const I2S_OUT_DSCR_ERR_INT_RAW_S = 14
const I2S_IN_DSCR_ERR_INT_RAW_V = 0x1
const I2S_IN_DSCR_ERR_INT_RAW_S = 13
const I2S_OUT_EOF_INT_RAW_V = 0x1
const I2S_OUT_EOF_INT_RAW_S = 12
const I2S_OUT_DONE_INT_RAW_V = 0x1
const I2S_OUT_DONE_INT_RAW_S = 11
const I2S_IN_ERR_EOF_INT_RAW_V = 0x1
const I2S_IN_ERR_EOF_INT_RAW_S = 10
const I2S_IN_SUC_EOF_INT_RAW_V = 0x1
const I2S_IN_SUC_EOF_INT_RAW_S = 9
const I2S_IN_DONE_INT_RAW_V = 0x1
const I2S_IN_DONE_INT_RAW_S = 8
const I2S_TX_HUNG_INT_RAW_V = 0x1
const I2S_TX_HUNG_INT_RAW_S = 7
const I2S_RX_HUNG_INT_RAW_V = 0x1
const I2S_RX_HUNG_INT_RAW_S = 6
const I2S_TX_REMPTY_INT_RAW_V = 0x1
const I2S_TX_REMPTY_INT_RAW_S = 5
const I2S_TX_WFULL_INT_RAW_V = 0x1
const I2S_TX_WFULL_INT_RAW_S = 4
const I2S_RX_REMPTY_INT_RAW_V = 0x1
const I2S_RX_REMPTY_INT_RAW_S = 3
const I2S_RX_WFULL_INT_RAW_V = 0x1
const I2S_RX_WFULL_INT_RAW_S = 2
const I2S_TX_PUT_DATA_INT_RAW_V = 0x1
const I2S_TX_PUT_DATA_INT_RAW_S = 1
const I2S_RX_TAKE_DATA_INT_RAW_V = 0x1
const I2S_RX_TAKE_DATA_INT_RAW_S = 0
const I2S_OUT_TOTAL_EOF_INT_ST_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_ST_S = 16
const I2S_IN_DSCR_EMPTY_INT_ST_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_ST_S = 15
const I2S_OUT_DSCR_ERR_INT_ST_V = 0x1
const I2S_OUT_DSCR_ERR_INT_ST_S = 14
const I2S_IN_DSCR_ERR_INT_ST_V = 0x1
const I2S_IN_DSCR_ERR_INT_ST_S = 13
const I2S_OUT_EOF_INT_ST_V = 0x1
const I2S_OUT_EOF_INT_ST_S = 12
const I2S_OUT_DONE_INT_ST_V = 0x1
const I2S_OUT_DONE_INT_ST_S = 11
const I2S_IN_ERR_EOF_INT_ST_V = 0x1
const I2S_IN_ERR_EOF_INT_ST_S = 10
const I2S_IN_SUC_EOF_INT_ST_V = 0x1
const I2S_IN_SUC_EOF_INT_ST_S = 9
const I2S_IN_DONE_INT_ST_V = 0x1
const I2S_IN_DONE_INT_ST_S = 8
const I2S_TX_HUNG_INT_ST_V = 0x1
const I2S_TX_HUNG_INT_ST_S = 7
const I2S_RX_HUNG_INT_ST_V = 0x1
const I2S_RX_HUNG_INT_ST_S = 6
const I2S_TX_REMPTY_INT_ST_V = 0x1
const I2S_TX_REMPTY_INT_ST_S = 5
const I2S_TX_WFULL_INT_ST_V = 0x1
const I2S_TX_WFULL_INT_ST_S = 4
const I2S_RX_REMPTY_INT_ST_V = 0x1
const I2S_RX_REMPTY_INT_ST_S = 3
const I2S_RX_WFULL_INT_ST_V = 0x1
const I2S_RX_WFULL_INT_ST_S = 2
const I2S_TX_PUT_DATA_INT_ST_V = 0x1
const I2S_TX_PUT_DATA_INT_ST_S = 1
const I2S_RX_TAKE_DATA_INT_ST_V = 0x1
const I2S_RX_TAKE_DATA_INT_ST_S = 0
const I2S_OUT_TOTAL_EOF_INT_ENA_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_ENA_S = 16
const I2S_IN_DSCR_EMPTY_INT_ENA_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_ENA_S = 15
const I2S_OUT_DSCR_ERR_INT_ENA_V = 0x1
const I2S_OUT_DSCR_ERR_INT_ENA_S = 14
const I2S_IN_DSCR_ERR_INT_ENA_V = 0x1
const I2S_IN_DSCR_ERR_INT_ENA_S = 13
const I2S_OUT_EOF_INT_ENA_V = 0x1
const I2S_OUT_EOF_INT_ENA_S = 12
const I2S_OUT_DONE_INT_ENA_V = 0x1
const I2S_OUT_DONE_INT_ENA_S = 11
const I2S_IN_ERR_EOF_INT_ENA_V = 0x1
const I2S_IN_ERR_EOF_INT_ENA_S = 10
const I2S_IN_SUC_EOF_INT_ENA_V = 0x1
const I2S_IN_SUC_EOF_INT_ENA_S = 9
const I2S_IN_DONE_INT_ENA_V = 0x1
const I2S_IN_DONE_INT_ENA_S = 8
const I2S_TX_HUNG_INT_ENA_V = 0x1
const I2S_TX_HUNG_INT_ENA_S = 7
const I2S_RX_HUNG_INT_ENA_V = 0x1
const I2S_RX_HUNG_INT_ENA_S = 6
const I2S_TX_REMPTY_INT_ENA_V = 0x1
const I2S_TX_REMPTY_INT_ENA_S = 5
const I2S_TX_WFULL_INT_ENA_V = 0x1
const I2S_TX_WFULL_INT_ENA_S = 4
const I2S_RX_REMPTY_INT_ENA_V = 0x1
const I2S_RX_REMPTY_INT_ENA_S = 3
const I2S_RX_WFULL_INT_ENA_V = 0x1
const I2S_RX_WFULL_INT_ENA_S = 2
const I2S_TX_PUT_DATA_INT_ENA_V = 0x1
const I2S_TX_PUT_DATA_INT_ENA_S = 1
const I2S_RX_TAKE_DATA_INT_ENA_V = 0x1
const I2S_RX_TAKE_DATA_INT_ENA_S = 0
const I2S_OUT_TOTAL_EOF_INT_CLR_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_CLR_S = 16
const I2S_IN_DSCR_EMPTY_INT_CLR_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_CLR_S = 15
const I2S_OUT_DSCR_ERR_INT_CLR_V = 0x1
const I2S_OUT_DSCR_ERR_INT_CLR_S = 14
const I2S_IN_DSCR_ERR_INT_CLR_V = 0x1
const I2S_IN_DSCR_ERR_INT_CLR_S = 13
const I2S_OUT_EOF_INT_CLR_V = 0x1
const I2S_OUT_EOF_INT_CLR_S = 12
const I2S_OUT_DONE_INT_CLR_V = 0x1
const I2S_OUT_DONE_INT_CLR_S = 11
const I2S_IN_ERR_EOF_INT_CLR_V = 0x1
const I2S_IN_ERR_EOF_INT_CLR_S = 10
const I2S_IN_SUC_EOF_INT_CLR_V = 0x1
const I2S_IN_SUC_EOF_INT_CLR_S = 9
const I2S_IN_DONE_INT_CLR_V = 0x1
const I2S_IN_DONE_INT_CLR_S = 8
const I2S_TX_HUNG_INT_CLR_V = 0x1
const I2S_TX_HUNG_INT_CLR_S = 7
const I2S_RX_HUNG_INT_CLR_V = 0x1
const I2S_RX_HUNG_INT_CLR_S = 6
const I2S_TX_REMPTY_INT_CLR_V = 0x1
const I2S_TX_REMPTY_INT_CLR_S = 5
const I2S_TX_WFULL_INT_CLR_V = 0x1
const I2S_TX_WFULL_INT_CLR_S = 4
const I2S_RX_REMPTY_INT_CLR_V = 0x1
const I2S_RX_REMPTY_INT_CLR_S = 3
const I2S_RX_WFULL_INT_CLR_V = 0x1
const I2S_RX_WFULL_INT_CLR_S = 2
const I2S_PUT_DATA_INT_CLR_V = 0x1
const I2S_PUT_DATA_INT_CLR_S = 1
const I2S_TAKE_DATA_INT_CLR_V = 0x1
const I2S_TAKE_DATA_INT_CLR_S = 0
const I2S_TX_BCK_IN_INV_V = 0x1
const I2S_TX_BCK_IN_INV_S = 24
const I2S_DATA_ENABLE_DELAY = 0x00000003
const I2S_DATA_ENABLE_DELAY_V = 0x3
const I2S_DATA_ENABLE_DELAY_S = 22
const I2S_RX_DSYNC_SW_V = 0x1
const I2S_RX_DSYNC_SW_S = 21
const I2S_TX_DSYNC_SW_V = 0x1
const I2S_TX_DSYNC_SW_S = 20
const I2S_RX_BCK_OUT_DELAY = 0x00000003
const I2S_RX_BCK_OUT_DELAY_V = 0x3
const I2S_RX_BCK_OUT_DELAY_S = 18
const I2S_RX_WS_OUT_DELAY = 0x00000003
const I2S_RX_WS_OUT_DELAY_V = 0x3
const I2S_RX_WS_OUT_DELAY_S = 16
const I2S_TX_SD_OUT_DELAY = 0x00000003
const I2S_TX_SD_OUT_DELAY_V = 0x3
const I2S_TX_SD_OUT_DELAY_S = 14
const I2S_TX_WS_OUT_DELAY = 0x00000003
const I2S_TX_WS_OUT_DELAY_V = 0x3
const I2S_TX_WS_OUT_DELAY_S = 12
const I2S_TX_BCK_OUT_DELAY = 0x00000003
const I2S_TX_BCK_OUT_DELAY_V = 0x3
const I2S_TX_BCK_OUT_DELAY_S = 10
const I2S_RX_SD_IN_DELAY = 0x00000003
const I2S_RX_SD_IN_DELAY_V = 0x3
const I2S_RX_SD_IN_DELAY_S = 8
const I2S_RX_WS_IN_DELAY = 0x00000003
const I2S_RX_WS_IN_DELAY_V = 0x3
const I2S_RX_WS_IN_DELAY_S = 6
const I2S_RX_BCK_IN_DELAY = 0x00000003
const I2S_RX_BCK_IN_DELAY_V = 0x3
const I2S_RX_BCK_IN_DELAY_S = 4
const I2S_TX_WS_IN_DELAY = 0x00000003
const I2S_TX_WS_IN_DELAY_V = 0x3
const I2S_TX_WS_IN_DELAY_S = 2
const I2S_TX_BCK_IN_DELAY = 0x00000003
const I2S_TX_BCK_IN_DELAY_V = 0x3
const I2S_TX_BCK_IN_DELAY_S = 0
const I2S_RX_FIFO_MOD_FORCE_EN_V = 0x1
const I2S_RX_FIFO_MOD_FORCE_EN_S = 20
const I2S_TX_FIFO_MOD_FORCE_EN_V = 0x1
const I2S_TX_FIFO_MOD_FORCE_EN_S = 19
const I2S_RX_FIFO_MOD = 0x00000007
const I2S_RX_FIFO_MOD_V = 0x7
const I2S_RX_FIFO_MOD_S = 16
const I2S_TX_FIFO_MOD = 0x00000007
const I2S_TX_FIFO_MOD_V = 0x7
const I2S_TX_FIFO_MOD_S = 13
const I2S_DSCR_EN_V = 0x1
const I2S_DSCR_EN_S = 12
const I2S_TX_DATA_NUM = 0x0000003F
const I2S_TX_DATA_NUM_V = 0x3F
const I2S_TX_DATA_NUM_S = 6
const I2S_RX_DATA_NUM = 0x0000003F
const I2S_RX_DATA_NUM_V = 0x3F
const I2S_RX_DATA_NUM_S = 0
const I2S_RX_EOF_NUM = 0xFFFFFFFF
const I2S_RX_EOF_NUM_V = 0xFFFFFFFF
const I2S_RX_EOF_NUM_S = 0
const I2S_SIGLE_DATA = 0xFFFFFFFF
const I2S_SIGLE_DATA_V = 0xFFFFFFFF
const I2S_SIGLE_DATA_S = 0
const I2S_RX_CHAN_MOD = 0x00000003
const I2S_RX_CHAN_MOD_V = 0x3
const I2S_RX_CHAN_MOD_S = 3
const I2S_TX_CHAN_MOD = 0x00000007
const I2S_TX_CHAN_MOD_V = 0x7
const I2S_TX_CHAN_MOD_S = 0
const I2S_OUTLINK_PARK_V = 0x1
const I2S_OUTLINK_PARK_S = 31
const I2S_OUTLINK_RESTART_V = 0x1
const I2S_OUTLINK_RESTART_S = 30
const I2S_OUTLINK_START_V = 0x1
const I2S_OUTLINK_START_S = 29
const I2S_OUTLINK_STOP_V = 0x1
const I2S_OUTLINK_STOP_S = 28
const I2S_OUTLINK_ADDR = 0x000FFFFF
const I2S_OUTLINK_ADDR_V = 0xFFFFF
const I2S_OUTLINK_ADDR_S = 0
const I2S_INLINK_PARK_V = 0x1
const I2S_INLINK_PARK_S = 31
const I2S_INLINK_RESTART_V = 0x1
const I2S_INLINK_RESTART_S = 30
const I2S_INLINK_START_V = 0x1
const I2S_INLINK_START_S = 29
const I2S_INLINK_STOP_V = 0x1
const I2S_INLINK_STOP_S = 28
const I2S_INLINK_ADDR = 0x000FFFFF
const I2S_INLINK_ADDR_V = 0xFFFFF
const I2S_INLINK_ADDR_S = 0
const I2S_OUT_EOF_DES_ADDR = 0xFFFFFFFF
const I2S_OUT_EOF_DES_ADDR_V = 0xFFFFFFFF
const I2S_OUT_EOF_DES_ADDR_S = 0
const I2S_IN_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const I2S_IN_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const I2S_IN_SUC_EOF_DES_ADDR_S = 0
const I2S_OUT_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const I2S_OUT_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const I2S_OUT_EOF_BFR_DES_ADDR_S = 0
const I2S_AHB_TESTADDR = 0x00000003
const I2S_AHB_TESTADDR_V = 0x3
const I2S_AHB_TESTADDR_S = 4
const I2S_AHB_TESTMODE = 0x00000007
const I2S_AHB_TESTMODE_V = 0x7
const I2S_AHB_TESTMODE_S = 0
const I2S_INLINK_DSCR = 0xFFFFFFFF
const I2S_INLINK_DSCR_V = 0xFFFFFFFF
const I2S_INLINK_DSCR_S = 0
const I2S_INLINK_DSCR_BF0 = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF0_V = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF0_S = 0
const I2S_INLINK_DSCR_BF1 = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF1_V = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF1_S = 0
const I2S_OUTLINK_DSCR = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_V = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_S = 0
const I2S_OUTLINK_DSCR_BF0 = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF0_V = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF0_S = 0
const I2S_OUTLINK_DSCR_BF1 = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF1_V = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF1_S = 0
const I2S_MEM_TRANS_EN_V = 0x1
const I2S_MEM_TRANS_EN_S = 13
const I2S_CHECK_OWNER_V = 0x1
const I2S_CHECK_OWNER_S = 12
const I2S_OUT_DATA_BURST_EN_V = 0x1
const I2S_OUT_DATA_BURST_EN_S = 11
const I2S_INDSCR_BURST_EN_V = 0x1
const I2S_INDSCR_BURST_EN_S = 10
const I2S_OUTDSCR_BURST_EN_V = 0x1
const I2S_OUTDSCR_BURST_EN_S = 9
const I2S_OUT_EOF_MODE_V = 0x1
const I2S_OUT_EOF_MODE_S = 8
const I2S_OUT_NO_RESTART_CLR_V = 0x1
const I2S_OUT_NO_RESTART_CLR_S = 7
const I2S_OUT_AUTO_WRBACK_V = 0x1
const I2S_OUT_AUTO_WRBACK_S = 6
const I2S_IN_LOOP_TEST_V = 0x1
const I2S_IN_LOOP_TEST_S = 5
const I2S_OUT_LOOP_TEST_V = 0x1
const I2S_OUT_LOOP_TEST_S = 4
const I2S_AHBM_RST_V = 0x1
const I2S_AHBM_RST_S = 3
const I2S_AHBM_FIFO_RST_V = 0x1
const I2S_AHBM_FIFO_RST_S = 2
const I2S_OUT_RST_V = 0x1
const I2S_OUT_RST_S = 1
const I2S_IN_RST_V = 0x1
const I2S_IN_RST_S = 0
const I2S_OUTFIFO_PUSH_V = 0x1
const I2S_OUTFIFO_PUSH_S = 16
const I2S_OUTFIFO_WDATA = 0x000001FF
const I2S_OUTFIFO_WDATA_V = 0x1FF
const I2S_OUTFIFO_WDATA_S = 0
const I2S_INFIFO_POP_V = 0x1
const I2S_INFIFO_POP_S = 16
const I2S_INFIFO_RDATA = 0x00000FFF
const I2S_INFIFO_RDATA_V = 0xFFF
const I2S_INFIFO_RDATA_S = 0
const I2S_LC_STATE0 = 0xFFFFFFFF
const I2S_LC_STATE0_V = 0xFFFFFFFF
const I2S_LC_STATE0_S = 0
const I2S_LC_STATE1 = 0xFFFFFFFF
const I2S_LC_STATE1_V = 0xFFFFFFFF
const I2S_LC_STATE1_S = 0
const I2S_LC_FIFO_TIMEOUT_ENA_V = 0x1
const I2S_LC_FIFO_TIMEOUT_ENA_S = 11
const I2S_LC_FIFO_TIMEOUT_SHIFT = 0x00000007
const I2S_LC_FIFO_TIMEOUT_SHIFT_V = 0x7
const I2S_LC_FIFO_TIMEOUT_SHIFT_S = 8
const I2S_LC_FIFO_TIMEOUT = 0x000000FF
const I2S_LC_FIFO_TIMEOUT_V = 0xFF
const I2S_LC_FIFO_TIMEOUT_S = 0
const I2S_CVSD_Y_MIN = 0x0000FFFF
const I2S_CVSD_Y_MIN_V = 0xFFFF
const I2S_CVSD_Y_MIN_S = 16
const I2S_CVSD_Y_MAX = 0x0000FFFF
const I2S_CVSD_Y_MAX_V = 0xFFFF
const I2S_CVSD_Y_MAX_S = 0
const I2S_CVSD_SIGMA_MIN = 0x0000FFFF
const I2S_CVSD_SIGMA_MIN_V = 0xFFFF
const I2S_CVSD_SIGMA_MIN_S = 16
const I2S_CVSD_SIGMA_MAX = 0x0000FFFF
const I2S_CVSD_SIGMA_MAX_V = 0xFFFF
const I2S_CVSD_SIGMA_MAX_S = 0
const I2S_CVSD_H = 0x00000007
const I2S_CVSD_H_V = 0x7
const I2S_CVSD_H_S = 16
const I2S_CVSD_BETA = 0x000003FF
const I2S_CVSD_BETA_V = 0x3FF
const I2S_CVSD_BETA_S = 6
const I2S_CVSD_J = 0x00000007
const I2S_CVSD_J_V = 0x7
const I2S_CVSD_J_S = 3
const I2S_CVSD_K = 0x00000007
const I2S_CVSD_K_V = 0x7
const I2S_CVSD_K_S = 0
const I2S_N_MIN_ERR = 0x00000007
const I2S_N_MIN_ERR_V = 0x7
const I2S_N_MIN_ERR_S = 25
const I2S_PACK_LEN_8K = 0x0000001F
const I2S_PACK_LEN_8K_V = 0x1F
const I2S_PACK_LEN_8K_S = 20
const I2S_MAX_SLIDE_SAMPLE = 0x000000FF
const I2S_MAX_SLIDE_SAMPLE_V = 0xFF
const I2S_MAX_SLIDE_SAMPLE_S = 12
const I2S_SHIFT_RATE = 0x00000007
const I2S_SHIFT_RATE_V = 0x7
const I2S_SHIFT_RATE_S = 9
const I2S_N_ERR_SEG = 0x00000007
const I2S_N_ERR_SEG_V = 0x7
const I2S_N_ERR_SEG_S = 6
const I2S_GOOD_PACK_MAX = 0x0000003F
const I2S_GOOD_PACK_MAX_V = 0x3F
const I2S_GOOD_PACK_MAX_S = 0
const I2S_SLIDE_WIN_LEN = 0x000000FF
const I2S_SLIDE_WIN_LEN_V = 0xFF
const I2S_SLIDE_WIN_LEN_S = 24
const I2S_BAD_OLA_WIN2_PARA = 0x000000FF
const I2S_BAD_OLA_WIN2_PARA_V = 0xFF
const I2S_BAD_OLA_WIN2_PARA_S = 16
const I2S_BAD_OLA_WIN2_PARA_SHIFT = 0x0000000F
const I2S_BAD_OLA_WIN2_PARA_SHIFT_V = 0xF
const I2S_BAD_OLA_WIN2_PARA_SHIFT_S = 12
const I2S_BAD_CEF_ATTEN_PARA_SHIFT = 0x0000000F
const I2S_BAD_CEF_ATTEN_PARA_SHIFT_V = 0xF
const I2S_BAD_CEF_ATTEN_PARA_SHIFT_S = 8
const I2S_BAD_CEF_ATTEN_PARA = 0x000000FF
const I2S_BAD_CEF_ATTEN_PARA_V = 0xFF
const I2S_BAD_CEF_ATTEN_PARA_S = 0
const I2S_MIN_PERIOD = 0x0000001F
const I2S_MIN_PERIOD_V = 0x1F
const I2S_MIN_PERIOD_S = 2
const I2S_CVSD_SEG_MOD = 0x00000003
const I2S_CVSD_SEG_MOD_V = 0x3
const I2S_CVSD_SEG_MOD_S = 0
const I2S_PLC2DMA_EN_V = 0x1
const I2S_PLC2DMA_EN_S = 12
const I2S_PLC_EN_V = 0x1
const I2S_PLC_EN_S = 11
const I2S_CVSD_DEC_RESET_V = 0x1
const I2S_CVSD_DEC_RESET_S = 10
const I2S_CVSD_DEC_START_V = 0x1
const I2S_CVSD_DEC_START_S = 9
const I2S_ESCO_CVSD_INF_EN_V = 0x1
const I2S_ESCO_CVSD_INF_EN_S = 8
const I2S_ESCO_CVSD_PACK_LEN_8K = 0x0000001F
const I2S_ESCO_CVSD_PACK_LEN_8K_V = 0x1F
const I2S_ESCO_CVSD_PACK_LEN_8K_S = 3
const I2S_ESCO_CVSD_DEC_PACK_ERR_V = 0x1
const I2S_ESCO_CVSD_DEC_PACK_ERR_S = 2
const I2S_ESCO_CHAN_MOD_V = 0x1
const I2S_ESCO_CHAN_MOD_S = 1
const I2S_ESCO_EN_V = 0x1
const I2S_ESCO_EN_S = 0
const I2S_CVSD_ENC_RESET_V = 0x1
const I2S_CVSD_ENC_RESET_S = 3
const I2S_CVSD_ENC_START_V = 0x1
const I2S_CVSD_ENC_START_S = 2
const I2S_SCO_NO_I2S_EN_V = 0x1
const I2S_SCO_NO_I2S_EN_S = 1
const I2S_SCO_WITH_I2S_EN_V = 0x1
const I2S_SCO_WITH_I2S_EN_S = 0
const I2S_TX_ZEROS_RM_EN_V = 0x1
const I2S_TX_ZEROS_RM_EN_S = 9
const I2S_TX_STOP_EN_V = 0x1
const I2S_TX_STOP_EN_S = 8
const I2S_RX_PCM_BYPASS_V = 0x1
const I2S_RX_PCM_BYPASS_S = 7
const I2S_RX_PCM_CONF = 0x00000007
const I2S_RX_PCM_CONF_V = 0x7
const I2S_RX_PCM_CONF_S = 4
const I2S_TX_PCM_BYPASS_V = 0x1
const I2S_TX_PCM_BYPASS_S = 3
const I2S_TX_PCM_CONF = 0x00000007
const I2S_TX_PCM_CONF_V = 0x7
const I2S_TX_PCM_CONF_S = 0
const I2S_PLC_MEM_FORCE_PU_V = 0x1
const I2S_PLC_MEM_FORCE_PU_S = 3
const I2S_PLC_MEM_FORCE_PD_V = 0x1
const I2S_PLC_MEM_FORCE_PD_S = 2
const I2S_FIFO_FORCE_PU_V = 0x1
const I2S_FIFO_FORCE_PU_S = 1
const I2S_FIFO_FORCE_PD_V = 0x1
const I2S_FIFO_FORCE_PD_S = 0
const I2S_INTER_VALID_EN_V = 0x1
const I2S_INTER_VALID_EN_S = 7
const I2S_EXT_ADC_START_EN_V = 0x1
const I2S_EXT_ADC_START_EN_S = 6
const I2S_LCD_EN_V = 0x1
const I2S_LCD_EN_S = 5
const I2S_DATA_ENABLE_V = 0x1
const I2S_DATA_ENABLE_S = 4
const I2S_DATA_ENABLE_TEST_EN_V = 0x1
const I2S_DATA_ENABLE_TEST_EN_S = 3
const I2S_LCD_TX_SDX2_EN_V = 0x1
const I2S_LCD_TX_SDX2_EN_S = 2
const I2S_LCD_TX_WRX2_EN_V = 0x1
const I2S_LCD_TX_WRX2_EN_S = 1
const I2S_CAMERA_EN_V = 0x1
const I2S_CAMERA_EN_S = 0
const I2S_CLKA_ENA_V = 0x1
const I2S_CLKA_ENA_S = 21
const I2S_CLK_EN_V = 0x1
const I2S_CLK_EN_S = 20
const I2S_CLKM_DIV_A = 0x0000003F
const I2S_CLKM_DIV_A_V = 0x3F
const I2S_CLKM_DIV_A_S = 14
const I2S_CLKM_DIV_B = 0x0000003F
const I2S_CLKM_DIV_B_V = 0x3F
const I2S_CLKM_DIV_B_S = 8
const I2S_CLKM_DIV_NUM = 0x000000FF
const I2S_CLKM_DIV_NUM_V = 0xFF
const I2S_CLKM_DIV_NUM_S = 0
const I2S_RX_BITS_MOD = 0x0000003F
const I2S_RX_BITS_MOD_V = 0x3F
const I2S_RX_BITS_MOD_S = 18
const I2S_TX_BITS_MOD = 0x0000003F
const I2S_TX_BITS_MOD_V = 0x3F
const I2S_TX_BITS_MOD_S = 12
const I2S_RX_BCK_DIV_NUM = 0x0000003F
const I2S_RX_BCK_DIV_NUM_V = 0x3F
const I2S_RX_BCK_DIV_NUM_S = 6
const I2S_TX_BCK_DIV_NUM = 0x0000003F
const I2S_TX_BCK_DIV_NUM_V = 0x3F
const I2S_TX_BCK_DIV_NUM_S = 0
const I2S_TX_PDM_HP_BYPASS_V = 0x1
const I2S_TX_PDM_HP_BYPASS_S = 25
const I2S_RX_PDM_SINC_DSR_16_EN_V = 0x1
const I2S_RX_PDM_SINC_DSR_16_EN_S = 24
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT = 0x00000003
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT_V = 0x3
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT_S = 22
const I2S_TX_PDM_SINC_IN_SHIFT = 0x00000003
const I2S_TX_PDM_SINC_IN_SHIFT_V = 0x3
const I2S_TX_PDM_SINC_IN_SHIFT_S = 20
const I2S_TX_PDM_LP_IN_SHIFT = 0x00000003
const I2S_TX_PDM_LP_IN_SHIFT_V = 0x3
const I2S_TX_PDM_LP_IN_SHIFT_S = 18
const I2S_TX_PDM_HP_IN_SHIFT = 0x00000003
const I2S_TX_PDM_HP_IN_SHIFT_V = 0x3
const I2S_TX_PDM_HP_IN_SHIFT_S = 16
const I2S_TX_PDM_PRESCALE = 0x000000FF
const I2S_TX_PDM_PRESCALE_V = 0xFF
const I2S_TX_PDM_PRESCALE_S = 8
const I2S_TX_PDM_SINC_OSR2 = 0x0000000F
const I2S_TX_PDM_SINC_OSR2_V = 0xF
const I2S_TX_PDM_SINC_OSR2_S = 4
const I2S_PDM2PCM_CONV_EN_V = 0x1
const I2S_PDM2PCM_CONV_EN_S = 3
const I2S_PCM2PDM_CONV_EN_V = 0x1
const I2S_PCM2PDM_CONV_EN_S = 2
const I2S_RX_PDM_EN_V = 0x1
const I2S_RX_PDM_EN_S = 1
const I2S_TX_PDM_EN_V = 0x1
const I2S_TX_PDM_EN_S = 0
const I2S_TX_PDM_FP = 0x000003FF
const I2S_TX_PDM_FP_V = 0x3FF
const I2S_TX_PDM_FP_S = 10
const I2S_TX_PDM_FS = 0x000003FF
const I2S_TX_PDM_FS_V = 0x3FF
const I2S_TX_PDM_FS_S = 0
const I2S_RX_FIFO_RESET_BACK_V = 0x1
const I2S_RX_FIFO_RESET_BACK_S = 2
const I2S_TX_FIFO_RESET_BACK_V = 0x1
const I2S_TX_FIFO_RESET_BACK_S = 1
const I2S_TX_IDLE_V = 0x1
const I2S_TX_IDLE_S = 0
const I2S_I2SDATE = 0xFFFFFFFF
const I2S_I2SDATE_V = 0xFFFFFFFF
const I2S_I2SDATE_S = 0
const GPIO_BT_SEL = 0xFFFFFFFF
const GPIO_BT_SEL_V = 0xFFFFFFFF
const GPIO_BT_SEL_S = 0
const GPIO_OUT_DATA = 0xFFFFFFFF
const GPIO_OUT_DATA_V = 0xFFFFFFFF
const GPIO_OUT_DATA_S = 0
const GPIO_OUT_DATA_W1TS = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TS_V = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TS_S = 0
const GPIO_OUT_DATA_W1TC = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TC_V = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TC_S = 0
const GPIO_OUT1_DATA = 0x000000FF
const GPIO_OUT1_DATA_V = 0xFF
const GPIO_OUT1_DATA_S = 0
const GPIO_OUT1_DATA_W1TS = 0x000000FF
const GPIO_OUT1_DATA_W1TS_V = 0xFF
const GPIO_OUT1_DATA_W1TS_S = 0
const GPIO_OUT1_DATA_W1TC = 0x000000FF
const GPIO_OUT1_DATA_W1TC_V = 0xFF
const GPIO_OUT1_DATA_W1TC_S = 0
const GPIO_SDIO_SEL = 0x000000FF
const GPIO_SDIO_SEL_V = 0xFF
const GPIO_SDIO_SEL_S = 0
const GPIO_ENABLE_DATA = 0xFFFFFFFF
const GPIO_ENABLE_DATA_V = 0xFFFFFFFF
const GPIO_ENABLE_DATA_S = 0
const GPIO_ENABLE_DATA_W1TS = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TS_V = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TS_S = 0
const GPIO_ENABLE_DATA_W1TC = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TC_V = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TC_S = 0
const GPIO_ENABLE1_DATA = 0x000000FF
const GPIO_ENABLE1_DATA_V = 0xFF
const GPIO_ENABLE1_DATA_S = 0
const GPIO_ENABLE1_DATA_W1TS = 0x000000FF
const GPIO_ENABLE1_DATA_W1TS_V = 0xFF
const GPIO_ENABLE1_DATA_W1TS_S = 0
const GPIO_ENABLE1_DATA_W1TC = 0x000000FF
const GPIO_ENABLE1_DATA_W1TC_V = 0xFF
const GPIO_ENABLE1_DATA_W1TC_S = 0
const GPIO_STRAPPING = 0x0000FFFF
const GPIO_STRAPPING_V = 0xFFFF
const GPIO_STRAPPING_S = 0
const GPIO_IN_DATA = 0xFFFFFFFF
const GPIO_IN_DATA_V = 0xFFFFFFFF
const GPIO_IN_DATA_S = 0
const GPIO_IN1_DATA = 0x000000FF
const GPIO_IN1_DATA_V = 0xFF
const GPIO_IN1_DATA_S = 0
const GPIO_STATUS_INT = 0xFFFFFFFF
const GPIO_STATUS_INT_V = 0xFFFFFFFF
const GPIO_STATUS_INT_S = 0
const GPIO_STATUS_INT_W1TS = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TS_V = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TS_S = 0
const GPIO_STATUS_INT_W1TC = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TC_V = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TC_S = 0
const GPIO_STATUS1_INT = 0x000000FF
const GPIO_STATUS1_INT_V = 0xFF
const GPIO_STATUS1_INT_S = 0
const GPIO_STATUS1_INT_W1TS = 0x000000FF
const GPIO_STATUS1_INT_W1TS_V = 0xFF
const GPIO_STATUS1_INT_W1TS_S = 0
const GPIO_STATUS1_INT_W1TC = 0x000000FF
const GPIO_STATUS1_INT_W1TC_V = 0xFF
const GPIO_STATUS1_INT_W1TC_S = 0
const GPIO_APPCPU_INT = 0xFFFFFFFF
const GPIO_APPCPU_INT_V = 0xFFFFFFFF
const GPIO_APPCPU_INT_S = 0
const GPIO_APPCPU_NMI_INT = 0xFFFFFFFF
const GPIO_APPCPU_NMI_INT_V = 0xFFFFFFFF
const GPIO_APPCPU_NMI_INT_S = 0
const GPIO_PROCPU_INT = 0xFFFFFFFF
const GPIO_PROCPU_INT_V = 0xFFFFFFFF
const GPIO_PROCPU_INT_S = 0
const GPIO_PROCPU_NMI_INT = 0xFFFFFFFF
const GPIO_PROCPU_NMI_INT_V = 0xFFFFFFFF
const GPIO_PROCPU_NMI_INT_S = 0
const GPIO_SDIO_INT = 0xFFFFFFFF
const GPIO_SDIO_INT_V = 0xFFFFFFFF
const GPIO_SDIO_INT_S = 0
const GPIO_APPCPU_INT_H = 0x000000FF
const GPIO_APPCPU_INT_H_V = 0xFF
const GPIO_APPCPU_INT_H_S = 0
const GPIO_APPCPU_NMI_INT_H = 0x000000FF
const GPIO_APPCPU_NMI_INT_H_V = 0xFF
const GPIO_APPCPU_NMI_INT_H_S = 0
const GPIO_PROCPU_INT_H = 0x000000FF
const GPIO_PROCPU_INT_H_V = 0xFF
const GPIO_PROCPU_INT_H_S = 0
const GPIO_PROCPU_NMI_INT_H = 0x000000FF
const GPIO_PROCPU_NMI_INT_H_V = 0xFF
const GPIO_PROCPU_NMI_INT_H_S = 0
const GPIO_SDIO_INT_H = 0x000000FF
const GPIO_SDIO_INT_H_V = 0xFF
const GPIO_SDIO_INT_H_S = 0
const GPIO_PIN_INT_ENA = 0x0000001F
const GPIO_PIN_INT_ENA_V = 0x0000001F
const GPIO_PIN_INT_ENA_S = 13
const GPIO_PIN_CONFIG = 0x00000003
const GPIO_PIN_CONFIG_V = 0x00000003
const GPIO_PIN_CONFIG_S = 11
const GPIO_PIN_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN_WAKEUP_ENABLE_S = 10
const GPIO_PIN_INT_TYPE = 0x00000007
const GPIO_PIN_INT_TYPE_V = 0x00000007
const GPIO_PIN_INT_TYPE_S = 7
const GPIO_PIN_PAD_DRIVER_V = 0x1
const GPIO_PIN_PAD_DRIVER_S = 2
const GPIO_PIN0_INT_ENA = 0x0000001F
const GPIO_PIN0_INT_ENA_V = 0x1F
const GPIO_PIN0_INT_ENA_S = 13
const GPIO_PIN0_CONFIG = 0x00000003
const GPIO_PIN0_CONFIG_V = 0x3
const GPIO_PIN0_CONFIG_S = 11
const GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN0_WAKEUP_ENABLE_S = 10
const GPIO_PIN0_INT_TYPE = 0x00000007
const GPIO_PIN0_INT_TYPE_V = 0x7
const GPIO_PIN0_INT_TYPE_S = 7
const GPIO_PIN0_PAD_DRIVER_V = 0x1
const GPIO_PIN0_PAD_DRIVER_S = 2
const GPIO_PIN1_INT_ENA = 0x0000001F
const GPIO_PIN1_INT_ENA_V = 0x1F
const GPIO_PIN1_INT_ENA_S = 13
const GPIO_PIN1_CONFIG = 0x00000003
const GPIO_PIN1_CONFIG_V = 0x3
const GPIO_PIN1_CONFIG_S = 11
const GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN1_WAKEUP_ENABLE_S = 10
const GPIO_PIN1_INT_TYPE = 0x00000007
const GPIO_PIN1_INT_TYPE_V = 0x7
const GPIO_PIN1_INT_TYPE_S = 7
const GPIO_PIN1_PAD_DRIVER_V = 0x1
const GPIO_PIN1_PAD_DRIVER_S = 2
const GPIO_PIN2_INT_ENA = 0x0000001F
const GPIO_PIN2_INT_ENA_V = 0x1F
const GPIO_PIN2_INT_ENA_S = 13
const GPIO_PIN2_CONFIG = 0x00000003
const GPIO_PIN2_CONFIG_V = 0x3
const GPIO_PIN2_CONFIG_S = 11
const GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN2_WAKEUP_ENABLE_S = 10
const GPIO_PIN2_INT_TYPE = 0x00000007
const GPIO_PIN2_INT_TYPE_V = 0x7
const GPIO_PIN2_INT_TYPE_S = 7
const GPIO_PIN2_PAD_DRIVER_V = 0x1
const GPIO_PIN2_PAD_DRIVER_S = 2
const GPIO_PIN3_INT_ENA = 0x0000001F
const GPIO_PIN3_INT_ENA_V = 0x1F
const GPIO_PIN3_INT_ENA_S = 13
const GPIO_PIN3_CONFIG = 0x00000003
const GPIO_PIN3_CONFIG_V = 0x3
const GPIO_PIN3_CONFIG_S = 11
const GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN3_WAKEUP_ENABLE_S = 10
const GPIO_PIN3_INT_TYPE = 0x00000007
const GPIO_PIN3_INT_TYPE_V = 0x7
const GPIO_PIN3_INT_TYPE_S = 7
const GPIO_PIN3_PAD_DRIVER_V = 0x1
const GPIO_PIN3_PAD_DRIVER_S = 2
const GPIO_PIN4_INT_ENA = 0x0000001F
const GPIO_PIN4_INT_ENA_V = 0x1F
const GPIO_PIN4_INT_ENA_S = 13
const GPIO_PIN4_CONFIG = 0x00000003
const GPIO_PIN4_CONFIG_V = 0x3
const GPIO_PIN4_CONFIG_S = 11
const GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN4_WAKEUP_ENABLE_S = 10
const GPIO_PIN4_INT_TYPE = 0x00000007
const GPIO_PIN4_INT_TYPE_V = 0x7
const GPIO_PIN4_INT_TYPE_S = 7
const GPIO_PIN4_PAD_DRIVER_V = 0x1
const GPIO_PIN4_PAD_DRIVER_S = 2
const GPIO_PIN5_INT_ENA = 0x0000001F
const GPIO_PIN5_INT_ENA_V = 0x1F
const GPIO_PIN5_INT_ENA_S = 13
const GPIO_PIN5_CONFIG = 0x00000003
const GPIO_PIN5_CONFIG_V = 0x3
const GPIO_PIN5_CONFIG_S = 11
const GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN5_WAKEUP_ENABLE_S = 10
const GPIO_PIN5_INT_TYPE = 0x00000007
const GPIO_PIN5_INT_TYPE_V = 0x7
const GPIO_PIN5_INT_TYPE_S = 7
const GPIO_PIN5_PAD_DRIVER_V = 0x1
const GPIO_PIN5_PAD_DRIVER_S = 2
const GPIO_PIN6_INT_ENA = 0x0000001F
const GPIO_PIN6_INT_ENA_V = 0x1F
const GPIO_PIN6_INT_ENA_S = 13
const GPIO_PIN6_CONFIG = 0x00000003
const GPIO_PIN6_CONFIG_V = 0x3
const GPIO_PIN6_CONFIG_S = 11
const GPIO_PIN6_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN6_WAKEUP_ENABLE_S = 10
const GPIO_PIN6_INT_TYPE = 0x00000007
const GPIO_PIN6_INT_TYPE_V = 0x7
const GPIO_PIN6_INT_TYPE_S = 7
const GPIO_PIN6_PAD_DRIVER_V = 0x1
const GPIO_PIN6_PAD_DRIVER_S = 2
const GPIO_PIN7_INT_ENA = 0x0000001F
const GPIO_PIN7_INT_ENA_V = 0x1F
const GPIO_PIN7_INT_ENA_S = 13
const GPIO_PIN7_CONFIG = 0x00000003
const GPIO_PIN7_CONFIG_V = 0x3
const GPIO_PIN7_CONFIG_S = 11
const GPIO_PIN7_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN7_WAKEUP_ENABLE_S = 10
const GPIO_PIN7_INT_TYPE = 0x00000007
const GPIO_PIN7_INT_TYPE_V = 0x7
const GPIO_PIN7_INT_TYPE_S = 7
const GPIO_PIN7_PAD_DRIVER_V = 0x1
const GPIO_PIN7_PAD_DRIVER_S = 2
const GPIO_PIN8_INT_ENA = 0x0000001F
const GPIO_PIN8_INT_ENA_V = 0x1F
const GPIO_PIN8_INT_ENA_S = 13
const GPIO_PIN8_CONFIG = 0x00000003
const GPIO_PIN8_CONFIG_V = 0x3
const GPIO_PIN8_CONFIG_S = 11
const GPIO_PIN8_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN8_WAKEUP_ENABLE_S = 10
const GPIO_PIN8_INT_TYPE = 0x00000007
const GPIO_PIN8_INT_TYPE_V = 0x7
const GPIO_PIN8_INT_TYPE_S = 7
const GPIO_PIN8_PAD_DRIVER_V = 0x1
const GPIO_PIN8_PAD_DRIVER_S = 2
const GPIO_PIN9_INT_ENA = 0x0000001F
const GPIO_PIN9_INT_ENA_V = 0x1F
const GPIO_PIN9_INT_ENA_S = 13
const GPIO_PIN9_CONFIG = 0x00000003
const GPIO_PIN9_CONFIG_V = 0x3
const GPIO_PIN9_CONFIG_S = 11
const GPIO_PIN9_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN9_WAKEUP_ENABLE_S = 10
const GPIO_PIN9_INT_TYPE = 0x00000007
const GPIO_PIN9_INT_TYPE_V = 0x7
const GPIO_PIN9_INT_TYPE_S = 7
const GPIO_PIN9_PAD_DRIVER_V = 0x1
const GPIO_PIN9_PAD_DRIVER_S = 2
const GPIO_PIN10_INT_ENA = 0x0000001F
const GPIO_PIN10_INT_ENA_V = 0x1F
const GPIO_PIN10_INT_ENA_S = 13
const GPIO_PIN10_CONFIG = 0x00000003
const GPIO_PIN10_CONFIG_V = 0x3
const GPIO_PIN10_CONFIG_S = 11
const GPIO_PIN10_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN10_WAKEUP_ENABLE_S = 10
const GPIO_PIN10_INT_TYPE = 0x00000007
const GPIO_PIN10_INT_TYPE_V = 0x7
const GPIO_PIN10_INT_TYPE_S = 7
const GPIO_PIN10_PAD_DRIVER_V = 0x1
const GPIO_PIN10_PAD_DRIVER_S = 2
const GPIO_PIN11_INT_ENA = 0x0000001F
const GPIO_PIN11_INT_ENA_V = 0x1F
const GPIO_PIN11_INT_ENA_S = 13
const GPIO_PIN11_CONFIG = 0x00000003
const GPIO_PIN11_CONFIG_V = 0x3
const GPIO_PIN11_CONFIG_S = 11
const GPIO_PIN11_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN11_WAKEUP_ENABLE_S = 10
const GPIO_PIN11_INT_TYPE = 0x00000007
const GPIO_PIN11_INT_TYPE_V = 0x7
const GPIO_PIN11_INT_TYPE_S = 7
const GPIO_PIN11_PAD_DRIVER_V = 0x1
const GPIO_PIN11_PAD_DRIVER_S = 2
const GPIO_PIN12_INT_ENA = 0x0000001F
const GPIO_PIN12_INT_ENA_V = 0x1F
const GPIO_PIN12_INT_ENA_S = 13
const GPIO_PIN12_CONFIG = 0x00000003
const GPIO_PIN12_CONFIG_V = 0x3
const GPIO_PIN12_CONFIG_S = 11
const GPIO_PIN12_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN12_WAKEUP_ENABLE_S = 10
const GPIO_PIN12_INT_TYPE = 0x00000007
const GPIO_PIN12_INT_TYPE_V = 0x7
const GPIO_PIN12_INT_TYPE_S = 7
const GPIO_PIN12_PAD_DRIVER_V = 0x1
const GPIO_PIN12_PAD_DRIVER_S = 2
const GPIO_PIN13_INT_ENA = 0x0000001F
const GPIO_PIN13_INT_ENA_V = 0x1F
const GPIO_PIN13_INT_ENA_S = 13
const GPIO_PIN13_CONFIG = 0x00000003
const GPIO_PIN13_CONFIG_V = 0x3
const GPIO_PIN13_CONFIG_S = 11
const GPIO_PIN13_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN13_WAKEUP_ENABLE_S = 10
const GPIO_PIN13_INT_TYPE = 0x00000007
const GPIO_PIN13_INT_TYPE_V = 0x7
const GPIO_PIN13_INT_TYPE_S = 7
const GPIO_PIN13_PAD_DRIVER_V = 0x1
const GPIO_PIN13_PAD_DRIVER_S = 2
const GPIO_PIN14_INT_ENA = 0x0000001F
const GPIO_PIN14_INT_ENA_V = 0x1F
const GPIO_PIN14_INT_ENA_S = 13
const GPIO_PIN14_CONFIG = 0x00000003
const GPIO_PIN14_CONFIG_V = 0x3
const GPIO_PIN14_CONFIG_S = 11
const GPIO_PIN14_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN14_WAKEUP_ENABLE_S = 10
const GPIO_PIN14_INT_TYPE = 0x00000007
const GPIO_PIN14_INT_TYPE_V = 0x7
const GPIO_PIN14_INT_TYPE_S = 7
const GPIO_PIN14_PAD_DRIVER_V = 0x1
const GPIO_PIN14_PAD_DRIVER_S = 2
const GPIO_PIN15_INT_ENA = 0x0000001F
const GPIO_PIN15_INT_ENA_V = 0x1F
const GPIO_PIN15_INT_ENA_S = 13
const GPIO_PIN15_CONFIG = 0x00000003
const GPIO_PIN15_CONFIG_V = 0x3
const GPIO_PIN15_CONFIG_S = 11
const GPIO_PIN15_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN15_WAKEUP_ENABLE_S = 10
const GPIO_PIN15_INT_TYPE = 0x00000007
const GPIO_PIN15_INT_TYPE_V = 0x7
const GPIO_PIN15_INT_TYPE_S = 7
const GPIO_PIN15_PAD_DRIVER_V = 0x1
const GPIO_PIN15_PAD_DRIVER_S = 2
const GPIO_PIN16_INT_ENA = 0x0000001F
const GPIO_PIN16_INT_ENA_V = 0x1F
const GPIO_PIN16_INT_ENA_S = 13
const GPIO_PIN16_CONFIG = 0x00000003
const GPIO_PIN16_CONFIG_V = 0x3
const GPIO_PIN16_CONFIG_S = 11
const GPIO_PIN16_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN16_WAKEUP_ENABLE_S = 10
const GPIO_PIN16_INT_TYPE = 0x00000007
const GPIO_PIN16_INT_TYPE_V = 0x7
const GPIO_PIN16_INT_TYPE_S = 7
const GPIO_PIN16_PAD_DRIVER_V = 0x1
const GPIO_PIN16_PAD_DRIVER_S = 2
const GPIO_PIN17_INT_ENA = 0x0000001F
const GPIO_PIN17_INT_ENA_V = 0x1F
const GPIO_PIN17_INT_ENA_S = 13
const GPIO_PIN17_CONFIG = 0x00000003
const GPIO_PIN17_CONFIG_V = 0x3
const GPIO_PIN17_CONFIG_S = 11
const GPIO_PIN17_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN17_WAKEUP_ENABLE_S = 10
const GPIO_PIN17_INT_TYPE = 0x00000007
const GPIO_PIN17_INT_TYPE_V = 0x7
const GPIO_PIN17_INT_TYPE_S = 7
const GPIO_PIN17_PAD_DRIVER_V = 0x1
const GPIO_PIN17_PAD_DRIVER_S = 2
const GPIO_PIN18_INT_ENA = 0x0000001F
const GPIO_PIN18_INT_ENA_V = 0x1F
const GPIO_PIN18_INT_ENA_S = 13
const GPIO_PIN18_CONFIG = 0x00000003
const GPIO_PIN18_CONFIG_V = 0x3
const GPIO_PIN18_CONFIG_S = 11
const GPIO_PIN18_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN18_WAKEUP_ENABLE_S = 10
const GPIO_PIN18_INT_TYPE = 0x00000007
const GPIO_PIN18_INT_TYPE_V = 0x7
const GPIO_PIN18_INT_TYPE_S = 7
const GPIO_PIN18_PAD_DRIVER_V = 0x1
const GPIO_PIN18_PAD_DRIVER_S = 2
const GPIO_PIN19_INT_ENA = 0x0000001F
const GPIO_PIN19_INT_ENA_V = 0x1F
const GPIO_PIN19_INT_ENA_S = 13
const GPIO_PIN19_CONFIG = 0x00000003
const GPIO_PIN19_CONFIG_V = 0x3
const GPIO_PIN19_CONFIG_S = 11
const GPIO_PIN19_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN19_WAKEUP_ENABLE_S = 10
const GPIO_PIN19_INT_TYPE = 0x00000007
const GPIO_PIN19_INT_TYPE_V = 0x7
const GPIO_PIN19_INT_TYPE_S = 7
const GPIO_PIN19_PAD_DRIVER_V = 0x1
const GPIO_PIN19_PAD_DRIVER_S = 2
const GPIO_PIN20_INT_ENA = 0x0000001F
const GPIO_PIN20_INT_ENA_V = 0x1F
const GPIO_PIN20_INT_ENA_S = 13
const GPIO_PIN20_CONFIG = 0x00000003
const GPIO_PIN20_CONFIG_V = 0x3
const GPIO_PIN20_CONFIG_S = 11
const GPIO_PIN20_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN20_WAKEUP_ENABLE_S = 10
const GPIO_PIN20_INT_TYPE = 0x00000007
const GPIO_PIN20_INT_TYPE_V = 0x7
const GPIO_PIN20_INT_TYPE_S = 7
const GPIO_PIN20_PAD_DRIVER_V = 0x1
const GPIO_PIN20_PAD_DRIVER_S = 2
const GPIO_PIN21_INT_ENA = 0x0000001F
const GPIO_PIN21_INT_ENA_V = 0x1F
const GPIO_PIN21_INT_ENA_S = 13
const GPIO_PIN21_CONFIG = 0x00000003
const GPIO_PIN21_CONFIG_V = 0x3
const GPIO_PIN21_CONFIG_S = 11
const GPIO_PIN21_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN21_WAKEUP_ENABLE_S = 10
const GPIO_PIN21_INT_TYPE = 0x00000007
const GPIO_PIN21_INT_TYPE_V = 0x7
const GPIO_PIN21_INT_TYPE_S = 7
const GPIO_PIN21_PAD_DRIVER_V = 0x1
const GPIO_PIN21_PAD_DRIVER_S = 2
const GPIO_PIN22_INT_ENA = 0x0000001F
const GPIO_PIN22_INT_ENA_V = 0x1F
const GPIO_PIN22_INT_ENA_S = 13
const GPIO_PIN22_CONFIG = 0x00000003
const GPIO_PIN22_CONFIG_V = 0x3
const GPIO_PIN22_CONFIG_S = 11
const GPIO_PIN22_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN22_WAKEUP_ENABLE_S = 10
const GPIO_PIN22_INT_TYPE = 0x00000007
const GPIO_PIN22_INT_TYPE_V = 0x7
const GPIO_PIN22_INT_TYPE_S = 7
const GPIO_PIN22_PAD_DRIVER_V = 0x1
const GPIO_PIN22_PAD_DRIVER_S = 2
const GPIO_PIN23_INT_ENA = 0x0000001F
const GPIO_PIN23_INT_ENA_V = 0x1F
const GPIO_PIN23_INT_ENA_S = 13
const GPIO_PIN23_CONFIG = 0x00000003
const GPIO_PIN23_CONFIG_V = 0x3
const GPIO_PIN23_CONFIG_S = 11
const GPIO_PIN23_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN23_WAKEUP_ENABLE_S = 10
const GPIO_PIN23_INT_TYPE = 0x00000007
const GPIO_PIN23_INT_TYPE_V = 0x7
const GPIO_PIN23_INT_TYPE_S = 7
const GPIO_PIN23_PAD_DRIVER_V = 0x1
const GPIO_PIN23_PAD_DRIVER_S = 2
const GPIO_PIN24_INT_ENA = 0x0000001F
const GPIO_PIN24_INT_ENA_V = 0x1F
const GPIO_PIN24_INT_ENA_S = 13
const GPIO_PIN24_CONFIG = 0x00000003
const GPIO_PIN24_CONFIG_V = 0x3
const GPIO_PIN24_CONFIG_S = 11
const GPIO_PIN24_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN24_WAKEUP_ENABLE_S = 10
const GPIO_PIN24_INT_TYPE = 0x00000007
const GPIO_PIN24_INT_TYPE_V = 0x7
const GPIO_PIN24_INT_TYPE_S = 7
const GPIO_PIN24_PAD_DRIVER_V = 0x1
const GPIO_PIN24_PAD_DRIVER_S = 2
const GPIO_PIN25_INT_ENA = 0x0000001F
const GPIO_PIN25_INT_ENA_V = 0x1F
const GPIO_PIN25_INT_ENA_S = 13
const GPIO_PIN25_CONFIG = 0x00000003
const GPIO_PIN25_CONFIG_V = 0x3
const GPIO_PIN25_CONFIG_S = 11
const GPIO_PIN25_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN25_WAKEUP_ENABLE_S = 10
const GPIO_PIN25_INT_TYPE = 0x00000007
const GPIO_PIN25_INT_TYPE_V = 0x7
const GPIO_PIN25_INT_TYPE_S = 7
const GPIO_PIN25_PAD_DRIVER_V = 0x1
const GPIO_PIN25_PAD_DRIVER_S = 2
const GPIO_PIN26_INT_ENA = 0x0000001F
const GPIO_PIN26_INT_ENA_V = 0x1F
const GPIO_PIN26_INT_ENA_S = 13
const GPIO_PIN26_CONFIG = 0x00000003
const GPIO_PIN26_CONFIG_V = 0x3
const GPIO_PIN26_CONFIG_S = 11
const GPIO_PIN26_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN26_WAKEUP_ENABLE_S = 10
const GPIO_PIN26_INT_TYPE = 0x00000007
const GPIO_PIN26_INT_TYPE_V = 0x7
const GPIO_PIN26_INT_TYPE_S = 7
const GPIO_PIN26_PAD_DRIVER_V = 0x1
const GPIO_PIN26_PAD_DRIVER_S = 2
const GPIO_PIN27_INT_ENA = 0x0000001F
const GPIO_PIN27_INT_ENA_V = 0x1F
const GPIO_PIN27_INT_ENA_S = 13
const GPIO_PIN27_CONFIG = 0x00000003
const GPIO_PIN27_CONFIG_V = 0x3
const GPIO_PIN27_CONFIG_S = 11
const GPIO_PIN27_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN27_WAKEUP_ENABLE_S = 10
const GPIO_PIN27_INT_TYPE = 0x00000007
const GPIO_PIN27_INT_TYPE_V = 0x7
const GPIO_PIN27_INT_TYPE_S = 7
const GPIO_PIN27_PAD_DRIVER_V = 0x1
const GPIO_PIN27_PAD_DRIVER_S = 2
const GPIO_PIN28_INT_ENA = 0x0000001F
const GPIO_PIN28_INT_ENA_V = 0x1F
const GPIO_PIN28_INT_ENA_S = 13
const GPIO_PIN28_CONFIG = 0x00000003
const GPIO_PIN28_CONFIG_V = 0x3
const GPIO_PIN28_CONFIG_S = 11
const GPIO_PIN28_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN28_WAKEUP_ENABLE_S = 10
const GPIO_PIN28_INT_TYPE = 0x00000007
const GPIO_PIN28_INT_TYPE_V = 0x7
const GPIO_PIN28_INT_TYPE_S = 7
const GPIO_PIN28_PAD_DRIVER_V = 0x1
const GPIO_PIN28_PAD_DRIVER_S = 2
const GPIO_PIN29_INT_ENA = 0x0000001F
const GPIO_PIN29_INT_ENA_V = 0x1F
const GPIO_PIN29_INT_ENA_S = 13
const GPIO_PIN29_CONFIG = 0x00000003
const GPIO_PIN29_CONFIG_V = 0x3
const GPIO_PIN29_CONFIG_S = 11
const GPIO_PIN29_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN29_WAKEUP_ENABLE_S = 10
const GPIO_PIN29_INT_TYPE = 0x00000007
const GPIO_PIN29_INT_TYPE_V = 0x7
const GPIO_PIN29_INT_TYPE_S = 7
const GPIO_PIN29_PAD_DRIVER_V = 0x1
const GPIO_PIN29_PAD_DRIVER_S = 2
const GPIO_PIN30_INT_ENA = 0x0000001F
const GPIO_PIN30_INT_ENA_V = 0x1F
const GPIO_PIN30_INT_ENA_S = 13
const GPIO_PIN30_CONFIG = 0x00000003
const GPIO_PIN30_CONFIG_V = 0x3
const GPIO_PIN30_CONFIG_S = 11
const GPIO_PIN30_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN30_WAKEUP_ENABLE_S = 10
const GPIO_PIN30_INT_TYPE = 0x00000007
const GPIO_PIN30_INT_TYPE_V = 0x7
const GPIO_PIN30_INT_TYPE_S = 7
const GPIO_PIN30_PAD_DRIVER_V = 0x1
const GPIO_PIN30_PAD_DRIVER_S = 2
const GPIO_PIN31_INT_ENA = 0x0000001F
const GPIO_PIN31_INT_ENA_V = 0x1F
const GPIO_PIN31_INT_ENA_S = 13
const GPIO_PIN31_CONFIG = 0x00000003
const GPIO_PIN31_CONFIG_V = 0x3
const GPIO_PIN31_CONFIG_S = 11
const GPIO_PIN31_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN31_WAKEUP_ENABLE_S = 10
const GPIO_PIN31_INT_TYPE = 0x00000007
const GPIO_PIN31_INT_TYPE_V = 0x7
const GPIO_PIN31_INT_TYPE_S = 7
const GPIO_PIN31_PAD_DRIVER_V = 0x1
const GPIO_PIN31_PAD_DRIVER_S = 2
const GPIO_PIN32_INT_ENA = 0x0000001F
const GPIO_PIN32_INT_ENA_V = 0x1F
const GPIO_PIN32_INT_ENA_S = 13
const GPIO_PIN32_CONFIG = 0x00000003
const GPIO_PIN32_CONFIG_V = 0x3
const GPIO_PIN32_CONFIG_S = 11
const GPIO_PIN32_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN32_WAKEUP_ENABLE_S = 10
const GPIO_PIN32_INT_TYPE = 0x00000007
const GPIO_PIN32_INT_TYPE_V = 0x7
const GPIO_PIN32_INT_TYPE_S = 7
const GPIO_PIN32_PAD_DRIVER_V = 0x1
const GPIO_PIN32_PAD_DRIVER_S = 2
const GPIO_PIN33_INT_ENA = 0x0000001F
const GPIO_PIN33_INT_ENA_V = 0x1F
const GPIO_PIN33_INT_ENA_S = 13
const GPIO_PIN33_CONFIG = 0x00000003
const GPIO_PIN33_CONFIG_V = 0x3
const GPIO_PIN33_CONFIG_S = 11
const GPIO_PIN33_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN33_WAKEUP_ENABLE_S = 10
const GPIO_PIN33_INT_TYPE = 0x00000007
const GPIO_PIN33_INT_TYPE_V = 0x7
const GPIO_PIN33_INT_TYPE_S = 7
const GPIO_PIN33_PAD_DRIVER_V = 0x1
const GPIO_PIN33_PAD_DRIVER_S = 2
const GPIO_PIN34_INT_ENA = 0x0000001F
const GPIO_PIN34_INT_ENA_V = 0x1F
const GPIO_PIN34_INT_ENA_S = 13
const GPIO_PIN34_CONFIG = 0x00000003
const GPIO_PIN34_CONFIG_V = 0x3
const GPIO_PIN34_CONFIG_S = 11
const GPIO_PIN34_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN34_WAKEUP_ENABLE_S = 10
const GPIO_PIN34_INT_TYPE = 0x00000007
const GPIO_PIN34_INT_TYPE_V = 0x7
const GPIO_PIN34_INT_TYPE_S = 7
const GPIO_PIN34_PAD_DRIVER_V = 0x1
const GPIO_PIN34_PAD_DRIVER_S = 2
const GPIO_PIN35_INT_ENA = 0x0000001F
const GPIO_PIN35_INT_ENA_V = 0x1F
const GPIO_PIN35_INT_ENA_S = 13
const GPIO_PIN35_CONFIG = 0x00000003
const GPIO_PIN35_CONFIG_V = 0x3
const GPIO_PIN35_CONFIG_S = 11
const GPIO_PIN35_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN35_WAKEUP_ENABLE_S = 10
const GPIO_PIN35_INT_TYPE = 0x00000007
const GPIO_PIN35_INT_TYPE_V = 0x7
const GPIO_PIN35_INT_TYPE_S = 7
const GPIO_PIN35_PAD_DRIVER_V = 0x1
const GPIO_PIN35_PAD_DRIVER_S = 2
const GPIO_PIN36_INT_ENA = 0x0000001F
const GPIO_PIN36_INT_ENA_V = 0x1F
const GPIO_PIN36_INT_ENA_S = 13
const GPIO_PIN36_CONFIG = 0x00000003
const GPIO_PIN36_CONFIG_V = 0x3
const GPIO_PIN36_CONFIG_S = 11
const GPIO_PIN36_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN36_WAKEUP_ENABLE_S = 10
const GPIO_PIN36_INT_TYPE = 0x00000007
const GPIO_PIN36_INT_TYPE_V = 0x7
const GPIO_PIN36_INT_TYPE_S = 7
const GPIO_PIN36_PAD_DRIVER_V = 0x1
const GPIO_PIN36_PAD_DRIVER_S = 2
const GPIO_PIN37_INT_ENA = 0x0000001F
const GPIO_PIN37_INT_ENA_V = 0x1F
const GPIO_PIN37_INT_ENA_S = 13
const GPIO_PIN37_CONFIG = 0x00000003
const GPIO_PIN37_CONFIG_V = 0x3
const GPIO_PIN37_CONFIG_S = 11
const GPIO_PIN37_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN37_WAKEUP_ENABLE_S = 10
const GPIO_PIN37_INT_TYPE = 0x00000007
const GPIO_PIN37_INT_TYPE_V = 0x7
const GPIO_PIN37_INT_TYPE_S = 7
const GPIO_PIN37_PAD_DRIVER_V = 0x1
const GPIO_PIN37_PAD_DRIVER_S = 2
const GPIO_PIN38_INT_ENA = 0x0000001F
const GPIO_PIN38_INT_ENA_V = 0x1F
const GPIO_PIN38_INT_ENA_S = 13
const GPIO_PIN38_CONFIG = 0x00000003
const GPIO_PIN38_CONFIG_V = 0x3
const GPIO_PIN38_CONFIG_S = 11
const GPIO_PIN38_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN38_WAKEUP_ENABLE_S = 10
const GPIO_PIN38_INT_TYPE = 0x00000007
const GPIO_PIN38_INT_TYPE_V = 0x7
const GPIO_PIN38_INT_TYPE_S = 7
const GPIO_PIN38_PAD_DRIVER_V = 0x1
const GPIO_PIN38_PAD_DRIVER_S = 2
const GPIO_PIN39_INT_ENA = 0x0000001F
const GPIO_PIN39_INT_ENA_V = 0x1F
const GPIO_PIN39_INT_ENA_S = 13
const GPIO_PIN39_CONFIG = 0x00000003
const GPIO_PIN39_CONFIG_V = 0x3
const GPIO_PIN39_CONFIG_S = 11
const GPIO_PIN39_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN39_WAKEUP_ENABLE_S = 10
const GPIO_PIN39_INT_TYPE = 0x00000007
const GPIO_PIN39_INT_TYPE_V = 0x7
const GPIO_PIN39_INT_TYPE_S = 7
const GPIO_PIN39_PAD_DRIVER_V = 0x1
const GPIO_PIN39_PAD_DRIVER_S = 2
const GPIO_CALI_START_V = 0x1
const GPIO_CALI_START_S = 31
const GPIO_CALI_RTC_MAX = 0x000003FF
const GPIO_CALI_RTC_MAX_V = 0x3FF
const GPIO_CALI_RTC_MAX_S = 0
const GPIO_CALI_RDY_SYNC2_V = 0x1
const GPIO_CALI_RDY_SYNC2_S = 31
const GPIO_CALI_RDY_REAL_V = 0x1
const GPIO_CALI_RDY_REAL_S = 30
const GPIO_CALI_VALUE_SYNC2 = 0x000FFFFF
const GPIO_CALI_VALUE_SYNC2_V = 0xFFFFF
const GPIO_CALI_VALUE_SYNC2_S = 0
const GPIO_SIG0_IN_SEL_V = 0x1
const GPIO_SIG0_IN_SEL_S = 7
const GPIO_FUNC0_IN_INV_SEL_V = 0x1
const GPIO_FUNC0_IN_INV_SEL_S = 6
const GPIO_FUNC0_IN_SEL = 0x0000003F
const GPIO_FUNC0_IN_SEL_V = 0x3F
const GPIO_FUNC0_IN_SEL_S = 0
const GPIO_SIG1_IN_SEL_V = 0x1
const GPIO_SIG1_IN_SEL_S = 7
const GPIO_FUNC1_IN_INV_SEL_V = 0x1
const GPIO_FUNC1_IN_INV_SEL_S = 6
const GPIO_FUNC1_IN_SEL = 0x0000003F
const GPIO_FUNC1_IN_SEL_V = 0x3F
const GPIO_FUNC1_IN_SEL_S = 0
const GPIO_SIG2_IN_SEL_V = 0x1
const GPIO_SIG2_IN_SEL_S = 7
const GPIO_FUNC2_IN_INV_SEL_V = 0x1
const GPIO_FUNC2_IN_INV_SEL_S = 6
const GPIO_FUNC2_IN_SEL = 0x0000003F
const GPIO_FUNC2_IN_SEL_V = 0x3F
const GPIO_FUNC2_IN_SEL_S = 0
const GPIO_SIG3_IN_SEL_V = 0x1
const GPIO_SIG3_IN_SEL_S = 7
const GPIO_FUNC3_IN_INV_SEL_V = 0x1
const GPIO_FUNC3_IN_INV_SEL_S = 6
const GPIO_FUNC3_IN_SEL = 0x0000003F
const GPIO_FUNC3_IN_SEL_V = 0x3F
const GPIO_FUNC3_IN_SEL_S = 0
const GPIO_SIG4_IN_SEL_V = 0x1
const GPIO_SIG4_IN_SEL_S = 7
const GPIO_FUNC4_IN_INV_SEL_V = 0x1
const GPIO_FUNC4_IN_INV_SEL_S = 6
const GPIO_FUNC4_IN_SEL = 0x0000003F
const GPIO_FUNC4_IN_SEL_V = 0x3F
const GPIO_FUNC4_IN_SEL_S = 0
const GPIO_SIG5_IN_SEL_V = 0x1
const GPIO_SIG5_IN_SEL_S = 7
const GPIO_FUNC5_IN_INV_SEL_V = 0x1
const GPIO_FUNC5_IN_INV_SEL_S = 6
const GPIO_FUNC5_IN_SEL = 0x0000003F
const GPIO_FUNC5_IN_SEL_V = 0x3F
const GPIO_FUNC5_IN_SEL_S = 0
const GPIO_SIG6_IN_SEL_V = 0x1
const GPIO_SIG6_IN_SEL_S = 7
const GPIO_FUNC6_IN_INV_SEL_V = 0x1
const GPIO_FUNC6_IN_INV_SEL_S = 6
const GPIO_FUNC6_IN_SEL = 0x0000003F
const GPIO_FUNC6_IN_SEL_V = 0x3F
const GPIO_FUNC6_IN_SEL_S = 0
const GPIO_SIG7_IN_SEL_V = 0x1
const GPIO_SIG7_IN_SEL_S = 7
const GPIO_FUNC7_IN_INV_SEL_V = 0x1
const GPIO_FUNC7_IN_INV_SEL_S = 6
const GPIO_FUNC7_IN_SEL = 0x0000003F
const GPIO_FUNC7_IN_SEL_V = 0x3F
const GPIO_FUNC7_IN_SEL_S = 0
const GPIO_SIG8_IN_SEL_V = 0x1
const GPIO_SIG8_IN_SEL_S = 7
const GPIO_FUNC8_IN_INV_SEL_V = 0x1
const GPIO_FUNC8_IN_INV_SEL_S = 6
const GPIO_FUNC8_IN_SEL = 0x0000003F
const GPIO_FUNC8_IN_SEL_V = 0x3F
const GPIO_FUNC8_IN_SEL_S = 0
const GPIO_SIG9_IN_SEL_V = 0x1
const GPIO_SIG9_IN_SEL_S = 7
const GPIO_FUNC9_IN_INV_SEL_V = 0x1
const GPIO_FUNC9_IN_INV_SEL_S = 6
const GPIO_FUNC9_IN_SEL = 0x0000003F
const GPIO_FUNC9_IN_SEL_V = 0x3F
const GPIO_FUNC9_IN_SEL_S = 0
const GPIO_SIG10_IN_SEL_V = 0x1
const GPIO_SIG10_IN_SEL_S = 7
const GPIO_FUNC10_IN_INV_SEL_V = 0x1
const GPIO_FUNC10_IN_INV_SEL_S = 6
const GPIO_FUNC10_IN_SEL = 0x0000003F
const GPIO_FUNC10_IN_SEL_V = 0x3F
const GPIO_FUNC10_IN_SEL_S = 0
const GPIO_SIG11_IN_SEL_V = 0x1
const GPIO_SIG11_IN_SEL_S = 7
const GPIO_FUNC11_IN_INV_SEL_V = 0x1
const GPIO_FUNC11_IN_INV_SEL_S = 6
const GPIO_FUNC11_IN_SEL = 0x0000003F
const GPIO_FUNC11_IN_SEL_V = 0x3F
const GPIO_FUNC11_IN_SEL_S = 0
const GPIO_SIG12_IN_SEL_V = 0x1
const GPIO_SIG12_IN_SEL_S = 7
const GPIO_FUNC12_IN_INV_SEL_V = 0x1
const GPIO_FUNC12_IN_INV_SEL_S = 6
const GPIO_FUNC12_IN_SEL = 0x0000003F
const GPIO_FUNC12_IN_SEL_V = 0x3F
const GPIO_FUNC12_IN_SEL_S = 0
const GPIO_SIG13_IN_SEL_V = 0x1
const GPIO_SIG13_IN_SEL_S = 7
const GPIO_FUNC13_IN_INV_SEL_V = 0x1
const GPIO_FUNC13_IN_INV_SEL_S = 6
const GPIO_FUNC13_IN_SEL = 0x0000003F
const GPIO_FUNC13_IN_SEL_V = 0x3F
const GPIO_FUNC13_IN_SEL_S = 0
const GPIO_SIG14_IN_SEL_V = 0x1
const GPIO_SIG14_IN_SEL_S = 7
const GPIO_FUNC14_IN_INV_SEL_V = 0x1
const GPIO_FUNC14_IN_INV_SEL_S = 6
const GPIO_FUNC14_IN_SEL = 0x0000003F
const GPIO_FUNC14_IN_SEL_V = 0x3F
const GPIO_FUNC14_IN_SEL_S = 0
const GPIO_SIG15_IN_SEL_V = 0x1
const GPIO_SIG15_IN_SEL_S = 7
const GPIO_FUNC15_IN_INV_SEL_V = 0x1
const GPIO_FUNC15_IN_INV_SEL_S = 6
const GPIO_FUNC15_IN_SEL = 0x0000003F
const GPIO_FUNC15_IN_SEL_V = 0x3F
const GPIO_FUNC15_IN_SEL_S = 0
const GPIO_SIG16_IN_SEL_V = 0x1
const GPIO_SIG16_IN_SEL_S = 7
const GPIO_FUNC16_IN_INV_SEL_V = 0x1
const GPIO_FUNC16_IN_INV_SEL_S = 6
const GPIO_FUNC16_IN_SEL = 0x0000003F
const GPIO_FUNC16_IN_SEL_V = 0x3F
const GPIO_FUNC16_IN_SEL_S = 0
const GPIO_SIG17_IN_SEL_V = 0x1
const GPIO_SIG17_IN_SEL_S = 7
const GPIO_FUNC17_IN_INV_SEL_V = 0x1
const GPIO_FUNC17_IN_INV_SEL_S = 6
const GPIO_FUNC17_IN_SEL = 0x0000003F
const GPIO_FUNC17_IN_SEL_V = 0x3F
const GPIO_FUNC17_IN_SEL_S = 0
const GPIO_SIG18_IN_SEL_V = 0x1
const GPIO_SIG18_IN_SEL_S = 7
const GPIO_FUNC18_IN_INV_SEL_V = 0x1
const GPIO_FUNC18_IN_INV_SEL_S = 6
const GPIO_FUNC18_IN_SEL = 0x0000003F
const GPIO_FUNC18_IN_SEL_V = 0x3F
const GPIO_FUNC18_IN_SEL_S = 0
const GPIO_SIG19_IN_SEL_V = 0x1
const GPIO_SIG19_IN_SEL_S = 7
const GPIO_FUNC19_IN_INV_SEL_V = 0x1
const GPIO_FUNC19_IN_INV_SEL_S = 6
const GPIO_FUNC19_IN_SEL = 0x0000003F
const GPIO_FUNC19_IN_SEL_V = 0x3F
const GPIO_FUNC19_IN_SEL_S = 0
const GPIO_SIG20_IN_SEL_V = 0x1
const GPIO_SIG20_IN_SEL_S = 7
const GPIO_FUNC20_IN_INV_SEL_V = 0x1
const GPIO_FUNC20_IN_INV_SEL_S = 6
const GPIO_FUNC20_IN_SEL = 0x0000003F
const GPIO_FUNC20_IN_SEL_V = 0x3F
const GPIO_FUNC20_IN_SEL_S = 0
const GPIO_SIG21_IN_SEL_V = 0x1
const GPIO_SIG21_IN_SEL_S = 7
const GPIO_FUNC21_IN_INV_SEL_V = 0x1
const GPIO_FUNC21_IN_INV_SEL_S = 6
const GPIO_FUNC21_IN_SEL = 0x0000003F
const GPIO_FUNC21_IN_SEL_V = 0x3F
const GPIO_FUNC21_IN_SEL_S = 0
const GPIO_SIG22_IN_SEL_V = 0x1
const GPIO_SIG22_IN_SEL_S = 7
const GPIO_FUNC22_IN_INV_SEL_V = 0x1
const GPIO_FUNC22_IN_INV_SEL_S = 6
const GPIO_FUNC22_IN_SEL = 0x0000003F
const GPIO_FUNC22_IN_SEL_V = 0x3F
const GPIO_FUNC22_IN_SEL_S = 0
const GPIO_SIG23_IN_SEL_V = 0x1
const GPIO_SIG23_IN_SEL_S = 7
const GPIO_FUNC23_IN_INV_SEL_V = 0x1
const GPIO_FUNC23_IN_INV_SEL_S = 6
const GPIO_FUNC23_IN_SEL = 0x0000003F
const GPIO_FUNC23_IN_SEL_V = 0x3F
const GPIO_FUNC23_IN_SEL_S = 0
const GPIO_SIG24_IN_SEL_V = 0x1
const GPIO_SIG24_IN_SEL_S = 7
const GPIO_FUNC24_IN_INV_SEL_V = 0x1
const GPIO_FUNC24_IN_INV_SEL_S = 6
const GPIO_FUNC24_IN_SEL = 0x0000003F
const GPIO_FUNC24_IN_SEL_V = 0x3F
const GPIO_FUNC24_IN_SEL_S = 0
const GPIO_SIG25_IN_SEL_V = 0x1
const GPIO_SIG25_IN_SEL_S = 7
const GPIO_FUNC25_IN_INV_SEL_V = 0x1
const GPIO_FUNC25_IN_INV_SEL_S = 6
const GPIO_FUNC25_IN_SEL = 0x0000003F
const GPIO_FUNC25_IN_SEL_V = 0x3F
const GPIO_FUNC25_IN_SEL_S = 0
const GPIO_SIG26_IN_SEL_V = 0x1
const GPIO_SIG26_IN_SEL_S = 7
const GPIO_FUNC26_IN_INV_SEL_V = 0x1
const GPIO_FUNC26_IN_INV_SEL_S = 6
const GPIO_FUNC26_IN_SEL = 0x0000003F
const GPIO_FUNC26_IN_SEL_V = 0x3F
const GPIO_FUNC26_IN_SEL_S = 0
const GPIO_SIG27_IN_SEL_V = 0x1
const GPIO_SIG27_IN_SEL_S = 7
const GPIO_FUNC27_IN_INV_SEL_V = 0x1
const GPIO_FUNC27_IN_INV_SEL_S = 6
const GPIO_FUNC27_IN_SEL = 0x0000003F
const GPIO_FUNC27_IN_SEL_V = 0x3F
const GPIO_FUNC27_IN_SEL_S = 0
const GPIO_SIG28_IN_SEL_V = 0x1
const GPIO_SIG28_IN_SEL_S = 7
const GPIO_FUNC28_IN_INV_SEL_V = 0x1
const GPIO_FUNC28_IN_INV_SEL_S = 6
const GPIO_FUNC28_IN_SEL = 0x0000003F
const GPIO_FUNC28_IN_SEL_V = 0x3F
const GPIO_FUNC28_IN_SEL_S = 0
const GPIO_SIG29_IN_SEL_V = 0x1
const GPIO_SIG29_IN_SEL_S = 7
const GPIO_FUNC29_IN_INV_SEL_V = 0x1
const GPIO_FUNC29_IN_INV_SEL_S = 6
const GPIO_FUNC29_IN_SEL = 0x0000003F
const GPIO_FUNC29_IN_SEL_V = 0x3F
const GPIO_FUNC29_IN_SEL_S = 0
const GPIO_SIG30_IN_SEL_V = 0x1
const GPIO_SIG30_IN_SEL_S = 7
const GPIO_FUNC30_IN_INV_SEL_V = 0x1
const GPIO_FUNC30_IN_INV_SEL_S = 6
const GPIO_FUNC30_IN_SEL = 0x0000003F
const GPIO_FUNC30_IN_SEL_V = 0x3F
const GPIO_FUNC30_IN_SEL_S = 0
const GPIO_SIG31_IN_SEL_V = 0x1
const GPIO_SIG31_IN_SEL_S = 7
const GPIO_FUNC31_IN_INV_SEL_V = 0x1
const GPIO_FUNC31_IN_INV_SEL_S = 6
const GPIO_FUNC31_IN_SEL = 0x0000003F
const GPIO_FUNC31_IN_SEL_V = 0x3F
const GPIO_FUNC31_IN_SEL_S = 0
const GPIO_SIG32_IN_SEL_V = 0x1
const GPIO_SIG32_IN_SEL_S = 7
const GPIO_FUNC32_IN_INV_SEL_V = 0x1
const GPIO_FUNC32_IN_INV_SEL_S = 6
const GPIO_FUNC32_IN_SEL = 0x0000003F
const GPIO_FUNC32_IN_SEL_V = 0x3F
const GPIO_FUNC32_IN_SEL_S = 0
const GPIO_SIG33_IN_SEL_V = 0x1
const GPIO_SIG33_IN_SEL_S = 7
const GPIO_FUNC33_IN_INV_SEL_V = 0x1
const GPIO_FUNC33_IN_INV_SEL_S = 6
const GPIO_FUNC33_IN_SEL = 0x0000003F
const GPIO_FUNC33_IN_SEL_V = 0x3F
const GPIO_FUNC33_IN_SEL_S = 0
const GPIO_SIG34_IN_SEL_V = 0x1
const GPIO_SIG34_IN_SEL_S = 7
const GPIO_FUNC34_IN_INV_SEL_V = 0x1
const GPIO_FUNC34_IN_INV_SEL_S = 6
const GPIO_FUNC34_IN_SEL = 0x0000003F
const GPIO_FUNC34_IN_SEL_V = 0x3F
const GPIO_FUNC34_IN_SEL_S = 0
const GPIO_SIG35_IN_SEL_V = 0x1
const GPIO_SIG35_IN_SEL_S = 7
const GPIO_FUNC35_IN_INV_SEL_V = 0x1
const GPIO_FUNC35_IN_INV_SEL_S = 6
const GPIO_FUNC35_IN_SEL = 0x0000003F
const GPIO_FUNC35_IN_SEL_V = 0x3F
const GPIO_FUNC35_IN_SEL_S = 0
const GPIO_SIG36_IN_SEL_V = 0x1
const GPIO_SIG36_IN_SEL_S = 7
const GPIO_FUNC36_IN_INV_SEL_V = 0x1
const GPIO_FUNC36_IN_INV_SEL_S = 6
const GPIO_FUNC36_IN_SEL = 0x0000003F
const GPIO_FUNC36_IN_SEL_V = 0x3F
const GPIO_FUNC36_IN_SEL_S = 0
const GPIO_SIG37_IN_SEL_V = 0x1
const GPIO_SIG37_IN_SEL_S = 7
const GPIO_FUNC37_IN_INV_SEL_V = 0x1
const GPIO_FUNC37_IN_INV_SEL_S = 6
const GPIO_FUNC37_IN_SEL = 0x0000003F
const GPIO_FUNC37_IN_SEL_V = 0x3F
const GPIO_FUNC37_IN_SEL_S = 0
const GPIO_SIG38_IN_SEL_V = 0x1
const GPIO_SIG38_IN_SEL_S = 7
const GPIO_FUNC38_IN_INV_SEL_V = 0x1
const GPIO_FUNC38_IN_INV_SEL_S = 6
const GPIO_FUNC38_IN_SEL = 0x0000003F
const GPIO_FUNC38_IN_SEL_V = 0x3F
const GPIO_FUNC38_IN_SEL_S = 0
const GPIO_SIG39_IN_SEL_V = 0x1
const GPIO_SIG39_IN_SEL_S = 7
const GPIO_FUNC39_IN_INV_SEL_V = 0x1
const GPIO_FUNC39_IN_INV_SEL_S = 6
const GPIO_FUNC39_IN_SEL = 0x0000003F
const GPIO_FUNC39_IN_SEL_V = 0x3F
const GPIO_FUNC39_IN_SEL_S = 0
const GPIO_SIG40_IN_SEL_V = 0x1
const GPIO_SIG40_IN_SEL_S = 7
const GPIO_FUNC40_IN_INV_SEL_V = 0x1
const GPIO_FUNC40_IN_INV_SEL_S = 6
const GPIO_FUNC40_IN_SEL = 0x0000003F
const GPIO_FUNC40_IN_SEL_V = 0x3F
const GPIO_FUNC40_IN_SEL_S = 0
const GPIO_SIG41_IN_SEL_V = 0x1
const GPIO_SIG41_IN_SEL_S = 7
const GPIO_FUNC41_IN_INV_SEL_V = 0x1
const GPIO_FUNC41_IN_INV_SEL_S = 6
const GPIO_FUNC41_IN_SEL = 0x0000003F
const GPIO_FUNC41_IN_SEL_V = 0x3F
const GPIO_FUNC41_IN_SEL_S = 0
const GPIO_SIG42_IN_SEL_V = 0x1
const GPIO_SIG42_IN_SEL_S = 7
const GPIO_FUNC42_IN_INV_SEL_V = 0x1
const GPIO_FUNC42_IN_INV_SEL_S = 6
const GPIO_FUNC42_IN_SEL = 0x0000003F
const GPIO_FUNC42_IN_SEL_V = 0x3F
const GPIO_FUNC42_IN_SEL_S = 0
const GPIO_SIG43_IN_SEL_V = 0x1
const GPIO_SIG43_IN_SEL_S = 7
const GPIO_FUNC43_IN_INV_SEL_V = 0x1
const GPIO_FUNC43_IN_INV_SEL_S = 6
const GPIO_FUNC43_IN_SEL = 0x0000003F
const GPIO_FUNC43_IN_SEL_V = 0x3F
const GPIO_FUNC43_IN_SEL_S = 0
const GPIO_SIG44_IN_SEL_V = 0x1
const GPIO_SIG44_IN_SEL_S = 7
const GPIO_FUNC44_IN_INV_SEL_V = 0x1
const GPIO_FUNC44_IN_INV_SEL_S = 6
const GPIO_FUNC44_IN_SEL = 0x0000003F
const GPIO_FUNC44_IN_SEL_V = 0x3F
const GPIO_FUNC44_IN_SEL_S = 0
const GPIO_SIG45_IN_SEL_V = 0x1
const GPIO_SIG45_IN_SEL_S = 7
const GPIO_FUNC45_IN_INV_SEL_V = 0x1
const GPIO_FUNC45_IN_INV_SEL_S = 6
const GPIO_FUNC45_IN_SEL = 0x0000003F
const GPIO_FUNC45_IN_SEL_V = 0x3F
const GPIO_FUNC45_IN_SEL_S = 0
const GPIO_SIG46_IN_SEL_V = 0x1
const GPIO_SIG46_IN_SEL_S = 7
const GPIO_FUNC46_IN_INV_SEL_V = 0x1
const GPIO_FUNC46_IN_INV_SEL_S = 6
const GPIO_FUNC46_IN_SEL = 0x0000003F
const GPIO_FUNC46_IN_SEL_V = 0x3F
const GPIO_FUNC46_IN_SEL_S = 0
const GPIO_SIG47_IN_SEL_V = 0x1
const GPIO_SIG47_IN_SEL_S = 7
const GPIO_FUNC47_IN_INV_SEL_V = 0x1
const GPIO_FUNC47_IN_INV_SEL_S = 6
const GPIO_FUNC47_IN_SEL = 0x0000003F
const GPIO_FUNC47_IN_SEL_V = 0x3F
const GPIO_FUNC47_IN_SEL_S = 0
const GPIO_SIG48_IN_SEL_V = 0x1
const GPIO_SIG48_IN_SEL_S = 7
const GPIO_FUNC48_IN_INV_SEL_V = 0x1
const GPIO_FUNC48_IN_INV_SEL_S = 6
const GPIO_FUNC48_IN_SEL = 0x0000003F
const GPIO_FUNC48_IN_SEL_V = 0x3F
const GPIO_FUNC48_IN_SEL_S = 0
const GPIO_SIG49_IN_SEL_V = 0x1
const GPIO_SIG49_IN_SEL_S = 7
const GPIO_FUNC49_IN_INV_SEL_V = 0x1
const GPIO_FUNC49_IN_INV_SEL_S = 6
const GPIO_FUNC49_IN_SEL = 0x0000003F
const GPIO_FUNC49_IN_SEL_V = 0x3F
const GPIO_FUNC49_IN_SEL_S = 0
const GPIO_SIG50_IN_SEL_V = 0x1
const GPIO_SIG50_IN_SEL_S = 7
const GPIO_FUNC50_IN_INV_SEL_V = 0x1
const GPIO_FUNC50_IN_INV_SEL_S = 6
const GPIO_FUNC50_IN_SEL = 0x0000003F
const GPIO_FUNC50_IN_SEL_V = 0x3F
const GPIO_FUNC50_IN_SEL_S = 0
const GPIO_SIG51_IN_SEL_V = 0x1
const GPIO_SIG51_IN_SEL_S = 7
const GPIO_FUNC51_IN_INV_SEL_V = 0x1
const GPIO_FUNC51_IN_INV_SEL_S = 6
const GPIO_FUNC51_IN_SEL = 0x0000003F
const GPIO_FUNC51_IN_SEL_V = 0x3F
const GPIO_FUNC51_IN_SEL_S = 0
const GPIO_SIG52_IN_SEL_V = 0x1
const GPIO_SIG52_IN_SEL_S = 7
const GPIO_FUNC52_IN_INV_SEL_V = 0x1
const GPIO_FUNC52_IN_INV_SEL_S = 6
const GPIO_FUNC52_IN_SEL = 0x0000003F
const GPIO_FUNC52_IN_SEL_V = 0x3F
const GPIO_FUNC52_IN_SEL_S = 0
const GPIO_SIG53_IN_SEL_V = 0x1
const GPIO_SIG53_IN_SEL_S = 7
const GPIO_FUNC53_IN_INV_SEL_V = 0x1
const GPIO_FUNC53_IN_INV_SEL_S = 6
const GPIO_FUNC53_IN_SEL = 0x0000003F
const GPIO_FUNC53_IN_SEL_V = 0x3F
const GPIO_FUNC53_IN_SEL_S = 0
const GPIO_SIG54_IN_SEL_V = 0x1
const GPIO_SIG54_IN_SEL_S = 7
const GPIO_FUNC54_IN_INV_SEL_V = 0x1
const GPIO_FUNC54_IN_INV_SEL_S = 6
const GPIO_FUNC54_IN_SEL = 0x0000003F
const GPIO_FUNC54_IN_SEL_V = 0x3F
const GPIO_FUNC54_IN_SEL_S = 0
const GPIO_SIG55_IN_SEL_V = 0x1
const GPIO_SIG55_IN_SEL_S = 7
const GPIO_FUNC55_IN_INV_SEL_V = 0x1
const GPIO_FUNC55_IN_INV_SEL_S = 6
const GPIO_FUNC55_IN_SEL = 0x0000003F
const GPIO_FUNC55_IN_SEL_V = 0x3F
const GPIO_FUNC55_IN_SEL_S = 0
const GPIO_SIG56_IN_SEL_V = 0x1
const GPIO_SIG56_IN_SEL_S = 7
const GPIO_FUNC56_IN_INV_SEL_V = 0x1
const GPIO_FUNC56_IN_INV_SEL_S = 6
const GPIO_FUNC56_IN_SEL = 0x0000003F
const GPIO_FUNC56_IN_SEL_V = 0x3F
const GPIO_FUNC56_IN_SEL_S = 0
const GPIO_SIG57_IN_SEL_V = 0x1
const GPIO_SIG57_IN_SEL_S = 7
const GPIO_FUNC57_IN_INV_SEL_V = 0x1
const GPIO_FUNC57_IN_INV_SEL_S = 6
const GPIO_FUNC57_IN_SEL = 0x0000003F
const GPIO_FUNC57_IN_SEL_V = 0x3F
const GPIO_FUNC57_IN_SEL_S = 0
const GPIO_SIG58_IN_SEL_V = 0x1
const GPIO_SIG58_IN_SEL_S = 7
const GPIO_FUNC58_IN_INV_SEL_V = 0x1
const GPIO_FUNC58_IN_INV_SEL_S = 6
const GPIO_FUNC58_IN_SEL = 0x0000003F
const GPIO_FUNC58_IN_SEL_V = 0x3F
const GPIO_FUNC58_IN_SEL_S = 0
const GPIO_SIG59_IN_SEL_V = 0x1
const GPIO_SIG59_IN_SEL_S = 7
const GPIO_FUNC59_IN_INV_SEL_V = 0x1
const GPIO_FUNC59_IN_INV_SEL_S = 6
const GPIO_FUNC59_IN_SEL = 0x0000003F
const GPIO_FUNC59_IN_SEL_V = 0x3F
const GPIO_FUNC59_IN_SEL_S = 0
const GPIO_SIG60_IN_SEL_V = 0x1
const GPIO_SIG60_IN_SEL_S = 7
const GPIO_FUNC60_IN_INV_SEL_V = 0x1
const GPIO_FUNC60_IN_INV_SEL_S = 6
const GPIO_FUNC60_IN_SEL = 0x0000003F
const GPIO_FUNC60_IN_SEL_V = 0x3F
const GPIO_FUNC60_IN_SEL_S = 0
const GPIO_SIG61_IN_SEL_V = 0x1
const GPIO_SIG61_IN_SEL_S = 7
const GPIO_FUNC61_IN_INV_SEL_V = 0x1
const GPIO_FUNC61_IN_INV_SEL_S = 6
const GPIO_FUNC61_IN_SEL = 0x0000003F
const GPIO_FUNC61_IN_SEL_V = 0x3F
const GPIO_FUNC61_IN_SEL_S = 0
const GPIO_SIG62_IN_SEL_V = 0x1
const GPIO_SIG62_IN_SEL_S = 7
const GPIO_FUNC62_IN_INV_SEL_V = 0x1
const GPIO_FUNC62_IN_INV_SEL_S = 6
const GPIO_FUNC62_IN_SEL = 0x0000003F
const GPIO_FUNC62_IN_SEL_V = 0x3F
const GPIO_FUNC62_IN_SEL_S = 0
const GPIO_SIG63_IN_SEL_V = 0x1
const GPIO_SIG63_IN_SEL_S = 7
const GPIO_FUNC63_IN_INV_SEL_V = 0x1
const GPIO_FUNC63_IN_INV_SEL_S = 6
const GPIO_FUNC63_IN_SEL = 0x0000003F
const GPIO_FUNC63_IN_SEL_V = 0x3F
const GPIO_FUNC63_IN_SEL_S = 0
const GPIO_SIG64_IN_SEL_V = 0x1
const GPIO_SIG64_IN_SEL_S = 7
const GPIO_FUNC64_IN_INV_SEL_V = 0x1
const GPIO_FUNC64_IN_INV_SEL_S = 6
const GPIO_FUNC64_IN_SEL = 0x0000003F
const GPIO_FUNC64_IN_SEL_V = 0x3F
const GPIO_FUNC64_IN_SEL_S = 0
const GPIO_SIG65_IN_SEL_V = 0x1
const GPIO_SIG65_IN_SEL_S = 7
const GPIO_FUNC65_IN_INV_SEL_V = 0x1
const GPIO_FUNC65_IN_INV_SEL_S = 6
const GPIO_FUNC65_IN_SEL = 0x0000003F
const GPIO_FUNC65_IN_SEL_V = 0x3F
const GPIO_FUNC65_IN_SEL_S = 0
const GPIO_SIG66_IN_SEL_V = 0x1
const GPIO_SIG66_IN_SEL_S = 7
const GPIO_FUNC66_IN_INV_SEL_V = 0x1
const GPIO_FUNC66_IN_INV_SEL_S = 6
const GPIO_FUNC66_IN_SEL = 0x0000003F
const GPIO_FUNC66_IN_SEL_V = 0x3F
const GPIO_FUNC66_IN_SEL_S = 0
const GPIO_SIG67_IN_SEL_V = 0x1
const GPIO_SIG67_IN_SEL_S = 7
const GPIO_FUNC67_IN_INV_SEL_V = 0x1
const GPIO_FUNC67_IN_INV_SEL_S = 6
const GPIO_FUNC67_IN_SEL = 0x0000003F
const GPIO_FUNC67_IN_SEL_V = 0x3F
const GPIO_FUNC67_IN_SEL_S = 0
const GPIO_SIG68_IN_SEL_V = 0x1
const GPIO_SIG68_IN_SEL_S = 7
const GPIO_FUNC68_IN_INV_SEL_V = 0x1
const GPIO_FUNC68_IN_INV_SEL_S = 6
const GPIO_FUNC68_IN_SEL = 0x0000003F
const GPIO_FUNC68_IN_SEL_V = 0x3F
const GPIO_FUNC68_IN_SEL_S = 0
const GPIO_SIG69_IN_SEL_V = 0x1
const GPIO_SIG69_IN_SEL_S = 7
const GPIO_FUNC69_IN_INV_SEL_V = 0x1
const GPIO_FUNC69_IN_INV_SEL_S = 6
const GPIO_FUNC69_IN_SEL = 0x0000003F
const GPIO_FUNC69_IN_SEL_V = 0x3F
const GPIO_FUNC69_IN_SEL_S = 0
const GPIO_SIG70_IN_SEL_V = 0x1
const GPIO_SIG70_IN_SEL_S = 7
const GPIO_FUNC70_IN_INV_SEL_V = 0x1
const GPIO_FUNC70_IN_INV_SEL_S = 6
const GPIO_FUNC70_IN_SEL = 0x0000003F
const GPIO_FUNC70_IN_SEL_V = 0x3F
const GPIO_FUNC70_IN_SEL_S = 0
const GPIO_SIG71_IN_SEL_V = 0x1
const GPIO_SIG71_IN_SEL_S = 7
const GPIO_FUNC71_IN_INV_SEL_V = 0x1
const GPIO_FUNC71_IN_INV_SEL_S = 6
const GPIO_FUNC71_IN_SEL = 0x0000003F
const GPIO_FUNC71_IN_SEL_V = 0x3F
const GPIO_FUNC71_IN_SEL_S = 0
const GPIO_SIG72_IN_SEL_V = 0x1
const GPIO_SIG72_IN_SEL_S = 7
const GPIO_FUNC72_IN_INV_SEL_V = 0x1
const GPIO_FUNC72_IN_INV_SEL_S = 6
const GPIO_FUNC72_IN_SEL = 0x0000003F
const GPIO_FUNC72_IN_SEL_V = 0x3F
const GPIO_FUNC72_IN_SEL_S = 0
const GPIO_SIG73_IN_SEL_V = 0x1
const GPIO_SIG73_IN_SEL_S = 7
const GPIO_FUNC73_IN_INV_SEL_V = 0x1
const GPIO_FUNC73_IN_INV_SEL_S = 6
const GPIO_FUNC73_IN_SEL = 0x0000003F
const GPIO_FUNC73_IN_SEL_V = 0x3F
const GPIO_FUNC73_IN_SEL_S = 0
const GPIO_SIG74_IN_SEL_V = 0x1
const GPIO_SIG74_IN_SEL_S = 7
const GPIO_FUNC74_IN_INV_SEL_V = 0x1
const GPIO_FUNC74_IN_INV_SEL_S = 6
const GPIO_FUNC74_IN_SEL = 0x0000003F
const GPIO_FUNC74_IN_SEL_V = 0x3F
const GPIO_FUNC74_IN_SEL_S = 0
const GPIO_SIG75_IN_SEL_V = 0x1
const GPIO_SIG75_IN_SEL_S = 7
const GPIO_FUNC75_IN_INV_SEL_V = 0x1
const GPIO_FUNC75_IN_INV_SEL_S = 6
const GPIO_FUNC75_IN_SEL = 0x0000003F
const GPIO_FUNC75_IN_SEL_V = 0x3F
const GPIO_FUNC75_IN_SEL_S = 0
const GPIO_SIG76_IN_SEL_V = 0x1
const GPIO_SIG76_IN_SEL_S = 7
const GPIO_FUNC76_IN_INV_SEL_V = 0x1
const GPIO_FUNC76_IN_INV_SEL_S = 6
const GPIO_FUNC76_IN_SEL = 0x0000003F
const GPIO_FUNC76_IN_SEL_V = 0x3F
const GPIO_FUNC76_IN_SEL_S = 0
const GPIO_SIG77_IN_SEL_V = 0x1
const GPIO_SIG77_IN_SEL_S = 7
const GPIO_FUNC77_IN_INV_SEL_V = 0x1
const GPIO_FUNC77_IN_INV_SEL_S = 6
const GPIO_FUNC77_IN_SEL = 0x0000003F
const GPIO_FUNC77_IN_SEL_V = 0x3F
const GPIO_FUNC77_IN_SEL_S = 0
const GPIO_SIG78_IN_SEL_V = 0x1
const GPIO_SIG78_IN_SEL_S = 7
const GPIO_FUNC78_IN_INV_SEL_V = 0x1
const GPIO_FUNC78_IN_INV_SEL_S = 6
const GPIO_FUNC78_IN_SEL = 0x0000003F
const GPIO_FUNC78_IN_SEL_V = 0x3F
const GPIO_FUNC78_IN_SEL_S = 0
const GPIO_SIG79_IN_SEL_V = 0x1
const GPIO_SIG79_IN_SEL_S = 7
const GPIO_FUNC79_IN_INV_SEL_V = 0x1
const GPIO_FUNC79_IN_INV_SEL_S = 6
const GPIO_FUNC79_IN_SEL = 0x0000003F
const GPIO_FUNC79_IN_SEL_V = 0x3F
const GPIO_FUNC79_IN_SEL_S = 0
const GPIO_SIG80_IN_SEL_V = 0x1
const GPIO_SIG80_IN_SEL_S = 7
const GPIO_FUNC80_IN_INV_SEL_V = 0x1
const GPIO_FUNC80_IN_INV_SEL_S = 6
const GPIO_FUNC80_IN_SEL = 0x0000003F
const GPIO_FUNC80_IN_SEL_V = 0x3F
const GPIO_FUNC80_IN_SEL_S = 0
const GPIO_SIG81_IN_SEL_V = 0x1
const GPIO_SIG81_IN_SEL_S = 7
const GPIO_FUNC81_IN_INV_SEL_V = 0x1
const GPIO_FUNC81_IN_INV_SEL_S = 6
const GPIO_FUNC81_IN_SEL = 0x0000003F
const GPIO_FUNC81_IN_SEL_V = 0x3F
const GPIO_FUNC81_IN_SEL_S = 0
const GPIO_SIG82_IN_SEL_V = 0x1
const GPIO_SIG82_IN_SEL_S = 7
const GPIO_FUNC82_IN_INV_SEL_V = 0x1
const GPIO_FUNC82_IN_INV_SEL_S = 6
const GPIO_FUNC82_IN_SEL = 0x0000003F
const GPIO_FUNC82_IN_SEL_V = 0x3F
const GPIO_FUNC82_IN_SEL_S = 0
const GPIO_SIG83_IN_SEL_V = 0x1
const GPIO_SIG83_IN_SEL_S = 7
const GPIO_FUNC83_IN_INV_SEL_V = 0x1
const GPIO_FUNC83_IN_INV_SEL_S = 6
const GPIO_FUNC83_IN_SEL = 0x0000003F
const GPIO_FUNC83_IN_SEL_V = 0x3F
const GPIO_FUNC83_IN_SEL_S = 0
const GPIO_SIG84_IN_SEL_V = 0x1
const GPIO_SIG84_IN_SEL_S = 7
const GPIO_FUNC84_IN_INV_SEL_V = 0x1
const GPIO_FUNC84_IN_INV_SEL_S = 6
const GPIO_FUNC84_IN_SEL = 0x0000003F
const GPIO_FUNC84_IN_SEL_V = 0x3F
const GPIO_FUNC84_IN_SEL_S = 0
const GPIO_SIG85_IN_SEL_V = 0x1
const GPIO_SIG85_IN_SEL_S = 7
const GPIO_FUNC85_IN_INV_SEL_V = 0x1
const GPIO_FUNC85_IN_INV_SEL_S = 6
const GPIO_FUNC85_IN_SEL = 0x0000003F
const GPIO_FUNC85_IN_SEL_V = 0x3F
const GPIO_FUNC85_IN_SEL_S = 0
const GPIO_SIG86_IN_SEL_V = 0x1
const GPIO_SIG86_IN_SEL_S = 7
const GPIO_FUNC86_IN_INV_SEL_V = 0x1
const GPIO_FUNC86_IN_INV_SEL_S = 6
const GPIO_FUNC86_IN_SEL = 0x0000003F
const GPIO_FUNC86_IN_SEL_V = 0x3F
const GPIO_FUNC86_IN_SEL_S = 0
const GPIO_SIG87_IN_SEL_V = 0x1
const GPIO_SIG87_IN_SEL_S = 7
const GPIO_FUNC87_IN_INV_SEL_V = 0x1
const GPIO_FUNC87_IN_INV_SEL_S = 6
const GPIO_FUNC87_IN_SEL = 0x0000003F
const GPIO_FUNC87_IN_SEL_V = 0x3F
const GPIO_FUNC87_IN_SEL_S = 0
const GPIO_SIG88_IN_SEL_V = 0x1
const GPIO_SIG88_IN_SEL_S = 7
const GPIO_FUNC88_IN_INV_SEL_V = 0x1
const GPIO_FUNC88_IN_INV_SEL_S = 6
const GPIO_FUNC88_IN_SEL = 0x0000003F
const GPIO_FUNC88_IN_SEL_V = 0x3F
const GPIO_FUNC88_IN_SEL_S = 0
const GPIO_SIG89_IN_SEL_V = 0x1
const GPIO_SIG89_IN_SEL_S = 7
const GPIO_FUNC89_IN_INV_SEL_V = 0x1
const GPIO_FUNC89_IN_INV_SEL_S = 6
const GPIO_FUNC89_IN_SEL = 0x0000003F
const GPIO_FUNC89_IN_SEL_V = 0x3F
const GPIO_FUNC89_IN_SEL_S = 0
const GPIO_SIG90_IN_SEL_V = 0x1
const GPIO_SIG90_IN_SEL_S = 7
const GPIO_FUNC90_IN_INV_SEL_V = 0x1
const GPIO_FUNC90_IN_INV_SEL_S = 6
const GPIO_FUNC90_IN_SEL = 0x0000003F
const GPIO_FUNC90_IN_SEL_V = 0x3F
const GPIO_FUNC90_IN_SEL_S = 0
const GPIO_SIG91_IN_SEL_V = 0x1
const GPIO_SIG91_IN_SEL_S = 7
const GPIO_FUNC91_IN_INV_SEL_V = 0x1
const GPIO_FUNC91_IN_INV_SEL_S = 6
const GPIO_FUNC91_IN_SEL = 0x0000003F
const GPIO_FUNC91_IN_SEL_V = 0x3F
const GPIO_FUNC91_IN_SEL_S = 0
const GPIO_SIG92_IN_SEL_V = 0x1
const GPIO_SIG92_IN_SEL_S = 7
const GPIO_FUNC92_IN_INV_SEL_V = 0x1
const GPIO_FUNC92_IN_INV_SEL_S = 6
const GPIO_FUNC92_IN_SEL = 0x0000003F
const GPIO_FUNC92_IN_SEL_V = 0x3F
const GPIO_FUNC92_IN_SEL_S = 0
const GPIO_SIG93_IN_SEL_V = 0x1
const GPIO_SIG93_IN_SEL_S = 7
const GPIO_FUNC93_IN_INV_SEL_V = 0x1
const GPIO_FUNC93_IN_INV_SEL_S = 6
const GPIO_FUNC93_IN_SEL = 0x0000003F
const GPIO_FUNC93_IN_SEL_V = 0x3F
const GPIO_FUNC93_IN_SEL_S = 0
const GPIO_SIG94_IN_SEL_V = 0x1
const GPIO_SIG94_IN_SEL_S = 7
const GPIO_FUNC94_IN_INV_SEL_V = 0x1
const GPIO_FUNC94_IN_INV_SEL_S = 6
const GPIO_FUNC94_IN_SEL = 0x0000003F
const GPIO_FUNC94_IN_SEL_V = 0x3F
const GPIO_FUNC94_IN_SEL_S = 0
const GPIO_SIG95_IN_SEL_V = 0x1
const GPIO_SIG95_IN_SEL_S = 7
const GPIO_FUNC95_IN_INV_SEL_V = 0x1
const GPIO_FUNC95_IN_INV_SEL_S = 6
const GPIO_FUNC95_IN_SEL = 0x0000003F
const GPIO_FUNC95_IN_SEL_V = 0x3F
const GPIO_FUNC95_IN_SEL_S = 0
const GPIO_SIG96_IN_SEL_V = 0x1
const GPIO_SIG96_IN_SEL_S = 7
const GPIO_FUNC96_IN_INV_SEL_V = 0x1
const GPIO_FUNC96_IN_INV_SEL_S = 6
const GPIO_FUNC96_IN_SEL = 0x0000003F
const GPIO_FUNC96_IN_SEL_V = 0x3F
const GPIO_FUNC96_IN_SEL_S = 0
const GPIO_SIG97_IN_SEL_V = 0x1
const GPIO_SIG97_IN_SEL_S = 7
const GPIO_FUNC97_IN_INV_SEL_V = 0x1
const GPIO_FUNC97_IN_INV_SEL_S = 6
const GPIO_FUNC97_IN_SEL = 0x0000003F
const GPIO_FUNC97_IN_SEL_V = 0x3F
const GPIO_FUNC97_IN_SEL_S = 0
const GPIO_SIG98_IN_SEL_V = 0x1
const GPIO_SIG98_IN_SEL_S = 7
const GPIO_FUNC98_IN_INV_SEL_V = 0x1
const GPIO_FUNC98_IN_INV_SEL_S = 6
const GPIO_FUNC98_IN_SEL = 0x0000003F
const GPIO_FUNC98_IN_SEL_V = 0x3F
const GPIO_FUNC98_IN_SEL_S = 0
const GPIO_SIG99_IN_SEL_V = 0x1
const GPIO_SIG99_IN_SEL_S = 7
const GPIO_FUNC99_IN_INV_SEL_V = 0x1
const GPIO_FUNC99_IN_INV_SEL_S = 6
const GPIO_FUNC99_IN_SEL = 0x0000003F
const GPIO_FUNC99_IN_SEL_V = 0x3F
const GPIO_FUNC99_IN_SEL_S = 0
const GPIO_SIG100_IN_SEL_V = 0x1
const GPIO_SIG100_IN_SEL_S = 7
const GPIO_FUNC100_IN_INV_SEL_V = 0x1
const GPIO_FUNC100_IN_INV_SEL_S = 6
const GPIO_FUNC100_IN_SEL = 0x0000003F
const GPIO_FUNC100_IN_SEL_V = 0x3F
const GPIO_FUNC100_IN_SEL_S = 0
const GPIO_SIG101_IN_SEL_V = 0x1
const GPIO_SIG101_IN_SEL_S = 7
const GPIO_FUNC101_IN_INV_SEL_V = 0x1
const GPIO_FUNC101_IN_INV_SEL_S = 6
const GPIO_FUNC101_IN_SEL = 0x0000003F
const GPIO_FUNC101_IN_SEL_V = 0x3F
const GPIO_FUNC101_IN_SEL_S = 0
const GPIO_SIG102_IN_SEL_V = 0x1
const GPIO_SIG102_IN_SEL_S = 7
const GPIO_FUNC102_IN_INV_SEL_V = 0x1
const GPIO_FUNC102_IN_INV_SEL_S = 6
const GPIO_FUNC102_IN_SEL = 0x0000003F
const GPIO_FUNC102_IN_SEL_V = 0x3F
const GPIO_FUNC102_IN_SEL_S = 0
const GPIO_SIG103_IN_SEL_V = 0x1
const GPIO_SIG103_IN_SEL_S = 7
const GPIO_FUNC103_IN_INV_SEL_V = 0x1
const GPIO_FUNC103_IN_INV_SEL_S = 6
const GPIO_FUNC103_IN_SEL = 0x0000003F
const GPIO_FUNC103_IN_SEL_V = 0x3F
const GPIO_FUNC103_IN_SEL_S = 0
const GPIO_SIG104_IN_SEL_V = 0x1
const GPIO_SIG104_IN_SEL_S = 7
const GPIO_FUNC104_IN_INV_SEL_V = 0x1
const GPIO_FUNC104_IN_INV_SEL_S = 6
const GPIO_FUNC104_IN_SEL = 0x0000003F
const GPIO_FUNC104_IN_SEL_V = 0x3F
const GPIO_FUNC104_IN_SEL_S = 0
const GPIO_SIG105_IN_SEL_V = 0x1
const GPIO_SIG105_IN_SEL_S = 7
const GPIO_FUNC105_IN_INV_SEL_V = 0x1
const GPIO_FUNC105_IN_INV_SEL_S = 6
const GPIO_FUNC105_IN_SEL = 0x0000003F
const GPIO_FUNC105_IN_SEL_V = 0x3F
const GPIO_FUNC105_IN_SEL_S = 0
const GPIO_SIG106_IN_SEL_V = 0x1
const GPIO_SIG106_IN_SEL_S = 7
const GPIO_FUNC106_IN_INV_SEL_V = 0x1
const GPIO_FUNC106_IN_INV_SEL_S = 6
const GPIO_FUNC106_IN_SEL = 0x0000003F
const GPIO_FUNC106_IN_SEL_V = 0x3F
const GPIO_FUNC106_IN_SEL_S = 0
const GPIO_SIG107_IN_SEL_V = 0x1
const GPIO_SIG107_IN_SEL_S = 7
const GPIO_FUNC107_IN_INV_SEL_V = 0x1
const GPIO_FUNC107_IN_INV_SEL_S = 6
const GPIO_FUNC107_IN_SEL = 0x0000003F
const GPIO_FUNC107_IN_SEL_V = 0x3F
const GPIO_FUNC107_IN_SEL_S = 0
const GPIO_SIG108_IN_SEL_V = 0x1
const GPIO_SIG108_IN_SEL_S = 7
const GPIO_FUNC108_IN_INV_SEL_V = 0x1
const GPIO_FUNC108_IN_INV_SEL_S = 6
const GPIO_FUNC108_IN_SEL = 0x0000003F
const GPIO_FUNC108_IN_SEL_V = 0x3F
const GPIO_FUNC108_IN_SEL_S = 0
const GPIO_SIG109_IN_SEL_V = 0x1
const GPIO_SIG109_IN_SEL_S = 7
const GPIO_FUNC109_IN_INV_SEL_V = 0x1
const GPIO_FUNC109_IN_INV_SEL_S = 6
const GPIO_FUNC109_IN_SEL = 0x0000003F
const GPIO_FUNC109_IN_SEL_V = 0x3F
const GPIO_FUNC109_IN_SEL_S = 0
const GPIO_SIG110_IN_SEL_V = 0x1
const GPIO_SIG110_IN_SEL_S = 7
const GPIO_FUNC110_IN_INV_SEL_V = 0x1
const GPIO_FUNC110_IN_INV_SEL_S = 6
const GPIO_FUNC110_IN_SEL = 0x0000003F
const GPIO_FUNC110_IN_SEL_V = 0x3F
const GPIO_FUNC110_IN_SEL_S = 0
const GPIO_SIG111_IN_SEL_V = 0x1
const GPIO_SIG111_IN_SEL_S = 7
const GPIO_FUNC111_IN_INV_SEL_V = 0x1
const GPIO_FUNC111_IN_INV_SEL_S = 6
const GPIO_FUNC111_IN_SEL = 0x0000003F
const GPIO_FUNC111_IN_SEL_V = 0x3F
const GPIO_FUNC111_IN_SEL_S = 0
const GPIO_SIG112_IN_SEL_V = 0x1
const GPIO_SIG112_IN_SEL_S = 7
const GPIO_FUNC112_IN_INV_SEL_V = 0x1
const GPIO_FUNC112_IN_INV_SEL_S = 6
const GPIO_FUNC112_IN_SEL = 0x0000003F
const GPIO_FUNC112_IN_SEL_V = 0x3F
const GPIO_FUNC112_IN_SEL_S = 0
const GPIO_SIG113_IN_SEL_V = 0x1
const GPIO_SIG113_IN_SEL_S = 7
const GPIO_FUNC113_IN_INV_SEL_V = 0x1
const GPIO_FUNC113_IN_INV_SEL_S = 6
const GPIO_FUNC113_IN_SEL = 0x0000003F
const GPIO_FUNC113_IN_SEL_V = 0x3F
const GPIO_FUNC113_IN_SEL_S = 0
const GPIO_SIG114_IN_SEL_V = 0x1
const GPIO_SIG114_IN_SEL_S = 7
const GPIO_FUNC114_IN_INV_SEL_V = 0x1
const GPIO_FUNC114_IN_INV_SEL_S = 6
const GPIO_FUNC114_IN_SEL = 0x0000003F
const GPIO_FUNC114_IN_SEL_V = 0x3F
const GPIO_FUNC114_IN_SEL_S = 0
const GPIO_SIG115_IN_SEL_V = 0x1
const GPIO_SIG115_IN_SEL_S = 7
const GPIO_FUNC115_IN_INV_SEL_V = 0x1
const GPIO_FUNC115_IN_INV_SEL_S = 6
const GPIO_FUNC115_IN_SEL = 0x0000003F
const GPIO_FUNC115_IN_SEL_V = 0x3F
const GPIO_FUNC115_IN_SEL_S = 0
const GPIO_SIG116_IN_SEL_V = 0x1
const GPIO_SIG116_IN_SEL_S = 7
const GPIO_FUNC116_IN_INV_SEL_V = 0x1
const GPIO_FUNC116_IN_INV_SEL_S = 6
const GPIO_FUNC116_IN_SEL = 0x0000003F
const GPIO_FUNC116_IN_SEL_V = 0x3F
const GPIO_FUNC116_IN_SEL_S = 0
const GPIO_SIG117_IN_SEL_V = 0x1
const GPIO_SIG117_IN_SEL_S = 7
const GPIO_FUNC117_IN_INV_SEL_V = 0x1
const GPIO_FUNC117_IN_INV_SEL_S = 6
const GPIO_FUNC117_IN_SEL = 0x0000003F
const GPIO_FUNC117_IN_SEL_V = 0x3F
const GPIO_FUNC117_IN_SEL_S = 0
const GPIO_SIG118_IN_SEL_V = 0x1
const GPIO_SIG118_IN_SEL_S = 7
const GPIO_FUNC118_IN_INV_SEL_V = 0x1
const GPIO_FUNC118_IN_INV_SEL_S = 6
const GPIO_FUNC118_IN_SEL = 0x0000003F
const GPIO_FUNC118_IN_SEL_V = 0x3F
const GPIO_FUNC118_IN_SEL_S = 0
const GPIO_SIG119_IN_SEL_V = 0x1
const GPIO_SIG119_IN_SEL_S = 7
const GPIO_FUNC119_IN_INV_SEL_V = 0x1
const GPIO_FUNC119_IN_INV_SEL_S = 6
const GPIO_FUNC119_IN_SEL = 0x0000003F
const GPIO_FUNC119_IN_SEL_V = 0x3F
const GPIO_FUNC119_IN_SEL_S = 0
const GPIO_SIG120_IN_SEL_V = 0x1
const GPIO_SIG120_IN_SEL_S = 7
const GPIO_FUNC120_IN_INV_SEL_V = 0x1
const GPIO_FUNC120_IN_INV_SEL_S = 6
const GPIO_FUNC120_IN_SEL = 0x0000003F
const GPIO_FUNC120_IN_SEL_V = 0x3F
const GPIO_FUNC120_IN_SEL_S = 0
const GPIO_SIG121_IN_SEL_V = 0x1
const GPIO_SIG121_IN_SEL_S = 7
const GPIO_FUNC121_IN_INV_SEL_V = 0x1
const GPIO_FUNC121_IN_INV_SEL_S = 6
const GPIO_FUNC121_IN_SEL = 0x0000003F
const GPIO_FUNC121_IN_SEL_V = 0x3F
const GPIO_FUNC121_IN_SEL_S = 0
const GPIO_SIG122_IN_SEL_V = 0x1
const GPIO_SIG122_IN_SEL_S = 7
const GPIO_FUNC122_IN_INV_SEL_V = 0x1
const GPIO_FUNC122_IN_INV_SEL_S = 6
const GPIO_FUNC122_IN_SEL = 0x0000003F
const GPIO_FUNC122_IN_SEL_V = 0x3F
const GPIO_FUNC122_IN_SEL_S = 0
const GPIO_SIG123_IN_SEL_V = 0x1
const GPIO_SIG123_IN_SEL_S = 7
const GPIO_FUNC123_IN_INV_SEL_V = 0x1
const GPIO_FUNC123_IN_INV_SEL_S = 6
const GPIO_FUNC123_IN_SEL = 0x0000003F
const GPIO_FUNC123_IN_SEL_V = 0x3F
const GPIO_FUNC123_IN_SEL_S = 0
const GPIO_SIG124_IN_SEL_V = 0x1
const GPIO_SIG124_IN_SEL_S = 7
const GPIO_FUNC124_IN_INV_SEL_V = 0x1
const GPIO_FUNC124_IN_INV_SEL_S = 6
const GPIO_FUNC124_IN_SEL = 0x0000003F
const GPIO_FUNC124_IN_SEL_V = 0x3F
const GPIO_FUNC124_IN_SEL_S = 0
const GPIO_SIG125_IN_SEL_V = 0x1
const GPIO_SIG125_IN_SEL_S = 7
const GPIO_FUNC125_IN_INV_SEL_V = 0x1
const GPIO_FUNC125_IN_INV_SEL_S = 6
const GPIO_FUNC125_IN_SEL = 0x0000003F
const GPIO_FUNC125_IN_SEL_V = 0x3F
const GPIO_FUNC125_IN_SEL_S = 0
const GPIO_SIG126_IN_SEL_V = 0x1
const GPIO_SIG126_IN_SEL_S = 7
const GPIO_FUNC126_IN_INV_SEL_V = 0x1
const GPIO_FUNC126_IN_INV_SEL_S = 6
const GPIO_FUNC126_IN_SEL = 0x0000003F
const GPIO_FUNC126_IN_SEL_V = 0x3F
const GPIO_FUNC126_IN_SEL_S = 0
const GPIO_SIG127_IN_SEL_V = 0x1
const GPIO_SIG127_IN_SEL_S = 7
const GPIO_FUNC127_IN_INV_SEL_V = 0x1
const GPIO_FUNC127_IN_INV_SEL_S = 6
const GPIO_FUNC127_IN_SEL = 0x0000003F
const GPIO_FUNC127_IN_SEL_V = 0x3F
const GPIO_FUNC127_IN_SEL_S = 0
const GPIO_SIG128_IN_SEL_V = 0x1
const GPIO_SIG128_IN_SEL_S = 7
const GPIO_FUNC128_IN_INV_SEL_V = 0x1
const GPIO_FUNC128_IN_INV_SEL_S = 6
const GPIO_FUNC128_IN_SEL = 0x0000003F
const GPIO_FUNC128_IN_SEL_V = 0x3F
const GPIO_FUNC128_IN_SEL_S = 0
const GPIO_SIG129_IN_SEL_V = 0x1
const GPIO_SIG129_IN_SEL_S = 7
const GPIO_FUNC129_IN_INV_SEL_V = 0x1
const GPIO_FUNC129_IN_INV_SEL_S = 6
const GPIO_FUNC129_IN_SEL = 0x0000003F
const GPIO_FUNC129_IN_SEL_V = 0x3F
const GPIO_FUNC129_IN_SEL_S = 0
const GPIO_SIG130_IN_SEL_V = 0x1
const GPIO_SIG130_IN_SEL_S = 7
const GPIO_FUNC130_IN_INV_SEL_V = 0x1
const GPIO_FUNC130_IN_INV_SEL_S = 6
const GPIO_FUNC130_IN_SEL = 0x0000003F
const GPIO_FUNC130_IN_SEL_V = 0x3F
const GPIO_FUNC130_IN_SEL_S = 0
const GPIO_SIG131_IN_SEL_V = 0x1
const GPIO_SIG131_IN_SEL_S = 7
const GPIO_FUNC131_IN_INV_SEL_V = 0x1
const GPIO_FUNC131_IN_INV_SEL_S = 6
const GPIO_FUNC131_IN_SEL = 0x0000003F
const GPIO_FUNC131_IN_SEL_V = 0x3F
const GPIO_FUNC131_IN_SEL_S = 0
const GPIO_SIG132_IN_SEL_V = 0x1
const GPIO_SIG132_IN_SEL_S = 7
const GPIO_FUNC132_IN_INV_SEL_V = 0x1
const GPIO_FUNC132_IN_INV_SEL_S = 6
const GPIO_FUNC132_IN_SEL = 0x0000003F
const GPIO_FUNC132_IN_SEL_V = 0x3F
const GPIO_FUNC132_IN_SEL_S = 0
const GPIO_SIG133_IN_SEL_V = 0x1
const GPIO_SIG133_IN_SEL_S = 7
const GPIO_FUNC133_IN_INV_SEL_V = 0x1
const GPIO_FUNC133_IN_INV_SEL_S = 6
const GPIO_FUNC133_IN_SEL = 0x0000003F
const GPIO_FUNC133_IN_SEL_V = 0x3F
const GPIO_FUNC133_IN_SEL_S = 0
const GPIO_SIG134_IN_SEL_V = 0x1
const GPIO_SIG134_IN_SEL_S = 7
const GPIO_FUNC134_IN_INV_SEL_V = 0x1
const GPIO_FUNC134_IN_INV_SEL_S = 6
const GPIO_FUNC134_IN_SEL = 0x0000003F
const GPIO_FUNC134_IN_SEL_V = 0x3F
const GPIO_FUNC134_IN_SEL_S = 0
const GPIO_SIG135_IN_SEL_V = 0x1
const GPIO_SIG135_IN_SEL_S = 7
const GPIO_FUNC135_IN_INV_SEL_V = 0x1
const GPIO_FUNC135_IN_INV_SEL_S = 6
const GPIO_FUNC135_IN_SEL = 0x0000003F
const GPIO_FUNC135_IN_SEL_V = 0x3F
const GPIO_FUNC135_IN_SEL_S = 0
const GPIO_SIG136_IN_SEL_V = 0x1
const GPIO_SIG136_IN_SEL_S = 7
const GPIO_FUNC136_IN_INV_SEL_V = 0x1
const GPIO_FUNC136_IN_INV_SEL_S = 6
const GPIO_FUNC136_IN_SEL = 0x0000003F
const GPIO_FUNC136_IN_SEL_V = 0x3F
const GPIO_FUNC136_IN_SEL_S = 0
const GPIO_SIG137_IN_SEL_V = 0x1
const GPIO_SIG137_IN_SEL_S = 7
const GPIO_FUNC137_IN_INV_SEL_V = 0x1
const GPIO_FUNC137_IN_INV_SEL_S = 6
const GPIO_FUNC137_IN_SEL = 0x0000003F
const GPIO_FUNC137_IN_SEL_V = 0x3F
const GPIO_FUNC137_IN_SEL_S = 0
const GPIO_SIG138_IN_SEL_V = 0x1
const GPIO_SIG138_IN_SEL_S = 7
const GPIO_FUNC138_IN_INV_SEL_V = 0x1
const GPIO_FUNC138_IN_INV_SEL_S = 6
const GPIO_FUNC138_IN_SEL = 0x0000003F
const GPIO_FUNC138_IN_SEL_V = 0x3F
const GPIO_FUNC138_IN_SEL_S = 0
const GPIO_SIG139_IN_SEL_V = 0x1
const GPIO_SIG139_IN_SEL_S = 7
const GPIO_FUNC139_IN_INV_SEL_V = 0x1
const GPIO_FUNC139_IN_INV_SEL_S = 6
const GPIO_FUNC139_IN_SEL = 0x0000003F
const GPIO_FUNC139_IN_SEL_V = 0x3F
const GPIO_FUNC139_IN_SEL_S = 0
const GPIO_SIG140_IN_SEL_V = 0x1
const GPIO_SIG140_IN_SEL_S = 7
const GPIO_FUNC140_IN_INV_SEL_V = 0x1
const GPIO_FUNC140_IN_INV_SEL_S = 6
const GPIO_FUNC140_IN_SEL = 0x0000003F
const GPIO_FUNC140_IN_SEL_V = 0x3F
const GPIO_FUNC140_IN_SEL_S = 0
const GPIO_SIG141_IN_SEL_V = 0x1
const GPIO_SIG141_IN_SEL_S = 7
const GPIO_FUNC141_IN_INV_SEL_V = 0x1
const GPIO_FUNC141_IN_INV_SEL_S = 6
const GPIO_FUNC141_IN_SEL = 0x0000003F
const GPIO_FUNC141_IN_SEL_V = 0x3F
const GPIO_FUNC141_IN_SEL_S = 0
const GPIO_SIG142_IN_SEL_V = 0x1
const GPIO_SIG142_IN_SEL_S = 7
const GPIO_FUNC142_IN_INV_SEL_V = 0x1
const GPIO_FUNC142_IN_INV_SEL_S = 6
const GPIO_FUNC142_IN_SEL = 0x0000003F
const GPIO_FUNC142_IN_SEL_V = 0x3F
const GPIO_FUNC142_IN_SEL_S = 0
const GPIO_SIG143_IN_SEL_V = 0x1
const GPIO_SIG143_IN_SEL_S = 7
const GPIO_FUNC143_IN_INV_SEL_V = 0x1
const GPIO_FUNC143_IN_INV_SEL_S = 6
const GPIO_FUNC143_IN_SEL = 0x0000003F
const GPIO_FUNC143_IN_SEL_V = 0x3F
const GPIO_FUNC143_IN_SEL_S = 0
const GPIO_SIG144_IN_SEL_V = 0x1
const GPIO_SIG144_IN_SEL_S = 7
const GPIO_FUNC144_IN_INV_SEL_V = 0x1
const GPIO_FUNC144_IN_INV_SEL_S = 6
const GPIO_FUNC144_IN_SEL = 0x0000003F
const GPIO_FUNC144_IN_SEL_V = 0x3F
const GPIO_FUNC144_IN_SEL_S = 0
const GPIO_SIG145_IN_SEL_V = 0x1
const GPIO_SIG145_IN_SEL_S = 7
const GPIO_FUNC145_IN_INV_SEL_V = 0x1
const GPIO_FUNC145_IN_INV_SEL_S = 6
const GPIO_FUNC145_IN_SEL = 0x0000003F
const GPIO_FUNC145_IN_SEL_V = 0x3F
const GPIO_FUNC145_IN_SEL_S = 0
const GPIO_SIG146_IN_SEL_V = 0x1
const GPIO_SIG146_IN_SEL_S = 7
const GPIO_FUNC146_IN_INV_SEL_V = 0x1
const GPIO_FUNC146_IN_INV_SEL_S = 6
const GPIO_FUNC146_IN_SEL = 0x0000003F
const GPIO_FUNC146_IN_SEL_V = 0x3F
const GPIO_FUNC146_IN_SEL_S = 0
const GPIO_SIG147_IN_SEL_V = 0x1
const GPIO_SIG147_IN_SEL_S = 7
const GPIO_FUNC147_IN_INV_SEL_V = 0x1
const GPIO_FUNC147_IN_INV_SEL_S = 6
const GPIO_FUNC147_IN_SEL = 0x0000003F
const GPIO_FUNC147_IN_SEL_V = 0x3F
const GPIO_FUNC147_IN_SEL_S = 0
const GPIO_SIG148_IN_SEL_V = 0x1
const GPIO_SIG148_IN_SEL_S = 7
const GPIO_FUNC148_IN_INV_SEL_V = 0x1
const GPIO_FUNC148_IN_INV_SEL_S = 6
const GPIO_FUNC148_IN_SEL = 0x0000003F
const GPIO_FUNC148_IN_SEL_V = 0x3F
const GPIO_FUNC148_IN_SEL_S = 0
const GPIO_SIG149_IN_SEL_V = 0x1
const GPIO_SIG149_IN_SEL_S = 7
const GPIO_FUNC149_IN_INV_SEL_V = 0x1
const GPIO_FUNC149_IN_INV_SEL_S = 6
const GPIO_FUNC149_IN_SEL = 0x0000003F
const GPIO_FUNC149_IN_SEL_V = 0x3F
const GPIO_FUNC149_IN_SEL_S = 0
const GPIO_SIG150_IN_SEL_V = 0x1
const GPIO_SIG150_IN_SEL_S = 7
const GPIO_FUNC150_IN_INV_SEL_V = 0x1
const GPIO_FUNC150_IN_INV_SEL_S = 6
const GPIO_FUNC150_IN_SEL = 0x0000003F
const GPIO_FUNC150_IN_SEL_V = 0x3F
const GPIO_FUNC150_IN_SEL_S = 0
const GPIO_SIG151_IN_SEL_V = 0x1
const GPIO_SIG151_IN_SEL_S = 7
const GPIO_FUNC151_IN_INV_SEL_V = 0x1
const GPIO_FUNC151_IN_INV_SEL_S = 6
const GPIO_FUNC151_IN_SEL = 0x0000003F
const GPIO_FUNC151_IN_SEL_V = 0x3F
const GPIO_FUNC151_IN_SEL_S = 0
const GPIO_SIG152_IN_SEL_V = 0x1
const GPIO_SIG152_IN_SEL_S = 7
const GPIO_FUNC152_IN_INV_SEL_V = 0x1
const GPIO_FUNC152_IN_INV_SEL_S = 6
const GPIO_FUNC152_IN_SEL = 0x0000003F
const GPIO_FUNC152_IN_SEL_V = 0x3F
const GPIO_FUNC152_IN_SEL_S = 0
const GPIO_SIG153_IN_SEL_V = 0x1
const GPIO_SIG153_IN_SEL_S = 7
const GPIO_FUNC153_IN_INV_SEL_V = 0x1
const GPIO_FUNC153_IN_INV_SEL_S = 6
const GPIO_FUNC153_IN_SEL = 0x0000003F
const GPIO_FUNC153_IN_SEL_V = 0x3F
const GPIO_FUNC153_IN_SEL_S = 0
const GPIO_SIG154_IN_SEL_V = 0x1
const GPIO_SIG154_IN_SEL_S = 7
const GPIO_FUNC154_IN_INV_SEL_V = 0x1
const GPIO_FUNC154_IN_INV_SEL_S = 6
const GPIO_FUNC154_IN_SEL = 0x0000003F
const GPIO_FUNC154_IN_SEL_V = 0x3F
const GPIO_FUNC154_IN_SEL_S = 0
const GPIO_SIG155_IN_SEL_V = 0x1
const GPIO_SIG155_IN_SEL_S = 7
const GPIO_FUNC155_IN_INV_SEL_V = 0x1
const GPIO_FUNC155_IN_INV_SEL_S = 6
const GPIO_FUNC155_IN_SEL = 0x0000003F
const GPIO_FUNC155_IN_SEL_V = 0x3F
const GPIO_FUNC155_IN_SEL_S = 0
const GPIO_SIG156_IN_SEL_V = 0x1
const GPIO_SIG156_IN_SEL_S = 7
const GPIO_FUNC156_IN_INV_SEL_V = 0x1
const GPIO_FUNC156_IN_INV_SEL_S = 6
const GPIO_FUNC156_IN_SEL = 0x0000003F
const GPIO_FUNC156_IN_SEL_V = 0x3F
const GPIO_FUNC156_IN_SEL_S = 0
const GPIO_SIG157_IN_SEL_V = 0x1
const GPIO_SIG157_IN_SEL_S = 7
const GPIO_FUNC157_IN_INV_SEL_V = 0x1
const GPIO_FUNC157_IN_INV_SEL_S = 6
const GPIO_FUNC157_IN_SEL = 0x0000003F
const GPIO_FUNC157_IN_SEL_V = 0x3F
const GPIO_FUNC157_IN_SEL_S = 0
const GPIO_SIG158_IN_SEL_V = 0x1
const GPIO_SIG158_IN_SEL_S = 7
const GPIO_FUNC158_IN_INV_SEL_V = 0x1
const GPIO_FUNC158_IN_INV_SEL_S = 6
const GPIO_FUNC158_IN_SEL = 0x0000003F
const GPIO_FUNC158_IN_SEL_V = 0x3F
const GPIO_FUNC158_IN_SEL_S = 0
const GPIO_SIG159_IN_SEL_V = 0x1
const GPIO_SIG159_IN_SEL_S = 7
const GPIO_FUNC159_IN_INV_SEL_V = 0x1
const GPIO_FUNC159_IN_INV_SEL_S = 6
const GPIO_FUNC159_IN_SEL = 0x0000003F
const GPIO_FUNC159_IN_SEL_V = 0x3F
const GPIO_FUNC159_IN_SEL_S = 0
const GPIO_SIG160_IN_SEL_V = 0x1
const GPIO_SIG160_IN_SEL_S = 7
const GPIO_FUNC160_IN_INV_SEL_V = 0x1
const GPIO_FUNC160_IN_INV_SEL_S = 6
const GPIO_FUNC160_IN_SEL = 0x0000003F
const GPIO_FUNC160_IN_SEL_V = 0x3F
const GPIO_FUNC160_IN_SEL_S = 0
const GPIO_SIG161_IN_SEL_V = 0x1
const GPIO_SIG161_IN_SEL_S = 7
const GPIO_FUNC161_IN_INV_SEL_V = 0x1
const GPIO_FUNC161_IN_INV_SEL_S = 6
const GPIO_FUNC161_IN_SEL = 0x0000003F
const GPIO_FUNC161_IN_SEL_V = 0x3F
const GPIO_FUNC161_IN_SEL_S = 0
const GPIO_SIG162_IN_SEL_V = 0x1
const GPIO_SIG162_IN_SEL_S = 7
const GPIO_FUNC162_IN_INV_SEL_V = 0x1
const GPIO_FUNC162_IN_INV_SEL_S = 6
const GPIO_FUNC162_IN_SEL = 0x0000003F
const GPIO_FUNC162_IN_SEL_V = 0x3F
const GPIO_FUNC162_IN_SEL_S = 0
const GPIO_SIG163_IN_SEL_V = 0x1
const GPIO_SIG163_IN_SEL_S = 7
const GPIO_FUNC163_IN_INV_SEL_V = 0x1
const GPIO_FUNC163_IN_INV_SEL_S = 6
const GPIO_FUNC163_IN_SEL = 0x0000003F
const GPIO_FUNC163_IN_SEL_V = 0x3F
const GPIO_FUNC163_IN_SEL_S = 0
const GPIO_SIG164_IN_SEL_V = 0x1
const GPIO_SIG164_IN_SEL_S = 7
const GPIO_FUNC164_IN_INV_SEL_V = 0x1
const GPIO_FUNC164_IN_INV_SEL_S = 6
const GPIO_FUNC164_IN_SEL = 0x0000003F
const GPIO_FUNC164_IN_SEL_V = 0x3F
const GPIO_FUNC164_IN_SEL_S = 0
const GPIO_SIG165_IN_SEL_V = 0x1
const GPIO_SIG165_IN_SEL_S = 7
const GPIO_FUNC165_IN_INV_SEL_V = 0x1
const GPIO_FUNC165_IN_INV_SEL_S = 6
const GPIO_FUNC165_IN_SEL = 0x0000003F
const GPIO_FUNC165_IN_SEL_V = 0x3F
const GPIO_FUNC165_IN_SEL_S = 0
const GPIO_SIG166_IN_SEL_V = 0x1
const GPIO_SIG166_IN_SEL_S = 7
const GPIO_FUNC166_IN_INV_SEL_V = 0x1
const GPIO_FUNC166_IN_INV_SEL_S = 6
const GPIO_FUNC166_IN_SEL = 0x0000003F
const GPIO_FUNC166_IN_SEL_V = 0x3F
const GPIO_FUNC166_IN_SEL_S = 0
const GPIO_SIG167_IN_SEL_V = 0x1
const GPIO_SIG167_IN_SEL_S = 7
const GPIO_FUNC167_IN_INV_SEL_V = 0x1
const GPIO_FUNC167_IN_INV_SEL_S = 6
const GPIO_FUNC167_IN_SEL = 0x0000003F
const GPIO_FUNC167_IN_SEL_V = 0x3F
const GPIO_FUNC167_IN_SEL_S = 0
const GPIO_SIG168_IN_SEL_V = 0x1
const GPIO_SIG168_IN_SEL_S = 7
const GPIO_FUNC168_IN_INV_SEL_V = 0x1
const GPIO_FUNC168_IN_INV_SEL_S = 6
const GPIO_FUNC168_IN_SEL = 0x0000003F
const GPIO_FUNC168_IN_SEL_V = 0x3F
const GPIO_FUNC168_IN_SEL_S = 0
const GPIO_SIG169_IN_SEL_V = 0x1
const GPIO_SIG169_IN_SEL_S = 7
const GPIO_FUNC169_IN_INV_SEL_V = 0x1
const GPIO_FUNC169_IN_INV_SEL_S = 6
const GPIO_FUNC169_IN_SEL = 0x0000003F
const GPIO_FUNC169_IN_SEL_V = 0x3F
const GPIO_FUNC169_IN_SEL_S = 0
const GPIO_SIG170_IN_SEL_V = 0x1
const GPIO_SIG170_IN_SEL_S = 7
const GPIO_FUNC170_IN_INV_SEL_V = 0x1
const GPIO_FUNC170_IN_INV_SEL_S = 6
const GPIO_FUNC170_IN_SEL = 0x0000003F
const GPIO_FUNC170_IN_SEL_V = 0x3F
const GPIO_FUNC170_IN_SEL_S = 0
const GPIO_SIG171_IN_SEL_V = 0x1
const GPIO_SIG171_IN_SEL_S = 7
const GPIO_FUNC171_IN_INV_SEL_V = 0x1
const GPIO_FUNC171_IN_INV_SEL_S = 6
const GPIO_FUNC171_IN_SEL = 0x0000003F
const GPIO_FUNC171_IN_SEL_V = 0x3F
const GPIO_FUNC171_IN_SEL_S = 0
const GPIO_SIG172_IN_SEL_V = 0x1
const GPIO_SIG172_IN_SEL_S = 7
const GPIO_FUNC172_IN_INV_SEL_V = 0x1
const GPIO_FUNC172_IN_INV_SEL_S = 6
const GPIO_FUNC172_IN_SEL = 0x0000003F
const GPIO_FUNC172_IN_SEL_V = 0x3F
const GPIO_FUNC172_IN_SEL_S = 0
const GPIO_SIG173_IN_SEL_V = 0x1
const GPIO_SIG173_IN_SEL_S = 7
const GPIO_FUNC173_IN_INV_SEL_V = 0x1
const GPIO_FUNC173_IN_INV_SEL_S = 6
const GPIO_FUNC173_IN_SEL = 0x0000003F
const GPIO_FUNC173_IN_SEL_V = 0x3F
const GPIO_FUNC173_IN_SEL_S = 0
const GPIO_SIG174_IN_SEL_V = 0x1
const GPIO_SIG174_IN_SEL_S = 7
const GPIO_FUNC174_IN_INV_SEL_V = 0x1
const GPIO_FUNC174_IN_INV_SEL_S = 6
const GPIO_FUNC174_IN_SEL = 0x0000003F
const GPIO_FUNC174_IN_SEL_V = 0x3F
const GPIO_FUNC174_IN_SEL_S = 0
const GPIO_SIG175_IN_SEL_V = 0x1
const GPIO_SIG175_IN_SEL_S = 7
const GPIO_FUNC175_IN_INV_SEL_V = 0x1
const GPIO_FUNC175_IN_INV_SEL_S = 6
const GPIO_FUNC175_IN_SEL = 0x0000003F
const GPIO_FUNC175_IN_SEL_V = 0x3F
const GPIO_FUNC175_IN_SEL_S = 0
const GPIO_SIG176_IN_SEL_V = 0x1
const GPIO_SIG176_IN_SEL_S = 7
const GPIO_FUNC176_IN_INV_SEL_V = 0x1
const GPIO_FUNC176_IN_INV_SEL_S = 6
const GPIO_FUNC176_IN_SEL = 0x0000003F
const GPIO_FUNC176_IN_SEL_V = 0x3F
const GPIO_FUNC176_IN_SEL_S = 0
const GPIO_SIG177_IN_SEL_V = 0x1
const GPIO_SIG177_IN_SEL_S = 7
const GPIO_FUNC177_IN_INV_SEL_V = 0x1
const GPIO_FUNC177_IN_INV_SEL_S = 6
const GPIO_FUNC177_IN_SEL = 0x0000003F
const GPIO_FUNC177_IN_SEL_V = 0x3F
const GPIO_FUNC177_IN_SEL_S = 0
const GPIO_SIG178_IN_SEL_V = 0x1
const GPIO_SIG178_IN_SEL_S = 7
const GPIO_FUNC178_IN_INV_SEL_V = 0x1
const GPIO_FUNC178_IN_INV_SEL_S = 6
const GPIO_FUNC178_IN_SEL = 0x0000003F
const GPIO_FUNC178_IN_SEL_V = 0x3F
const GPIO_FUNC178_IN_SEL_S = 0
const GPIO_SIG179_IN_SEL_V = 0x1
const GPIO_SIG179_IN_SEL_S = 7
const GPIO_FUNC179_IN_INV_SEL_V = 0x1
const GPIO_FUNC179_IN_INV_SEL_S = 6
const GPIO_FUNC179_IN_SEL = 0x0000003F
const GPIO_FUNC179_IN_SEL_V = 0x3F
const GPIO_FUNC179_IN_SEL_S = 0
const GPIO_SIG180_IN_SEL_V = 0x1
const GPIO_SIG180_IN_SEL_S = 7
const GPIO_FUNC180_IN_INV_SEL_V = 0x1
const GPIO_FUNC180_IN_INV_SEL_S = 6
const GPIO_FUNC180_IN_SEL = 0x0000003F
const GPIO_FUNC180_IN_SEL_V = 0x3F
const GPIO_FUNC180_IN_SEL_S = 0
const GPIO_SIG181_IN_SEL_V = 0x1
const GPIO_SIG181_IN_SEL_S = 7
const GPIO_FUNC181_IN_INV_SEL_V = 0x1
const GPIO_FUNC181_IN_INV_SEL_S = 6
const GPIO_FUNC181_IN_SEL = 0x0000003F
const GPIO_FUNC181_IN_SEL_V = 0x3F
const GPIO_FUNC181_IN_SEL_S = 0
const GPIO_SIG182_IN_SEL_V = 0x1
const GPIO_SIG182_IN_SEL_S = 7
const GPIO_FUNC182_IN_INV_SEL_V = 0x1
const GPIO_FUNC182_IN_INV_SEL_S = 6
const GPIO_FUNC182_IN_SEL = 0x0000003F
const GPIO_FUNC182_IN_SEL_V = 0x3F
const GPIO_FUNC182_IN_SEL_S = 0
const GPIO_SIG183_IN_SEL_V = 0x1
const GPIO_SIG183_IN_SEL_S = 7
const GPIO_FUNC183_IN_INV_SEL_V = 0x1
const GPIO_FUNC183_IN_INV_SEL_S = 6
const GPIO_FUNC183_IN_SEL = 0x0000003F
const GPIO_FUNC183_IN_SEL_V = 0x3F
const GPIO_FUNC183_IN_SEL_S = 0
const GPIO_SIG184_IN_SEL_V = 0x1
const GPIO_SIG184_IN_SEL_S = 7
const GPIO_FUNC184_IN_INV_SEL_V = 0x1
const GPIO_FUNC184_IN_INV_SEL_S = 6
const GPIO_FUNC184_IN_SEL = 0x0000003F
const GPIO_FUNC184_IN_SEL_V = 0x3F
const GPIO_FUNC184_IN_SEL_S = 0
const GPIO_SIG185_IN_SEL_V = 0x1
const GPIO_SIG185_IN_SEL_S = 7
const GPIO_FUNC185_IN_INV_SEL_V = 0x1
const GPIO_FUNC185_IN_INV_SEL_S = 6
const GPIO_FUNC185_IN_SEL = 0x0000003F
const GPIO_FUNC185_IN_SEL_V = 0x3F
const GPIO_FUNC185_IN_SEL_S = 0
const GPIO_SIG186_IN_SEL_V = 0x1
const GPIO_SIG186_IN_SEL_S = 7
const GPIO_FUNC186_IN_INV_SEL_V = 0x1
const GPIO_FUNC186_IN_INV_SEL_S = 6
const GPIO_FUNC186_IN_SEL = 0x0000003F
const GPIO_FUNC186_IN_SEL_V = 0x3F
const GPIO_FUNC186_IN_SEL_S = 0
const GPIO_SIG187_IN_SEL_V = 0x1
const GPIO_SIG187_IN_SEL_S = 7
const GPIO_FUNC187_IN_INV_SEL_V = 0x1
const GPIO_FUNC187_IN_INV_SEL_S = 6
const GPIO_FUNC187_IN_SEL = 0x0000003F
const GPIO_FUNC187_IN_SEL_V = 0x3F
const GPIO_FUNC187_IN_SEL_S = 0
const GPIO_SIG188_IN_SEL_V = 0x1
const GPIO_SIG188_IN_SEL_S = 7
const GPIO_FUNC188_IN_INV_SEL_V = 0x1
const GPIO_FUNC188_IN_INV_SEL_S = 6
const GPIO_FUNC188_IN_SEL = 0x0000003F
const GPIO_FUNC188_IN_SEL_V = 0x3F
const GPIO_FUNC188_IN_SEL_S = 0
const GPIO_SIG189_IN_SEL_V = 0x1
const GPIO_SIG189_IN_SEL_S = 7
const GPIO_FUNC189_IN_INV_SEL_V = 0x1
const GPIO_FUNC189_IN_INV_SEL_S = 6
const GPIO_FUNC189_IN_SEL = 0x0000003F
const GPIO_FUNC189_IN_SEL_V = 0x3F
const GPIO_FUNC189_IN_SEL_S = 0
const GPIO_SIG190_IN_SEL_V = 0x1
const GPIO_SIG190_IN_SEL_S = 7
const GPIO_FUNC190_IN_INV_SEL_V = 0x1
const GPIO_FUNC190_IN_INV_SEL_S = 6
const GPIO_FUNC190_IN_SEL = 0x0000003F
const GPIO_FUNC190_IN_SEL_V = 0x3F
const GPIO_FUNC190_IN_SEL_S = 0
const GPIO_SIG191_IN_SEL_V = 0x1
const GPIO_SIG191_IN_SEL_S = 7
const GPIO_FUNC191_IN_INV_SEL_V = 0x1
const GPIO_FUNC191_IN_INV_SEL_S = 6
const GPIO_FUNC191_IN_SEL = 0x0000003F
const GPIO_FUNC191_IN_SEL_V = 0x3F
const GPIO_FUNC191_IN_SEL_S = 0
const GPIO_SIG192_IN_SEL_V = 0x1
const GPIO_SIG192_IN_SEL_S = 7
const GPIO_FUNC192_IN_INV_SEL_V = 0x1
const GPIO_FUNC192_IN_INV_SEL_S = 6
const GPIO_FUNC192_IN_SEL = 0x0000003F
const GPIO_FUNC192_IN_SEL_V = 0x3F
const GPIO_FUNC192_IN_SEL_S = 0
const GPIO_SIG193_IN_SEL_V = 0x1
const GPIO_SIG193_IN_SEL_S = 7
const GPIO_FUNC193_IN_INV_SEL_V = 0x1
const GPIO_FUNC193_IN_INV_SEL_S = 6
const GPIO_FUNC193_IN_SEL = 0x0000003F
const GPIO_FUNC193_IN_SEL_V = 0x3F
const GPIO_FUNC193_IN_SEL_S = 0
const GPIO_SIG194_IN_SEL_V = 0x1
const GPIO_SIG194_IN_SEL_S = 7
const GPIO_FUNC194_IN_INV_SEL_V = 0x1
const GPIO_FUNC194_IN_INV_SEL_S = 6
const GPIO_FUNC194_IN_SEL = 0x0000003F
const GPIO_FUNC194_IN_SEL_V = 0x3F
const GPIO_FUNC194_IN_SEL_S = 0
const GPIO_SIG195_IN_SEL_V = 0x1
const GPIO_SIG195_IN_SEL_S = 7
const GPIO_FUNC195_IN_INV_SEL_V = 0x1
const GPIO_FUNC195_IN_INV_SEL_S = 6
const GPIO_FUNC195_IN_SEL = 0x0000003F
const GPIO_FUNC195_IN_SEL_V = 0x3F
const GPIO_FUNC195_IN_SEL_S = 0
const GPIO_SIG196_IN_SEL_V = 0x1
const GPIO_SIG196_IN_SEL_S = 7
const GPIO_FUNC196_IN_INV_SEL_V = 0x1
const GPIO_FUNC196_IN_INV_SEL_S = 6
const GPIO_FUNC196_IN_SEL = 0x0000003F
const GPIO_FUNC196_IN_SEL_V = 0x3F
const GPIO_FUNC196_IN_SEL_S = 0
const GPIO_SIG197_IN_SEL_V = 0x1
const GPIO_SIG197_IN_SEL_S = 7
const GPIO_FUNC197_IN_INV_SEL_V = 0x1
const GPIO_FUNC197_IN_INV_SEL_S = 6
const GPIO_FUNC197_IN_SEL = 0x0000003F
const GPIO_FUNC197_IN_SEL_V = 0x3F
const GPIO_FUNC197_IN_SEL_S = 0
const GPIO_SIG198_IN_SEL_V = 0x1
const GPIO_SIG198_IN_SEL_S = 7
const GPIO_FUNC198_IN_INV_SEL_V = 0x1
const GPIO_FUNC198_IN_INV_SEL_S = 6
const GPIO_FUNC198_IN_SEL = 0x0000003F
const GPIO_FUNC198_IN_SEL_V = 0x3F
const GPIO_FUNC198_IN_SEL_S = 0
const GPIO_SIG199_IN_SEL_V = 0x1
const GPIO_SIG199_IN_SEL_S = 7
const GPIO_FUNC199_IN_INV_SEL_V = 0x1
const GPIO_FUNC199_IN_INV_SEL_S = 6
const GPIO_FUNC199_IN_SEL = 0x0000003F
const GPIO_FUNC199_IN_SEL_V = 0x3F
const GPIO_FUNC199_IN_SEL_S = 0
const GPIO_SIG200_IN_SEL_V = 0x1
const GPIO_SIG200_IN_SEL_S = 7
const GPIO_FUNC200_IN_INV_SEL_V = 0x1
const GPIO_FUNC200_IN_INV_SEL_S = 6
const GPIO_FUNC200_IN_SEL = 0x0000003F
const GPIO_FUNC200_IN_SEL_V = 0x3F
const GPIO_FUNC200_IN_SEL_S = 0
const GPIO_SIG201_IN_SEL_V = 0x1
const GPIO_SIG201_IN_SEL_S = 7
const GPIO_FUNC201_IN_INV_SEL_V = 0x1
const GPIO_FUNC201_IN_INV_SEL_S = 6
const GPIO_FUNC201_IN_SEL = 0x0000003F
const GPIO_FUNC201_IN_SEL_V = 0x3F
const GPIO_FUNC201_IN_SEL_S = 0
const GPIO_SIG202_IN_SEL_V = 0x1
const GPIO_SIG202_IN_SEL_S = 7
const GPIO_FUNC202_IN_INV_SEL_V = 0x1
const GPIO_FUNC202_IN_INV_SEL_S = 6
const GPIO_FUNC202_IN_SEL = 0x0000003F
const GPIO_FUNC202_IN_SEL_V = 0x3F
const GPIO_FUNC202_IN_SEL_S = 0
const GPIO_SIG203_IN_SEL_V = 0x1
const GPIO_SIG203_IN_SEL_S = 7
const GPIO_FUNC203_IN_INV_SEL_V = 0x1
const GPIO_FUNC203_IN_INV_SEL_S = 6
const GPIO_FUNC203_IN_SEL = 0x0000003F
const GPIO_FUNC203_IN_SEL_V = 0x3F
const GPIO_FUNC203_IN_SEL_S = 0
const GPIO_SIG204_IN_SEL_V = 0x1
const GPIO_SIG204_IN_SEL_S = 7
const GPIO_FUNC204_IN_INV_SEL_V = 0x1
const GPIO_FUNC204_IN_INV_SEL_S = 6
const GPIO_FUNC204_IN_SEL = 0x0000003F
const GPIO_FUNC204_IN_SEL_V = 0x3F
const GPIO_FUNC204_IN_SEL_S = 0
const GPIO_SIG205_IN_SEL_V = 0x1
const GPIO_SIG205_IN_SEL_S = 7
const GPIO_FUNC205_IN_INV_SEL_V = 0x1
const GPIO_FUNC205_IN_INV_SEL_S = 6
const GPIO_FUNC205_IN_SEL = 0x0000003F
const GPIO_FUNC205_IN_SEL_V = 0x3F
const GPIO_FUNC205_IN_SEL_S = 0
const GPIO_SIG206_IN_SEL_V = 0x1
const GPIO_SIG206_IN_SEL_S = 7
const GPIO_FUNC206_IN_INV_SEL_V = 0x1
const GPIO_FUNC206_IN_INV_SEL_S = 6
const GPIO_FUNC206_IN_SEL = 0x0000003F
const GPIO_FUNC206_IN_SEL_V = 0x3F
const GPIO_FUNC206_IN_SEL_S = 0
const GPIO_SIG207_IN_SEL_V = 0x1
const GPIO_SIG207_IN_SEL_S = 7
const GPIO_FUNC207_IN_INV_SEL_V = 0x1
const GPIO_FUNC207_IN_INV_SEL_S = 6
const GPIO_FUNC207_IN_SEL = 0x0000003F
const GPIO_FUNC207_IN_SEL_V = 0x3F
const GPIO_FUNC207_IN_SEL_S = 0
const GPIO_SIG208_IN_SEL_V = 0x1
const GPIO_SIG208_IN_SEL_S = 7
const GPIO_FUNC208_IN_INV_SEL_V = 0x1
const GPIO_FUNC208_IN_INV_SEL_S = 6
const GPIO_FUNC208_IN_SEL = 0x0000003F
const GPIO_FUNC208_IN_SEL_V = 0x3F
const GPIO_FUNC208_IN_SEL_S = 0
const GPIO_SIG209_IN_SEL_V = 0x1
const GPIO_SIG209_IN_SEL_S = 7
const GPIO_FUNC209_IN_INV_SEL_V = 0x1
const GPIO_FUNC209_IN_INV_SEL_S = 6
const GPIO_FUNC209_IN_SEL = 0x0000003F
const GPIO_FUNC209_IN_SEL_V = 0x3F
const GPIO_FUNC209_IN_SEL_S = 0
const GPIO_SIG210_IN_SEL_V = 0x1
const GPIO_SIG210_IN_SEL_S = 7
const GPIO_FUNC210_IN_INV_SEL_V = 0x1
const GPIO_FUNC210_IN_INV_SEL_S = 6
const GPIO_FUNC210_IN_SEL = 0x0000003F
const GPIO_FUNC210_IN_SEL_V = 0x3F
const GPIO_FUNC210_IN_SEL_S = 0
const GPIO_SIG211_IN_SEL_V = 0x1
const GPIO_SIG211_IN_SEL_S = 7
const GPIO_FUNC211_IN_INV_SEL_V = 0x1
const GPIO_FUNC211_IN_INV_SEL_S = 6
const GPIO_FUNC211_IN_SEL = 0x0000003F
const GPIO_FUNC211_IN_SEL_V = 0x3F
const GPIO_FUNC211_IN_SEL_S = 0
const GPIO_SIG212_IN_SEL_V = 0x1
const GPIO_SIG212_IN_SEL_S = 7
const GPIO_FUNC212_IN_INV_SEL_V = 0x1
const GPIO_FUNC212_IN_INV_SEL_S = 6
const GPIO_FUNC212_IN_SEL = 0x0000003F
const GPIO_FUNC212_IN_SEL_V = 0x3F
const GPIO_FUNC212_IN_SEL_S = 0
const GPIO_SIG213_IN_SEL_V = 0x1
const GPIO_SIG213_IN_SEL_S = 7
const GPIO_FUNC213_IN_INV_SEL_V = 0x1
const GPIO_FUNC213_IN_INV_SEL_S = 6
const GPIO_FUNC213_IN_SEL = 0x0000003F
const GPIO_FUNC213_IN_SEL_V = 0x3F
const GPIO_FUNC213_IN_SEL_S = 0
const GPIO_SIG214_IN_SEL_V = 0x1
const GPIO_SIG214_IN_SEL_S = 7
const GPIO_FUNC214_IN_INV_SEL_V = 0x1
const GPIO_FUNC214_IN_INV_SEL_S = 6
const GPIO_FUNC214_IN_SEL = 0x0000003F
const GPIO_FUNC214_IN_SEL_V = 0x3F
const GPIO_FUNC214_IN_SEL_S = 0
const GPIO_SIG215_IN_SEL_V = 0x1
const GPIO_SIG215_IN_SEL_S = 7
const GPIO_FUNC215_IN_INV_SEL_V = 0x1
const GPIO_FUNC215_IN_INV_SEL_S = 6
const GPIO_FUNC215_IN_SEL = 0x0000003F
const GPIO_FUNC215_IN_SEL_V = 0x3F
const GPIO_FUNC215_IN_SEL_S = 0
const GPIO_SIG216_IN_SEL_V = 0x1
const GPIO_SIG216_IN_SEL_S = 7
const GPIO_FUNC216_IN_INV_SEL_V = 0x1
const GPIO_FUNC216_IN_INV_SEL_S = 6
const GPIO_FUNC216_IN_SEL = 0x0000003F
const GPIO_FUNC216_IN_SEL_V = 0x3F
const GPIO_FUNC216_IN_SEL_S = 0
const GPIO_SIG217_IN_SEL_V = 0x1
const GPIO_SIG217_IN_SEL_S = 7
const GPIO_FUNC217_IN_INV_SEL_V = 0x1
const GPIO_FUNC217_IN_INV_SEL_S = 6
const GPIO_FUNC217_IN_SEL = 0x0000003F
const GPIO_FUNC217_IN_SEL_V = 0x3F
const GPIO_FUNC217_IN_SEL_S = 0
const GPIO_SIG218_IN_SEL_V = 0x1
const GPIO_SIG218_IN_SEL_S = 7
const GPIO_FUNC218_IN_INV_SEL_V = 0x1
const GPIO_FUNC218_IN_INV_SEL_S = 6
const GPIO_FUNC218_IN_SEL = 0x0000003F
const GPIO_FUNC218_IN_SEL_V = 0x3F
const GPIO_FUNC218_IN_SEL_S = 0
const GPIO_SIG219_IN_SEL_V = 0x1
const GPIO_SIG219_IN_SEL_S = 7
const GPIO_FUNC219_IN_INV_SEL_V = 0x1
const GPIO_FUNC219_IN_INV_SEL_S = 6
const GPIO_FUNC219_IN_SEL = 0x0000003F
const GPIO_FUNC219_IN_SEL_V = 0x3F
const GPIO_FUNC219_IN_SEL_S = 0
const GPIO_SIG220_IN_SEL_V = 0x1
const GPIO_SIG220_IN_SEL_S = 7
const GPIO_FUNC220_IN_INV_SEL_V = 0x1
const GPIO_FUNC220_IN_INV_SEL_S = 6
const GPIO_FUNC220_IN_SEL = 0x0000003F
const GPIO_FUNC220_IN_SEL_V = 0x3F
const GPIO_FUNC220_IN_SEL_S = 0
const GPIO_SIG221_IN_SEL_V = 0x1
const GPIO_SIG221_IN_SEL_S = 7
const GPIO_FUNC221_IN_INV_SEL_V = 0x1
const GPIO_FUNC221_IN_INV_SEL_S = 6
const GPIO_FUNC221_IN_SEL = 0x0000003F
const GPIO_FUNC221_IN_SEL_V = 0x3F
const GPIO_FUNC221_IN_SEL_S = 0
const GPIO_SIG222_IN_SEL_V = 0x1
const GPIO_SIG222_IN_SEL_S = 7
const GPIO_FUNC222_IN_INV_SEL_V = 0x1
const GPIO_FUNC222_IN_INV_SEL_S = 6
const GPIO_FUNC222_IN_SEL = 0x0000003F
const GPIO_FUNC222_IN_SEL_V = 0x3F
const GPIO_FUNC222_IN_SEL_S = 0
const GPIO_SIG223_IN_SEL_V = 0x1
const GPIO_SIG223_IN_SEL_S = 7
const GPIO_FUNC223_IN_INV_SEL_V = 0x1
const GPIO_FUNC223_IN_INV_SEL_S = 6
const GPIO_FUNC223_IN_SEL = 0x0000003F
const GPIO_FUNC223_IN_SEL_V = 0x3F
const GPIO_FUNC223_IN_SEL_S = 0
const GPIO_SIG224_IN_SEL_V = 0x1
const GPIO_SIG224_IN_SEL_S = 7
const GPIO_FUNC224_IN_INV_SEL_V = 0x1
const GPIO_FUNC224_IN_INV_SEL_S = 6
const GPIO_FUNC224_IN_SEL = 0x0000003F
const GPIO_FUNC224_IN_SEL_V = 0x3F
const GPIO_FUNC224_IN_SEL_S = 0
const GPIO_SIG225_IN_SEL_V = 0x1
const GPIO_SIG225_IN_SEL_S = 7
const GPIO_FUNC225_IN_INV_SEL_V = 0x1
const GPIO_FUNC225_IN_INV_SEL_S = 6
const GPIO_FUNC225_IN_SEL = 0x0000003F
const GPIO_FUNC225_IN_SEL_V = 0x3F
const GPIO_FUNC225_IN_SEL_S = 0
const GPIO_SIG226_IN_SEL_V = 0x1
const GPIO_SIG226_IN_SEL_S = 7
const GPIO_FUNC226_IN_INV_SEL_V = 0x1
const GPIO_FUNC226_IN_INV_SEL_S = 6
const GPIO_FUNC226_IN_SEL = 0x0000003F
const GPIO_FUNC226_IN_SEL_V = 0x3F
const GPIO_FUNC226_IN_SEL_S = 0
const GPIO_SIG227_IN_SEL_V = 0x1
const GPIO_SIG227_IN_SEL_S = 7
const GPIO_FUNC227_IN_INV_SEL_V = 0x1
const GPIO_FUNC227_IN_INV_SEL_S = 6
const GPIO_FUNC227_IN_SEL = 0x0000003F
const GPIO_FUNC227_IN_SEL_V = 0x3F
const GPIO_FUNC227_IN_SEL_S = 0
const GPIO_SIG228_IN_SEL_V = 0x1
const GPIO_SIG228_IN_SEL_S = 7
const GPIO_FUNC228_IN_INV_SEL_V = 0x1
const GPIO_FUNC228_IN_INV_SEL_S = 6
const GPIO_FUNC228_IN_SEL = 0x0000003F
const GPIO_FUNC228_IN_SEL_V = 0x3F
const GPIO_FUNC228_IN_SEL_S = 0
const GPIO_SIG229_IN_SEL_V = 0x1
const GPIO_SIG229_IN_SEL_S = 7
const GPIO_FUNC229_IN_INV_SEL_V = 0x1
const GPIO_FUNC229_IN_INV_SEL_S = 6
const GPIO_FUNC229_IN_SEL = 0x0000003F
const GPIO_FUNC229_IN_SEL_V = 0x3F
const GPIO_FUNC229_IN_SEL_S = 0
const GPIO_SIG230_IN_SEL_V = 0x1
const GPIO_SIG230_IN_SEL_S = 7
const GPIO_FUNC230_IN_INV_SEL_V = 0x1
const GPIO_FUNC230_IN_INV_SEL_S = 6
const GPIO_FUNC230_IN_SEL = 0x0000003F
const GPIO_FUNC230_IN_SEL_V = 0x3F
const GPIO_FUNC230_IN_SEL_S = 0
const GPIO_SIG231_IN_SEL_V = 0x1
const GPIO_SIG231_IN_SEL_S = 7
const GPIO_FUNC231_IN_INV_SEL_V = 0x1
const GPIO_FUNC231_IN_INV_SEL_S = 6
const GPIO_FUNC231_IN_SEL = 0x0000003F
const GPIO_FUNC231_IN_SEL_V = 0x3F
const GPIO_FUNC231_IN_SEL_S = 0
const GPIO_SIG232_IN_SEL_V = 0x1
const GPIO_SIG232_IN_SEL_S = 7
const GPIO_FUNC232_IN_INV_SEL_V = 0x1
const GPIO_FUNC232_IN_INV_SEL_S = 6
const GPIO_FUNC232_IN_SEL = 0x0000003F
const GPIO_FUNC232_IN_SEL_V = 0x3F
const GPIO_FUNC232_IN_SEL_S = 0
const GPIO_SIG233_IN_SEL_V = 0x1
const GPIO_SIG233_IN_SEL_S = 7
const GPIO_FUNC233_IN_INV_SEL_V = 0x1
const GPIO_FUNC233_IN_INV_SEL_S = 6
const GPIO_FUNC233_IN_SEL = 0x0000003F
const GPIO_FUNC233_IN_SEL_V = 0x3F
const GPIO_FUNC233_IN_SEL_S = 0
const GPIO_SIG234_IN_SEL_V = 0x1
const GPIO_SIG234_IN_SEL_S = 7
const GPIO_FUNC234_IN_INV_SEL_V = 0x1
const GPIO_FUNC234_IN_INV_SEL_S = 6
const GPIO_FUNC234_IN_SEL = 0x0000003F
const GPIO_FUNC234_IN_SEL_V = 0x3F
const GPIO_FUNC234_IN_SEL_S = 0
const GPIO_SIG235_IN_SEL_V = 0x1
const GPIO_SIG235_IN_SEL_S = 7
const GPIO_FUNC235_IN_INV_SEL_V = 0x1
const GPIO_FUNC235_IN_INV_SEL_S = 6
const GPIO_FUNC235_IN_SEL = 0x0000003F
const GPIO_FUNC235_IN_SEL_V = 0x3F
const GPIO_FUNC235_IN_SEL_S = 0
const GPIO_SIG236_IN_SEL_V = 0x1
const GPIO_SIG236_IN_SEL_S = 7
const GPIO_FUNC236_IN_INV_SEL_V = 0x1
const GPIO_FUNC236_IN_INV_SEL_S = 6
const GPIO_FUNC236_IN_SEL = 0x0000003F
const GPIO_FUNC236_IN_SEL_V = 0x3F
const GPIO_FUNC236_IN_SEL_S = 0
const GPIO_SIG237_IN_SEL_V = 0x1
const GPIO_SIG237_IN_SEL_S = 7
const GPIO_FUNC237_IN_INV_SEL_V = 0x1
const GPIO_FUNC237_IN_INV_SEL_S = 6
const GPIO_FUNC237_IN_SEL = 0x0000003F
const GPIO_FUNC237_IN_SEL_V = 0x3F
const GPIO_FUNC237_IN_SEL_S = 0
const GPIO_SIG238_IN_SEL_V = 0x1
const GPIO_SIG238_IN_SEL_S = 7
const GPIO_FUNC238_IN_INV_SEL_V = 0x1
const GPIO_FUNC238_IN_INV_SEL_S = 6
const GPIO_FUNC238_IN_SEL = 0x0000003F
const GPIO_FUNC238_IN_SEL_V = 0x3F
const GPIO_FUNC238_IN_SEL_S = 0
const GPIO_SIG239_IN_SEL_V = 0x1
const GPIO_SIG239_IN_SEL_S = 7
const GPIO_FUNC239_IN_INV_SEL_V = 0x1
const GPIO_FUNC239_IN_INV_SEL_S = 6
const GPIO_FUNC239_IN_SEL = 0x0000003F
const GPIO_FUNC239_IN_SEL_V = 0x3F
const GPIO_FUNC239_IN_SEL_S = 0
const GPIO_SIG240_IN_SEL_V = 0x1
const GPIO_SIG240_IN_SEL_S = 7
const GPIO_FUNC240_IN_INV_SEL_V = 0x1
const GPIO_FUNC240_IN_INV_SEL_S = 6
const GPIO_FUNC240_IN_SEL = 0x0000003F
const GPIO_FUNC240_IN_SEL_V = 0x3F
const GPIO_FUNC240_IN_SEL_S = 0
const GPIO_SIG241_IN_SEL_V = 0x1
const GPIO_SIG241_IN_SEL_S = 7
const GPIO_FUNC241_IN_INV_SEL_V = 0x1
const GPIO_FUNC241_IN_INV_SEL_S = 6
const GPIO_FUNC241_IN_SEL = 0x0000003F
const GPIO_FUNC241_IN_SEL_V = 0x3F
const GPIO_FUNC241_IN_SEL_S = 0
const GPIO_SIG242_IN_SEL_V = 0x1
const GPIO_SIG242_IN_SEL_S = 7
const GPIO_FUNC242_IN_INV_SEL_V = 0x1
const GPIO_FUNC242_IN_INV_SEL_S = 6
const GPIO_FUNC242_IN_SEL = 0x0000003F
const GPIO_FUNC242_IN_SEL_V = 0x3F
const GPIO_FUNC242_IN_SEL_S = 0
const GPIO_SIG243_IN_SEL_V = 0x1
const GPIO_SIG243_IN_SEL_S = 7
const GPIO_FUNC243_IN_INV_SEL_V = 0x1
const GPIO_FUNC243_IN_INV_SEL_S = 6
const GPIO_FUNC243_IN_SEL = 0x0000003F
const GPIO_FUNC243_IN_SEL_V = 0x3F
const GPIO_FUNC243_IN_SEL_S = 0
const GPIO_SIG244_IN_SEL_V = 0x1
const GPIO_SIG244_IN_SEL_S = 7
const GPIO_FUNC244_IN_INV_SEL_V = 0x1
const GPIO_FUNC244_IN_INV_SEL_S = 6
const GPIO_FUNC244_IN_SEL = 0x0000003F
const GPIO_FUNC244_IN_SEL_V = 0x3F
const GPIO_FUNC244_IN_SEL_S = 0
const GPIO_SIG245_IN_SEL_V = 0x1
const GPIO_SIG245_IN_SEL_S = 7
const GPIO_FUNC245_IN_INV_SEL_V = 0x1
const GPIO_FUNC245_IN_INV_SEL_S = 6
const GPIO_FUNC245_IN_SEL = 0x0000003F
const GPIO_FUNC245_IN_SEL_V = 0x3F
const GPIO_FUNC245_IN_SEL_S = 0
const GPIO_SIG246_IN_SEL_V = 0x1
const GPIO_SIG246_IN_SEL_S = 7
const GPIO_FUNC246_IN_INV_SEL_V = 0x1
const GPIO_FUNC246_IN_INV_SEL_S = 6
const GPIO_FUNC246_IN_SEL = 0x0000003F
const GPIO_FUNC246_IN_SEL_V = 0x3F
const GPIO_FUNC246_IN_SEL_S = 0
const GPIO_SIG247_IN_SEL_V = 0x1
const GPIO_SIG247_IN_SEL_S = 7
const GPIO_FUNC247_IN_INV_SEL_V = 0x1
const GPIO_FUNC247_IN_INV_SEL_S = 6
const GPIO_FUNC247_IN_SEL = 0x0000003F
const GPIO_FUNC247_IN_SEL_V = 0x3F
const GPIO_FUNC247_IN_SEL_S = 0
const GPIO_SIG248_IN_SEL_V = 0x1
const GPIO_SIG248_IN_SEL_S = 7
const GPIO_FUNC248_IN_INV_SEL_V = 0x1
const GPIO_FUNC248_IN_INV_SEL_S = 6
const GPIO_FUNC248_IN_SEL = 0x0000003F
const GPIO_FUNC248_IN_SEL_V = 0x3F
const GPIO_FUNC248_IN_SEL_S = 0
const GPIO_SIG249_IN_SEL_V = 0x1
const GPIO_SIG249_IN_SEL_S = 7
const GPIO_FUNC249_IN_INV_SEL_V = 0x1
const GPIO_FUNC249_IN_INV_SEL_S = 6
const GPIO_FUNC249_IN_SEL = 0x0000003F
const GPIO_FUNC249_IN_SEL_V = 0x3F
const GPIO_FUNC249_IN_SEL_S = 0
const GPIO_SIG250_IN_SEL_V = 0x1
const GPIO_SIG250_IN_SEL_S = 7
const GPIO_FUNC250_IN_INV_SEL_V = 0x1
const GPIO_FUNC250_IN_INV_SEL_S = 6
const GPIO_FUNC250_IN_SEL = 0x0000003F
const GPIO_FUNC250_IN_SEL_V = 0x3F
const GPIO_FUNC250_IN_SEL_S = 0
const GPIO_SIG251_IN_SEL_V = 0x1
const GPIO_SIG251_IN_SEL_S = 7
const GPIO_FUNC251_IN_INV_SEL_V = 0x1
const GPIO_FUNC251_IN_INV_SEL_S = 6
const GPIO_FUNC251_IN_SEL = 0x0000003F
const GPIO_FUNC251_IN_SEL_V = 0x3F
const GPIO_FUNC251_IN_SEL_S = 0
const GPIO_SIG252_IN_SEL_V = 0x1
const GPIO_SIG252_IN_SEL_S = 7
const GPIO_FUNC252_IN_INV_SEL_V = 0x1
const GPIO_FUNC252_IN_INV_SEL_S = 6
const GPIO_FUNC252_IN_SEL = 0x0000003F
const GPIO_FUNC252_IN_SEL_V = 0x3F
const GPIO_FUNC252_IN_SEL_S = 0
const GPIO_SIG253_IN_SEL_V = 0x1
const GPIO_SIG253_IN_SEL_S = 7
const GPIO_FUNC253_IN_INV_SEL_V = 0x1
const GPIO_FUNC253_IN_INV_SEL_S = 6
const GPIO_FUNC253_IN_SEL = 0x0000003F
const GPIO_FUNC253_IN_SEL_V = 0x3F
const GPIO_FUNC253_IN_SEL_S = 0
const GPIO_SIG254_IN_SEL_V = 0x1
const GPIO_SIG254_IN_SEL_S = 7
const GPIO_FUNC254_IN_INV_SEL_V = 0x1
const GPIO_FUNC254_IN_INV_SEL_S = 6
const GPIO_FUNC254_IN_SEL = 0x0000003F
const GPIO_FUNC254_IN_SEL_V = 0x3F
const GPIO_FUNC254_IN_SEL_S = 0
const GPIO_SIG255_IN_SEL_V = 0x1
const GPIO_SIG255_IN_SEL_S = 7
const GPIO_FUNC255_IN_INV_SEL_V = 0x1
const GPIO_FUNC255_IN_INV_SEL_S = 6
const GPIO_FUNC255_IN_SEL = 0x0000003F
const GPIO_FUNC255_IN_SEL_V = 0x3F
const GPIO_FUNC255_IN_SEL_S = 0
const GPIO_FUNC0_OEN_INV_SEL_V = 0x1
const GPIO_FUNC0_OEN_INV_SEL_S = 11
const GPIO_FUNC0_OEN_SEL_V = 0x1
const GPIO_FUNC0_OEN_SEL_S = 10
const GPIO_FUNC0_OUT_INV_SEL_V = 0x1
const GPIO_FUNC0_OUT_INV_SEL_S = 9
const GPIO_FUNC0_OUT_SEL = 0x000001FF
const GPIO_FUNC0_OUT_SEL_V = 0x1FF
const GPIO_FUNC0_OUT_SEL_S = 0
const GPIO_FUNC1_OEN_INV_SEL_V = 0x1
const GPIO_FUNC1_OEN_INV_SEL_S = 11
const GPIO_FUNC1_OEN_SEL_V = 0x1
const GPIO_FUNC1_OEN_SEL_S = 10
const GPIO_FUNC1_OUT_INV_SEL_V = 0x1
const GPIO_FUNC1_OUT_INV_SEL_S = 9
const GPIO_FUNC1_OUT_SEL = 0x000001FF
const GPIO_FUNC1_OUT_SEL_V = 0x1FF
const GPIO_FUNC1_OUT_SEL_S = 0
const GPIO_FUNC2_OEN_INV_SEL_V = 0x1
const GPIO_FUNC2_OEN_INV_SEL_S = 11
const GPIO_FUNC2_OEN_SEL_V = 0x1
const GPIO_FUNC2_OEN_SEL_S = 10
const GPIO_FUNC2_OUT_INV_SEL_V = 0x1
const GPIO_FUNC2_OUT_INV_SEL_S = 9
const GPIO_FUNC2_OUT_SEL = 0x000001FF
const GPIO_FUNC2_OUT_SEL_V = 0x1FF
const GPIO_FUNC2_OUT_SEL_S = 0
const GPIO_FUNC3_OEN_INV_SEL_V = 0x1
const GPIO_FUNC3_OEN_INV_SEL_S = 11
const GPIO_FUNC3_OEN_SEL_V = 0x1
const GPIO_FUNC3_OEN_SEL_S = 10
const GPIO_FUNC3_OUT_INV_SEL_V = 0x1
const GPIO_FUNC3_OUT_INV_SEL_S = 9
const GPIO_FUNC3_OUT_SEL = 0x000001FF
const GPIO_FUNC3_OUT_SEL_V = 0x1FF
const GPIO_FUNC3_OUT_SEL_S = 0
const GPIO_FUNC4_OEN_INV_SEL_V = 0x1
const GPIO_FUNC4_OEN_INV_SEL_S = 11
const GPIO_FUNC4_OEN_SEL_V = 0x1
const GPIO_FUNC4_OEN_SEL_S = 10
const GPIO_FUNC4_OUT_INV_SEL_V = 0x1
const GPIO_FUNC4_OUT_INV_SEL_S = 9
const GPIO_FUNC4_OUT_SEL = 0x000001FF
const GPIO_FUNC4_OUT_SEL_V = 0x1FF
const GPIO_FUNC4_OUT_SEL_S = 0
const GPIO_FUNC5_OEN_INV_SEL_V = 0x1
const GPIO_FUNC5_OEN_INV_SEL_S = 11
const GPIO_FUNC5_OEN_SEL_V = 0x1
const GPIO_FUNC5_OEN_SEL_S = 10
const GPIO_FUNC5_OUT_INV_SEL_V = 0x1
const GPIO_FUNC5_OUT_INV_SEL_S = 9
const GPIO_FUNC5_OUT_SEL = 0x000001FF
const GPIO_FUNC5_OUT_SEL_V = 0x1FF
const GPIO_FUNC5_OUT_SEL_S = 0
const GPIO_FUNC6_OEN_INV_SEL_V = 0x1
const GPIO_FUNC6_OEN_INV_SEL_S = 11
const GPIO_FUNC6_OEN_SEL_V = 0x1
const GPIO_FUNC6_OEN_SEL_S = 10
const GPIO_FUNC6_OUT_INV_SEL_V = 0x1
const GPIO_FUNC6_OUT_INV_SEL_S = 9
const GPIO_FUNC6_OUT_SEL = 0x000001FF
const GPIO_FUNC6_OUT_SEL_V = 0x1FF
const GPIO_FUNC6_OUT_SEL_S = 0
const GPIO_FUNC7_OEN_INV_SEL_V = 0x1
const GPIO_FUNC7_OEN_INV_SEL_S = 11
const GPIO_FUNC7_OEN_SEL_V = 0x1
const GPIO_FUNC7_OEN_SEL_S = 10
const GPIO_FUNC7_OUT_INV_SEL_V = 0x1
const GPIO_FUNC7_OUT_INV_SEL_S = 9
const GPIO_FUNC7_OUT_SEL = 0x000001FF
const GPIO_FUNC7_OUT_SEL_V = 0x1FF
const GPIO_FUNC7_OUT_SEL_S = 0
const GPIO_FUNC8_OEN_INV_SEL_V = 0x1
const GPIO_FUNC8_OEN_INV_SEL_S = 11
const GPIO_FUNC8_OEN_SEL_V = 0x1
const GPIO_FUNC8_OEN_SEL_S = 10
const GPIO_FUNC8_OUT_INV_SEL_V = 0x1
const GPIO_FUNC8_OUT_INV_SEL_S = 9
const GPIO_FUNC8_OUT_SEL = 0x000001FF
const GPIO_FUNC8_OUT_SEL_V = 0x1FF
const GPIO_FUNC8_OUT_SEL_S = 0
const GPIO_FUNC9_OEN_INV_SEL_V = 0x1
const GPIO_FUNC9_OEN_INV_SEL_S = 11
const GPIO_FUNC9_OEN_SEL_V = 0x1
const GPIO_FUNC9_OEN_SEL_S = 10
const GPIO_FUNC9_OUT_INV_SEL_V = 0x1
const GPIO_FUNC9_OUT_INV_SEL_S = 9
const GPIO_FUNC9_OUT_SEL = 0x000001FF
const GPIO_FUNC9_OUT_SEL_V = 0x1FF
const GPIO_FUNC9_OUT_SEL_S = 0
const GPIO_FUNC10_OEN_INV_SEL_V = 0x1
const GPIO_FUNC10_OEN_INV_SEL_S = 11
const GPIO_FUNC10_OEN_SEL_V = 0x1
const GPIO_FUNC10_OEN_SEL_S = 10
const GPIO_FUNC10_OUT_INV_SEL_V = 0x1
const GPIO_FUNC10_OUT_INV_SEL_S = 9
const GPIO_FUNC10_OUT_SEL = 0x000001FF
const GPIO_FUNC10_OUT_SEL_V = 0x1FF
const GPIO_FUNC10_OUT_SEL_S = 0
const GPIO_FUNC11_OEN_INV_SEL_V = 0x1
const GPIO_FUNC11_OEN_INV_SEL_S = 11
const GPIO_FUNC11_OEN_SEL_V = 0x1
const GPIO_FUNC11_OEN_SEL_S = 10
const GPIO_FUNC11_OUT_INV_SEL_V = 0x1
const GPIO_FUNC11_OUT_INV_SEL_S = 9
const GPIO_FUNC11_OUT_SEL = 0x000001FF
const GPIO_FUNC11_OUT_SEL_V = 0x1FF
const GPIO_FUNC11_OUT_SEL_S = 0
const GPIO_FUNC12_OEN_INV_SEL_V = 0x1
const GPIO_FUNC12_OEN_INV_SEL_S = 11
const GPIO_FUNC12_OEN_SEL_V = 0x1
const GPIO_FUNC12_OEN_SEL_S = 10
const GPIO_FUNC12_OUT_INV_SEL_V = 0x1
const GPIO_FUNC12_OUT_INV_SEL_S = 9
const GPIO_FUNC12_OUT_SEL = 0x000001FF
const GPIO_FUNC12_OUT_SEL_V = 0x1FF
const GPIO_FUNC12_OUT_SEL_S = 0
const GPIO_FUNC13_OEN_INV_SEL_V = 0x1
const GPIO_FUNC13_OEN_INV_SEL_S = 11
const GPIO_FUNC13_OEN_SEL_V = 0x1
const GPIO_FUNC13_OEN_SEL_S = 10
const GPIO_FUNC13_OUT_INV_SEL_V = 0x1
const GPIO_FUNC13_OUT_INV_SEL_S = 9
const GPIO_FUNC13_OUT_SEL = 0x000001FF
const GPIO_FUNC13_OUT_SEL_V = 0x1FF
const GPIO_FUNC13_OUT_SEL_S = 0
const GPIO_FUNC14_OEN_INV_SEL_V = 0x1
const GPIO_FUNC14_OEN_INV_SEL_S = 11
const GPIO_FUNC14_OEN_SEL_V = 0x1
const GPIO_FUNC14_OEN_SEL_S = 10
const GPIO_FUNC14_OUT_INV_SEL_V = 0x1
const GPIO_FUNC14_OUT_INV_SEL_S = 9
const GPIO_FUNC14_OUT_SEL = 0x000001FF
const GPIO_FUNC14_OUT_SEL_V = 0x1FF
const GPIO_FUNC14_OUT_SEL_S = 0
const GPIO_FUNC15_OEN_INV_SEL_V = 0x1
const GPIO_FUNC15_OEN_INV_SEL_S = 11
const GPIO_FUNC15_OEN_SEL_V = 0x1
const GPIO_FUNC15_OEN_SEL_S = 10
const GPIO_FUNC15_OUT_INV_SEL_V = 0x1
const GPIO_FUNC15_OUT_INV_SEL_S = 9
const GPIO_FUNC15_OUT_SEL = 0x000001FF
const GPIO_FUNC15_OUT_SEL_V = 0x1FF
const GPIO_FUNC15_OUT_SEL_S = 0
const GPIO_FUNC16_OEN_INV_SEL_V = 0x1
const GPIO_FUNC16_OEN_INV_SEL_S = 11
const GPIO_FUNC16_OEN_SEL_V = 0x1
const GPIO_FUNC16_OEN_SEL_S = 10
const GPIO_FUNC16_OUT_INV_SEL_V = 0x1
const GPIO_FUNC16_OUT_INV_SEL_S = 9
const GPIO_FUNC16_OUT_SEL = 0x000001FF
const GPIO_FUNC16_OUT_SEL_V = 0x1FF
const GPIO_FUNC16_OUT_SEL_S = 0
const GPIO_FUNC17_OEN_INV_SEL_V = 0x1
const GPIO_FUNC17_OEN_INV_SEL_S = 11
const GPIO_FUNC17_OEN_SEL_V = 0x1
const GPIO_FUNC17_OEN_SEL_S = 10
const GPIO_FUNC17_OUT_INV_SEL_V = 0x1
const GPIO_FUNC17_OUT_INV_SEL_S = 9
const GPIO_FUNC17_OUT_SEL = 0x000001FF
const GPIO_FUNC17_OUT_SEL_V = 0x1FF
const GPIO_FUNC17_OUT_SEL_S = 0
const GPIO_FUNC18_OEN_INV_SEL_V = 0x1
const GPIO_FUNC18_OEN_INV_SEL_S = 11
const GPIO_FUNC18_OEN_SEL_V = 0x1
const GPIO_FUNC18_OEN_SEL_S = 10
const GPIO_FUNC18_OUT_INV_SEL_V = 0x1
const GPIO_FUNC18_OUT_INV_SEL_S = 9
const GPIO_FUNC18_OUT_SEL = 0x000001FF
const GPIO_FUNC18_OUT_SEL_V = 0x1FF
const GPIO_FUNC18_OUT_SEL_S = 0
const GPIO_FUNC19_OEN_INV_SEL_V = 0x1
const GPIO_FUNC19_OEN_INV_SEL_S = 11
const GPIO_FUNC19_OEN_SEL_V = 0x1
const GPIO_FUNC19_OEN_SEL_S = 10
const GPIO_FUNC19_OUT_INV_SEL_V = 0x1
const GPIO_FUNC19_OUT_INV_SEL_S = 9
const GPIO_FUNC19_OUT_SEL = 0x000001FF
const GPIO_FUNC19_OUT_SEL_V = 0x1FF
const GPIO_FUNC19_OUT_SEL_S = 0
const GPIO_FUNC20_OEN_INV_SEL_V = 0x1
const GPIO_FUNC20_OEN_INV_SEL_S = 11
const GPIO_FUNC20_OEN_SEL_V = 0x1
const GPIO_FUNC20_OEN_SEL_S = 10
const GPIO_FUNC20_OUT_INV_SEL_V = 0x1
const GPIO_FUNC20_OUT_INV_SEL_S = 9
const GPIO_FUNC20_OUT_SEL = 0x000001FF
const GPIO_FUNC20_OUT_SEL_V = 0x1FF
const GPIO_FUNC20_OUT_SEL_S = 0
const GPIO_FUNC21_OEN_INV_SEL_V = 0x1
const GPIO_FUNC21_OEN_INV_SEL_S = 11
const GPIO_FUNC21_OEN_SEL_V = 0x1
const GPIO_FUNC21_OEN_SEL_S = 10
const GPIO_FUNC21_OUT_INV_SEL_V = 0x1
const GPIO_FUNC21_OUT_INV_SEL_S = 9
const GPIO_FUNC21_OUT_SEL = 0x000001FF
const GPIO_FUNC21_OUT_SEL_V = 0x1FF
const GPIO_FUNC21_OUT_SEL_S = 0
const GPIO_FUNC22_OEN_INV_SEL_V = 0x1
const GPIO_FUNC22_OEN_INV_SEL_S = 11
const GPIO_FUNC22_OEN_SEL_V = 0x1
const GPIO_FUNC22_OEN_SEL_S = 10
const GPIO_FUNC22_OUT_INV_SEL_V = 0x1
const GPIO_FUNC22_OUT_INV_SEL_S = 9
const GPIO_FUNC22_OUT_SEL = 0x000001FF
const GPIO_FUNC22_OUT_SEL_V = 0x1FF
const GPIO_FUNC22_OUT_SEL_S = 0
const GPIO_FUNC23_OEN_INV_SEL_V = 0x1
const GPIO_FUNC23_OEN_INV_SEL_S = 11
const GPIO_FUNC23_OEN_SEL_V = 0x1
const GPIO_FUNC23_OEN_SEL_S = 10
const GPIO_FUNC23_OUT_INV_SEL_V = 0x1
const GPIO_FUNC23_OUT_INV_SEL_S = 9
const GPIO_FUNC23_OUT_SEL = 0x000001FF
const GPIO_FUNC23_OUT_SEL_V = 0x1FF
const GPIO_FUNC23_OUT_SEL_S = 0
const GPIO_FUNC24_OEN_INV_SEL_V = 0x1
const GPIO_FUNC24_OEN_INV_SEL_S = 11
const GPIO_FUNC24_OEN_SEL_V = 0x1
const GPIO_FUNC24_OEN_SEL_S = 10
const GPIO_FUNC24_OUT_INV_SEL_V = 0x1
const GPIO_FUNC24_OUT_INV_SEL_S = 9
const GPIO_FUNC24_OUT_SEL = 0x000001FF
const GPIO_FUNC24_OUT_SEL_V = 0x1FF
const GPIO_FUNC24_OUT_SEL_S = 0
const GPIO_FUNC25_OEN_INV_SEL_V = 0x1
const GPIO_FUNC25_OEN_INV_SEL_S = 11
const GPIO_FUNC25_OEN_SEL_V = 0x1
const GPIO_FUNC25_OEN_SEL_S = 10
const GPIO_FUNC25_OUT_INV_SEL_V = 0x1
const GPIO_FUNC25_OUT_INV_SEL_S = 9
const GPIO_FUNC25_OUT_SEL = 0x000001FF
const GPIO_FUNC25_OUT_SEL_V = 0x1FF
const GPIO_FUNC25_OUT_SEL_S = 0
const GPIO_FUNC26_OEN_INV_SEL_V = 0x1
const GPIO_FUNC26_OEN_INV_SEL_S = 11
const GPIO_FUNC26_OEN_SEL_V = 0x1
const GPIO_FUNC26_OEN_SEL_S = 10
const GPIO_FUNC26_OUT_INV_SEL_V = 0x1
const GPIO_FUNC26_OUT_INV_SEL_S = 9
const GPIO_FUNC26_OUT_SEL = 0x000001FF
const GPIO_FUNC26_OUT_SEL_V = 0x1FF
const GPIO_FUNC26_OUT_SEL_S = 0
const GPIO_FUNC27_OEN_INV_SEL_V = 0x1
const GPIO_FUNC27_OEN_INV_SEL_S = 11
const GPIO_FUNC27_OEN_SEL_V = 0x1
const GPIO_FUNC27_OEN_SEL_S = 10
const GPIO_FUNC27_OUT_INV_SEL_V = 0x1
const GPIO_FUNC27_OUT_INV_SEL_S = 9
const GPIO_FUNC27_OUT_SEL = 0x000001FF
const GPIO_FUNC27_OUT_SEL_V = 0x1FF
const GPIO_FUNC27_OUT_SEL_S = 0
const GPIO_FUNC28_OEN_INV_SEL_V = 0x1
const GPIO_FUNC28_OEN_INV_SEL_S = 11
const GPIO_FUNC28_OEN_SEL_V = 0x1
const GPIO_FUNC28_OEN_SEL_S = 10
const GPIO_FUNC28_OUT_INV_SEL_V = 0x1
const GPIO_FUNC28_OUT_INV_SEL_S = 9
const GPIO_FUNC28_OUT_SEL = 0x000001FF
const GPIO_FUNC28_OUT_SEL_V = 0x1FF
const GPIO_FUNC28_OUT_SEL_S = 0
const GPIO_FUNC29_OEN_INV_SEL_V = 0x1
const GPIO_FUNC29_OEN_INV_SEL_S = 11
const GPIO_FUNC29_OEN_SEL_V = 0x1
const GPIO_FUNC29_OEN_SEL_S = 10
const GPIO_FUNC29_OUT_INV_SEL_V = 0x1
const GPIO_FUNC29_OUT_INV_SEL_S = 9
const GPIO_FUNC29_OUT_SEL = 0x000001FF
const GPIO_FUNC29_OUT_SEL_V = 0x1FF
const GPIO_FUNC29_OUT_SEL_S = 0
const GPIO_FUNC30_OEN_INV_SEL_V = 0x1
const GPIO_FUNC30_OEN_INV_SEL_S = 11
const GPIO_FUNC30_OEN_SEL_V = 0x1
const GPIO_FUNC30_OEN_SEL_S = 10
const GPIO_FUNC30_OUT_INV_SEL_V = 0x1
const GPIO_FUNC30_OUT_INV_SEL_S = 9
const GPIO_FUNC30_OUT_SEL = 0x000001FF
const GPIO_FUNC30_OUT_SEL_V = 0x1FF
const GPIO_FUNC30_OUT_SEL_S = 0
const GPIO_FUNC31_OEN_INV_SEL_V = 0x1
const GPIO_FUNC31_OEN_INV_SEL_S = 11
const GPIO_FUNC31_OEN_SEL_V = 0x1
const GPIO_FUNC31_OEN_SEL_S = 10
const GPIO_FUNC31_OUT_INV_SEL_V = 0x1
const GPIO_FUNC31_OUT_INV_SEL_S = 9
const GPIO_FUNC31_OUT_SEL = 0x000001FF
const GPIO_FUNC31_OUT_SEL_V = 0x1FF
const GPIO_FUNC31_OUT_SEL_S = 0
const GPIO_FUNC32_OEN_INV_SEL_V = 0x1
const GPIO_FUNC32_OEN_INV_SEL_S = 11
const GPIO_FUNC32_OEN_SEL_V = 0x1
const GPIO_FUNC32_OEN_SEL_S = 10
const GPIO_FUNC32_OUT_INV_SEL_V = 0x1
const GPIO_FUNC32_OUT_INV_SEL_S = 9
const GPIO_FUNC32_OUT_SEL = 0x000001FF
const GPIO_FUNC32_OUT_SEL_V = 0x1FF
const GPIO_FUNC32_OUT_SEL_S = 0
const GPIO_FUNC33_OEN_INV_SEL_V = 0x1
const GPIO_FUNC33_OEN_INV_SEL_S = 11
const GPIO_FUNC33_OEN_SEL_V = 0x1
const GPIO_FUNC33_OEN_SEL_S = 10
const GPIO_FUNC33_OUT_INV_SEL_V = 0x1
const GPIO_FUNC33_OUT_INV_SEL_S = 9
const GPIO_FUNC33_OUT_SEL = 0x000001FF
const GPIO_FUNC33_OUT_SEL_V = 0x1FF
const GPIO_FUNC33_OUT_SEL_S = 0
const GPIO_FUNC34_OEN_INV_SEL_V = 0x1
const GPIO_FUNC34_OEN_INV_SEL_S = 11
const GPIO_FUNC34_OEN_SEL_V = 0x1
const GPIO_FUNC34_OEN_SEL_S = 10
const GPIO_FUNC34_OUT_INV_SEL_V = 0x1
const GPIO_FUNC34_OUT_INV_SEL_S = 9
const GPIO_FUNC34_OUT_SEL = 0x000001FF
const GPIO_FUNC34_OUT_SEL_V = 0x1FF
const GPIO_FUNC34_OUT_SEL_S = 0
const GPIO_FUNC35_OEN_INV_SEL_V = 0x1
const GPIO_FUNC35_OEN_INV_SEL_S = 11
const GPIO_FUNC35_OEN_SEL_V = 0x1
const GPIO_FUNC35_OEN_SEL_S = 10
const GPIO_FUNC35_OUT_INV_SEL_V = 0x1
const GPIO_FUNC35_OUT_INV_SEL_S = 9
const GPIO_FUNC35_OUT_SEL = 0x000001FF
const GPIO_FUNC35_OUT_SEL_V = 0x1FF
const GPIO_FUNC35_OUT_SEL_S = 0
const GPIO_FUNC36_OEN_INV_SEL_V = 0x1
const GPIO_FUNC36_OEN_INV_SEL_S = 11
const GPIO_FUNC36_OEN_SEL_V = 0x1
const GPIO_FUNC36_OEN_SEL_S = 10
const GPIO_FUNC36_OUT_INV_SEL_V = 0x1
const GPIO_FUNC36_OUT_INV_SEL_S = 9
const GPIO_FUNC36_OUT_SEL = 0x000001FF
const GPIO_FUNC36_OUT_SEL_V = 0x1FF
const GPIO_FUNC36_OUT_SEL_S = 0
const GPIO_FUNC37_OEN_INV_SEL_V = 0x1
const GPIO_FUNC37_OEN_INV_SEL_S = 11
const GPIO_FUNC37_OEN_SEL_V = 0x1
const GPIO_FUNC37_OEN_SEL_S = 10
const GPIO_FUNC37_OUT_INV_SEL_V = 0x1
const GPIO_FUNC37_OUT_INV_SEL_S = 9
const GPIO_FUNC37_OUT_SEL = 0x000001FF
const GPIO_FUNC37_OUT_SEL_V = 0x1FF
const GPIO_FUNC37_OUT_SEL_S = 0
const GPIO_FUNC38_OEN_INV_SEL_V = 0x1
const GPIO_FUNC38_OEN_INV_SEL_S = 11
const GPIO_FUNC38_OEN_SEL_V = 0x1
const GPIO_FUNC38_OEN_SEL_S = 10
const GPIO_FUNC38_OUT_INV_SEL_V = 0x1
const GPIO_FUNC38_OUT_INV_SEL_S = 9
const GPIO_FUNC38_OUT_SEL = 0x000001FF
const GPIO_FUNC38_OUT_SEL_V = 0x1FF
const GPIO_FUNC38_OUT_SEL_S = 0
const GPIO_FUNC39_OEN_INV_SEL_V = 0x1
const GPIO_FUNC39_OEN_INV_SEL_S = 11
const GPIO_FUNC39_OEN_SEL_V = 0x1
const GPIO_FUNC39_OEN_SEL_S = 10
const GPIO_FUNC39_OUT_INV_SEL_V = 0x1
const GPIO_FUNC39_OUT_INV_SEL_S = 9
const GPIO_FUNC39_OUT_SEL = 0x000001FF
const GPIO_FUNC39_OUT_SEL_V = 0x1FF
const GPIO_FUNC39_OUT_SEL_S = 0
const TIMG_T0_EN_V = 0x1
const TIMG_T0_EN_S = 31
const TIMG_T0_INCREASE_V = 0x1
const TIMG_T0_INCREASE_S = 30
const TIMG_T0_AUTORELOAD_V = 0x1
const TIMG_T0_AUTORELOAD_S = 29
const TIMG_T0_DIVIDER = 0x0000FFFF
const TIMG_T0_DIVIDER_V = 0xFFFF
const TIMG_T0_DIVIDER_S = 13
const TIMG_T0_EDGE_INT_EN_V = 0x1
const TIMG_T0_EDGE_INT_EN_S = 12
const TIMG_T0_LEVEL_INT_EN_V = 0x1
const TIMG_T0_LEVEL_INT_EN_S = 11
const TIMG_T0_ALARM_EN_V = 0x1
const TIMG_T0_ALARM_EN_S = 10
const TIMG_T0_LO = 0xFFFFFFFF
const TIMG_T0_LO_V = 0xFFFFFFFF
const TIMG_T0_LO_S = 0
const TIMG_T0_HI = 0xFFFFFFFF
const TIMG_T0_HI_V = 0xFFFFFFFF
const TIMG_T0_HI_S = 0
const TIMG_T0_UPDATE = 0xFFFFFFFF
const TIMG_T0_UPDATE_V = 0xFFFFFFFF
const TIMG_T0_UPDATE_S = 0
const TIMG_T0_ALARM_LO = 0xFFFFFFFF
const TIMG_T0_ALARM_LO_V = 0xFFFFFFFF
const TIMG_T0_ALARM_LO_S = 0
const TIMG_T0_ALARM_HI = 0xFFFFFFFF
const TIMG_T0_ALARM_HI_V = 0xFFFFFFFF
const TIMG_T0_ALARM_HI_S = 0
const TIMG_T0_LOAD_LO = 0xFFFFFFFF
const TIMG_T0_LOAD_LO_V = 0xFFFFFFFF
const TIMG_T0_LOAD_LO_S = 0
const TIMG_T0_LOAD_HI = 0xFFFFFFFF
const TIMG_T0_LOAD_HI_V = 0xFFFFFFFF
const TIMG_T0_LOAD_HI_S = 0
const TIMG_T0_LOAD = 0xFFFFFFFF
const TIMG_T0_LOAD_V = 0xFFFFFFFF
const TIMG_T0_LOAD_S = 0
const TIMG_T1_EN_V = 0x1
const TIMG_T1_EN_S = 31
const TIMG_T1_INCREASE_V = 0x1
const TIMG_T1_INCREASE_S = 30
const TIMG_T1_AUTORELOAD_V = 0x1
const TIMG_T1_AUTORELOAD_S = 29
const TIMG_T1_DIVIDER = 0x0000FFFF
const TIMG_T1_DIVIDER_V = 0xFFFF
const TIMG_T1_DIVIDER_S = 13
const TIMG_T1_EDGE_INT_EN_V = 0x1
const TIMG_T1_EDGE_INT_EN_S = 12
const TIMG_T1_LEVEL_INT_EN_V = 0x1
const TIMG_T1_LEVEL_INT_EN_S = 11
const TIMG_T1_ALARM_EN_V = 0x1
const TIMG_T1_ALARM_EN_S = 10
const TIMG_T1_LO = 0xFFFFFFFF
const TIMG_T1_LO_V = 0xFFFFFFFF
const TIMG_T1_LO_S = 0
const TIMG_T1_HI = 0xFFFFFFFF
const TIMG_T1_HI_V = 0xFFFFFFFF
const TIMG_T1_HI_S = 0
const TIMG_T1_UPDATE = 0xFFFFFFFF
const TIMG_T1_UPDATE_V = 0xFFFFFFFF
const TIMG_T1_UPDATE_S = 0
const TIMG_T1_ALARM_LO = 0xFFFFFFFF
const TIMG_T1_ALARM_LO_V = 0xFFFFFFFF
const TIMG_T1_ALARM_LO_S = 0
const TIMG_T1_ALARM_HI = 0xFFFFFFFF
const TIMG_T1_ALARM_HI_V = 0xFFFFFFFF
const TIMG_T1_ALARM_HI_S = 0
const TIMG_T1_LOAD_LO = 0xFFFFFFFF
const TIMG_T1_LOAD_LO_V = 0xFFFFFFFF
const TIMG_T1_LOAD_LO_S = 0
const TIMG_T1_LOAD_HI = 0xFFFFFFFF
const TIMG_T1_LOAD_HI_V = 0xFFFFFFFF
const TIMG_T1_LOAD_HI_S = 0
const TIMG_T1_LOAD = 0xFFFFFFFF
const TIMG_T1_LOAD_V = 0xFFFFFFFF
const TIMG_T1_LOAD_S = 0
const TIMG_WDT_EN_V = 0x1
const TIMG_WDT_EN_S = 31
const TIMG_WDT_STG0 = 0x00000003
const TIMG_WDT_STG0_V = 0x3
const TIMG_WDT_STG0_S = 29
const TIMG_WDT_STG1 = 0x00000003
const TIMG_WDT_STG1_V = 0x3
const TIMG_WDT_STG1_S = 27
const TIMG_WDT_STG2 = 0x00000003
const TIMG_WDT_STG2_V = 0x3
const TIMG_WDT_STG2_S = 25
const TIMG_WDT_STG3 = 0x00000003
const TIMG_WDT_STG3_V = 0x3
const TIMG_WDT_STG3_S = 23
const TIMG_WDT_EDGE_INT_EN_V = 0x1
const TIMG_WDT_EDGE_INT_EN_S = 22
const TIMG_WDT_LEVEL_INT_EN_V = 0x1
const TIMG_WDT_LEVEL_INT_EN_S = 21
const TIMG_WDT_CPU_RESET_LENGTH = 0x00000007
const TIMG_WDT_CPU_RESET_LENGTH_V = 0x7
const TIMG_WDT_CPU_RESET_LENGTH_S = 18
const TIMG_WDT_SYS_RESET_LENGTH = 0x00000007
const TIMG_WDT_SYS_RESET_LENGTH_V = 0x7
const TIMG_WDT_SYS_RESET_LENGTH_S = 15
const TIMG_WDT_FLASHBOOT_MOD_EN_V = 0x1
const TIMG_WDT_FLASHBOOT_MOD_EN_S = 14
const TIMG_WDT_CLK_PRESCALE = 0x0000FFFF
const TIMG_WDT_CLK_PRESCALE_V = 0xFFFF
const TIMG_WDT_CLK_PRESCALE_S = 16
const TIMG_WDT_STG0_HOLD = 0xFFFFFFFF
const TIMG_WDT_STG0_HOLD_V = 0xFFFFFFFF
const TIMG_WDT_STG0_HOLD_S = 0
const TIMG_WDT_STG1_HOLD = 0xFFFFFFFF
const TIMG_WDT_STG1_HOLD_V = 0xFFFFFFFF
const TIMG_WDT_STG1_HOLD_S = 0
const TIMG_WDT_STG2_HOLD = 0xFFFFFFFF
const TIMG_WDT_STG2_HOLD_V = 0xFFFFFFFF
const TIMG_WDT_STG2_HOLD_S = 0
const TIMG_WDT_STG3_HOLD = 0xFFFFFFFF
const TIMG_WDT_STG3_HOLD_V = 0xFFFFFFFF
const TIMG_WDT_STG3_HOLD_S = 0
const TIMG_WDT_FEED = 0xFFFFFFFF
const TIMG_WDT_FEED_V = 0xFFFFFFFF
const TIMG_WDT_FEED_S = 0
const TIMG_WDT_WKEY = 0xFFFFFFFF
const TIMG_WDT_WKEY_V = 0xFFFFFFFF
const TIMG_WDT_WKEY_S = 0
const TIMG_RTC_CALI_START_V = 0x1
const TIMG_RTC_CALI_START_S = 31
const TIMG_RTC_CALI_MAX = 0x00007FFF
const TIMG_RTC_CALI_MAX_V = 0x7FFF
const TIMG_RTC_CALI_MAX_S = 16
const TIMG_RTC_CALI_RDY_V = 0x1
const TIMG_RTC_CALI_RDY_S = 15
const TIMG_RTC_CALI_CLK_SEL = 0x00000003
const TIMG_RTC_CALI_CLK_SEL_V = 0x3
const TIMG_RTC_CALI_CLK_SEL_S = 13
const TIMG_RTC_CALI_START_CYCLING_V = 0x1
const TIMG_RTC_CALI_START_CYCLING_S = 12
const TIMG_RTC_CALI_VALUE = 0x01FFFFFF
const TIMG_RTC_CALI_VALUE_V = 0x1FFFFFF
const TIMG_RTC_CALI_VALUE_S = 7
const TIMG_LACT_EN_V = 0x1
const TIMG_LACT_EN_S = 31
const TIMG_LACT_INCREASE_V = 0x1
const TIMG_LACT_INCREASE_S = 30
const TIMG_LACT_AUTORELOAD_V = 0x1
const TIMG_LACT_AUTORELOAD_S = 29
const TIMG_LACT_DIVIDER = 0x0000FFFF
const TIMG_LACT_DIVIDER_V = 0xFFFF
const TIMG_LACT_DIVIDER_S = 13
const TIMG_LACT_EDGE_INT_EN_V = 0x1
const TIMG_LACT_EDGE_INT_EN_S = 12
const TIMG_LACT_LEVEL_INT_EN_V = 0x1
const TIMG_LACT_LEVEL_INT_EN_S = 11
const TIMG_LACT_ALARM_EN_V = 0x1
const TIMG_LACT_ALARM_EN_S = 10
const TIMG_LACT_LAC_EN_V = 0x1
const TIMG_LACT_LAC_EN_S = 9
const TIMG_LACT_CPST_EN_V = 0x1
const TIMG_LACT_CPST_EN_S = 8
const TIMG_LACT_RTC_ONLY_V = 0x1
const TIMG_LACT_RTC_ONLY_S = 7
const TIMG_LACT_RTC_STEP_LEN = 0x03FFFFFF
const TIMG_LACT_RTC_STEP_LEN_V = 0x3FFFFFF
const TIMG_LACT_RTC_STEP_LEN_S = 6
const TIMG_LACT_LO = 0xFFFFFFFF
const TIMG_LACT_LO_V = 0xFFFFFFFF
const TIMG_LACT_LO_S = 0
const TIMG_LACT_HI = 0xFFFFFFFF
const TIMG_LACT_HI_V = 0xFFFFFFFF
const TIMG_LACT_HI_S = 0
const TIMG_LACT_UPDATE = 0xFFFFFFFF
const TIMG_LACT_UPDATE_V = 0xFFFFFFFF
const TIMG_LACT_UPDATE_S = 0
const TIMG_LACT_ALARM_LO = 0xFFFFFFFF
const TIMG_LACT_ALARM_LO_V = 0xFFFFFFFF
const TIMG_LACT_ALARM_LO_S = 0
const TIMG_LACT_ALARM_HI = 0xFFFFFFFF
const TIMG_LACT_ALARM_HI_V = 0xFFFFFFFF
const TIMG_LACT_ALARM_HI_S = 0
const TIMG_LACT_LOAD_LO = 0xFFFFFFFF
const TIMG_LACT_LOAD_LO_V = 0xFFFFFFFF
const TIMG_LACT_LOAD_LO_S = 0
const TIMG_LACT_LOAD_HI = 0xFFFFFFFF
const TIMG_LACT_LOAD_HI_V = 0xFFFFFFFF
const TIMG_LACT_LOAD_HI_S = 0
const TIMG_LACT_LOAD = 0xFFFFFFFF
const TIMG_LACT_LOAD_V = 0xFFFFFFFF
const TIMG_LACT_LOAD_S = 0
const TIMG_LACT_INT_ENA_V = 0x1
const TIMG_LACT_INT_ENA_S = 3
const TIMG_WDT_INT_ENA_V = 0x1
const TIMG_WDT_INT_ENA_S = 2
const TIMG_T1_INT_ENA_V = 0x1
const TIMG_T1_INT_ENA_S = 1
const TIMG_T0_INT_ENA_V = 0x1
const TIMG_T0_INT_ENA_S = 0
const TIMG_LACT_INT_RAW_V = 0x1
const TIMG_LACT_INT_RAW_S = 3
const TIMG_WDT_INT_RAW_V = 0x1
const TIMG_WDT_INT_RAW_S = 2
const TIMG_T1_INT_RAW_V = 0x1
const TIMG_T1_INT_RAW_S = 1
const TIMG_T0_INT_RAW_V = 0x1
const TIMG_T0_INT_RAW_S = 0
const TIMG_LACT_INT_ST_V = 0x1
const TIMG_LACT_INT_ST_S = 3
const TIMG_WDT_INT_ST_V = 0x1
const TIMG_WDT_INT_ST_S = 2
const TIMG_T1_INT_ST_V = 0x1
const TIMG_T1_INT_ST_S = 1
const TIMG_T0_INT_ST_V = 0x1
const TIMG_T0_INT_ST_S = 0
const TIMG_LACT_INT_CLR_V = 0x1
const TIMG_LACT_INT_CLR_S = 3
const TIMG_WDT_INT_CLR_V = 0x1
const TIMG_WDT_INT_CLR_S = 2
const TIMG_T1_INT_CLR_V = 0x1
const TIMG_T1_INT_CLR_S = 1
const TIMG_T0_INT_CLR_V = 0x1
const TIMG_T0_INT_CLR_S = 0
const TIMG_NTIMERS_DATE = 0x0FFFFFFF
const TIMG_NTIMERS_DATE_V = 0xFFFFFFF
const TIMG_NTIMERS_DATE_S = 0
const TIMG_CLK_EN_V = 0x1
const TIMG_CLK_EN_S = 31
const TIMG_WDT_WKEY_VALUE = 0x50D83AA1
const SLC_SLC1_TOKEN_SEL_V = 0x1
const SLC_SLC1_TOKEN_SEL_S = 31
const SLC_SLC1_TOKEN_AUTO_CLR_V = 0x1
const SLC_SLC1_TOKEN_AUTO_CLR_S = 30
const SLC_SLC1_TXDATA_BURST_EN_V = 0x1
const SLC_SLC1_TXDATA_BURST_EN_S = 29
const SLC_SLC1_TXDSCR_BURST_EN_V = 0x1
const SLC_SLC1_TXDSCR_BURST_EN_S = 28
const SLC_SLC1_TXLINK_AUTO_RET_V = 0x1
const SLC_SLC1_TXLINK_AUTO_RET_S = 27
const SLC_SLC1_RXLINK_AUTO_RET_V = 0x1
const SLC_SLC1_RXLINK_AUTO_RET_S = 26
const SLC_SLC1_RXDATA_BURST_EN_V = 0x1
const SLC_SLC1_RXDATA_BURST_EN_S = 25
const SLC_SLC1_RXDSCR_BURST_EN_V = 0x1
const SLC_SLC1_RXDSCR_BURST_EN_S = 24
const SLC_SLC1_RX_NO_RESTART_CLR_V = 0x1
const SLC_SLC1_RX_NO_RESTART_CLR_S = 23
const SLC_SLC1_RX_AUTO_WRBACK_V = 0x1
const SLC_SLC1_RX_AUTO_WRBACK_S = 22
const SLC_SLC1_RX_LOOP_TEST_V = 0x1
const SLC_SLC1_RX_LOOP_TEST_S = 21
const SLC_SLC1_TX_LOOP_TEST_V = 0x1
const SLC_SLC1_TX_LOOP_TEST_S = 20
const SLC_SLC1_WR_RETRY_MASK_EN_V = 0x1
const SLC_SLC1_WR_RETRY_MASK_EN_S = 19
const SLC_SLC0_WR_RETRY_MASK_EN_V = 0x1
const SLC_SLC0_WR_RETRY_MASK_EN_S = 18
const SLC_SLC1_RX_RST_V = 0x1
const SLC_SLC1_RX_RST_S = 17
const SLC_SLC1_TX_RST_V = 0x1
const SLC_SLC1_TX_RST_S = 16
const SLC_SLC0_TOKEN_SEL_V = 0x1
const SLC_SLC0_TOKEN_SEL_S = 15
const SLC_SLC0_TOKEN_AUTO_CLR_V = 0x1
const SLC_SLC0_TOKEN_AUTO_CLR_S = 14
const SLC_SLC0_TXDATA_BURST_EN_V = 0x1
const SLC_SLC0_TXDATA_BURST_EN_S = 13
const SLC_SLC0_TXDSCR_BURST_EN_V = 0x1
const SLC_SLC0_TXDSCR_BURST_EN_S = 12
const SLC_SLC0_TXLINK_AUTO_RET_V = 0x1
const SLC_SLC0_TXLINK_AUTO_RET_S = 11
const SLC_SLC0_RXLINK_AUTO_RET_V = 0x1
const SLC_SLC0_RXLINK_AUTO_RET_S = 10
const SLC_SLC0_RXDATA_BURST_EN_V = 0x1
const SLC_SLC0_RXDATA_BURST_EN_S = 9
const SLC_SLC0_RXDSCR_BURST_EN_V = 0x1
const SLC_SLC0_RXDSCR_BURST_EN_S = 8
const SLC_SLC0_RX_NO_RESTART_CLR_V = 0x1
const SLC_SLC0_RX_NO_RESTART_CLR_S = 7
const SLC_SLC0_RX_AUTO_WRBACK_V = 0x1
const SLC_SLC0_RX_AUTO_WRBACK_S = 6
const SLC_SLC0_RX_LOOP_TEST_V = 0x1
const SLC_SLC0_RX_LOOP_TEST_S = 5
const SLC_SLC0_TX_LOOP_TEST_V = 0x1
const SLC_SLC0_TX_LOOP_TEST_S = 4
const SLC_AHBM_RST_V = 0x1
const SLC_AHBM_RST_S = 3
const SLC_AHBM_FIFO_RST_V = 0x1
const SLC_AHBM_FIFO_RST_S = 2
const SLC_SLC0_RX_RST_V = 0x1
const SLC_SLC0_RX_RST_S = 1
const SLC_SLC0_TX_RST_V = 0x1
const SLC_SLC0_TX_RST_S = 0
const SLC_SLC0_RX_QUICK_EOF_INT_RAW_V = 0x1
const SLC_SLC0_RX_QUICK_EOF_INT_RAW_S = 26
const SLC_CMD_DTC_INT_RAW_V = 0x1
const SLC_CMD_DTC_INT_RAW_S = 25
const SLC_SLC0_TX_ERR_EOF_INT_RAW_V = 0x1
const SLC_SLC0_TX_ERR_EOF_INT_RAW_S = 24
const SLC_SLC0_WR_RETRY_DONE_INT_RAW_V = 0x1
const SLC_SLC0_WR_RETRY_DONE_INT_RAW_S = 23
const SLC_SLC0_HOST_RD_ACK_INT_RAW_V = 0x1
const SLC_SLC0_HOST_RD_ACK_INT_RAW_S = 22
const SLC_SLC0_TX_DSCR_EMPTY_INT_RAW_V = 0x1
const SLC_SLC0_TX_DSCR_EMPTY_INT_RAW_S = 21
const SLC_SLC0_RX_DSCR_ERR_INT_RAW_V = 0x1
const SLC_SLC0_RX_DSCR_ERR_INT_RAW_S = 20
const SLC_SLC0_TX_DSCR_ERR_INT_RAW_V = 0x1
const SLC_SLC0_TX_DSCR_ERR_INT_RAW_S = 19
const SLC_SLC0_TOHOST_INT_RAW_V = 0x1
const SLC_SLC0_TOHOST_INT_RAW_S = 18
const SLC_SLC0_RX_EOF_INT_RAW_V = 0x1
const SLC_SLC0_RX_EOF_INT_RAW_S = 17
const SLC_SLC0_RX_DONE_INT_RAW_V = 0x1
const SLC_SLC0_RX_DONE_INT_RAW_S = 16
const SLC_SLC0_TX_SUC_EOF_INT_RAW_V = 0x1
const SLC_SLC0_TX_SUC_EOF_INT_RAW_S = 15
const SLC_SLC0_TX_DONE_INT_RAW_V = 0x1
const SLC_SLC0_TX_DONE_INT_RAW_S = 14
const SLC_SLC0_TOKEN1_1TO0_INT_RAW_V = 0x1
const SLC_SLC0_TOKEN1_1TO0_INT_RAW_S = 13
const SLC_SLC0_TOKEN0_1TO0_INT_RAW_V = 0x1
const SLC_SLC0_TOKEN0_1TO0_INT_RAW_S = 12
const SLC_SLC0_TX_OVF_INT_RAW_V = 0x1
const SLC_SLC0_TX_OVF_INT_RAW_S = 11
const SLC_SLC0_RX_UDF_INT_RAW_V = 0x1
const SLC_SLC0_RX_UDF_INT_RAW_S = 10
const SLC_SLC0_TX_START_INT_RAW_V = 0x1
const SLC_SLC0_TX_START_INT_RAW_S = 9
const SLC_SLC0_RX_START_INT_RAW_V = 0x1
const SLC_SLC0_RX_START_INT_RAW_S = 8
const SLC_FRHOST_BIT7_INT_RAW_V = 0x1
const SLC_FRHOST_BIT7_INT_RAW_S = 7
const SLC_FRHOST_BIT6_INT_RAW_V = 0x1
const SLC_FRHOST_BIT6_INT_RAW_S = 6
const SLC_FRHOST_BIT5_INT_RAW_V = 0x1
const SLC_FRHOST_BIT5_INT_RAW_S = 5
const SLC_FRHOST_BIT4_INT_RAW_V = 0x1
const SLC_FRHOST_BIT4_INT_RAW_S = 4
const SLC_FRHOST_BIT3_INT_RAW_V = 0x1
const SLC_FRHOST_BIT3_INT_RAW_S = 3
const SLC_FRHOST_BIT2_INT_RAW_V = 0x1
const SLC_FRHOST_BIT2_INT_RAW_S = 2
const SLC_FRHOST_BIT1_INT_RAW_V = 0x1
const SLC_FRHOST_BIT1_INT_RAW_S = 1
const SLC_FRHOST_BIT0_INT_RAW_V = 0x1
const SLC_FRHOST_BIT0_INT_RAW_S = 0
const SLC_SLC0_RX_QUICK_EOF_INT_ST_V = 0x1
const SLC_SLC0_RX_QUICK_EOF_INT_ST_S = 26
const SLC_CMD_DTC_INT_ST_V = 0x1
const SLC_CMD_DTC_INT_ST_S = 25
const SLC_SLC0_TX_ERR_EOF_INT_ST_V = 0x1
const SLC_SLC0_TX_ERR_EOF_INT_ST_S = 24
const SLC_SLC0_WR_RETRY_DONE_INT_ST_V = 0x1
const SLC_SLC0_WR_RETRY_DONE_INT_ST_S = 23
const SLC_SLC0_HOST_RD_ACK_INT_ST_V = 0x1
const SLC_SLC0_HOST_RD_ACK_INT_ST_S = 22
const SLC_SLC0_TX_DSCR_EMPTY_INT_ST_V = 0x1
const SLC_SLC0_TX_DSCR_EMPTY_INT_ST_S = 21
const SLC_SLC0_RX_DSCR_ERR_INT_ST_V = 0x1
const SLC_SLC0_RX_DSCR_ERR_INT_ST_S = 20
const SLC_SLC0_TX_DSCR_ERR_INT_ST_V = 0x1
const SLC_SLC0_TX_DSCR_ERR_INT_ST_S = 19
const SLC_SLC0_TOHOST_INT_ST_V = 0x1
const SLC_SLC0_TOHOST_INT_ST_S = 18
const SLC_SLC0_RX_EOF_INT_ST_V = 0x1
const SLC_SLC0_RX_EOF_INT_ST_S = 17
const SLC_SLC0_RX_DONE_INT_ST_V = 0x1
const SLC_SLC0_RX_DONE_INT_ST_S = 16
const SLC_SLC0_TX_SUC_EOF_INT_ST_V = 0x1
const SLC_SLC0_TX_SUC_EOF_INT_ST_S = 15
const SLC_SLC0_TX_DONE_INT_ST_V = 0x1
const SLC_SLC0_TX_DONE_INT_ST_S = 14
const SLC_SLC0_TOKEN1_1TO0_INT_ST_V = 0x1
const SLC_SLC0_TOKEN1_1TO0_INT_ST_S = 13
const SLC_SLC0_TOKEN0_1TO0_INT_ST_V = 0x1
const SLC_SLC0_TOKEN0_1TO0_INT_ST_S = 12
const SLC_SLC0_TX_OVF_INT_ST_V = 0x1
const SLC_SLC0_TX_OVF_INT_ST_S = 11
const SLC_SLC0_RX_UDF_INT_ST_V = 0x1
const SLC_SLC0_RX_UDF_INT_ST_S = 10
const SLC_SLC0_TX_START_INT_ST_V = 0x1
const SLC_SLC0_TX_START_INT_ST_S = 9
const SLC_SLC0_RX_START_INT_ST_V = 0x1
const SLC_SLC0_RX_START_INT_ST_S = 8
const SLC_FRHOST_BIT7_INT_ST_V = 0x1
const SLC_FRHOST_BIT7_INT_ST_S = 7
const SLC_FRHOST_BIT6_INT_ST_V = 0x1
const SLC_FRHOST_BIT6_INT_ST_S = 6
const SLC_FRHOST_BIT5_INT_ST_V = 0x1
const SLC_FRHOST_BIT5_INT_ST_S = 5
const SLC_FRHOST_BIT4_INT_ST_V = 0x1
const SLC_FRHOST_BIT4_INT_ST_S = 4
const SLC_FRHOST_BIT3_INT_ST_V = 0x1
const SLC_FRHOST_BIT3_INT_ST_S = 3
const SLC_FRHOST_BIT2_INT_ST_V = 0x1
const SLC_FRHOST_BIT2_INT_ST_S = 2
const SLC_FRHOST_BIT1_INT_ST_V = 0x1
const SLC_FRHOST_BIT1_INT_ST_S = 1
const SLC_FRHOST_BIT0_INT_ST_V = 0x1
const SLC_FRHOST_BIT0_INT_ST_S = 0
const SLC_SLC0_RX_QUICK_EOF_INT_ENA_V = 0x1
const SLC_SLC0_RX_QUICK_EOF_INT_ENA_S = 26
const SLC_CMD_DTC_INT_ENA_V = 0x1
const SLC_CMD_DTC_INT_ENA_S = 25
const SLC_SLC0_TX_ERR_EOF_INT_ENA_V = 0x1
const SLC_SLC0_TX_ERR_EOF_INT_ENA_S = 24
const SLC_SLC0_WR_RETRY_DONE_INT_ENA_V = 0x1
const SLC_SLC0_WR_RETRY_DONE_INT_ENA_S = 23
const SLC_SLC0_HOST_RD_ACK_INT_ENA_V = 0x1
const SLC_SLC0_HOST_RD_ACK_INT_ENA_S = 22
const SLC_SLC0_TX_DSCR_EMPTY_INT_ENA_V = 0x1
const SLC_SLC0_TX_DSCR_EMPTY_INT_ENA_S = 21
const SLC_SLC0_RX_DSCR_ERR_INT_ENA_V = 0x1
const SLC_SLC0_RX_DSCR_ERR_INT_ENA_S = 20
const SLC_SLC0_TX_DSCR_ERR_INT_ENA_V = 0x1
const SLC_SLC0_TX_DSCR_ERR_INT_ENA_S = 19
const SLC_SLC0_TOHOST_INT_ENA_V = 0x1
const SLC_SLC0_TOHOST_INT_ENA_S = 18
const SLC_SLC0_RX_EOF_INT_ENA_V = 0x1
const SLC_SLC0_RX_EOF_INT_ENA_S = 17
const SLC_SLC0_RX_DONE_INT_ENA_V = 0x1
const SLC_SLC0_RX_DONE_INT_ENA_S = 16
const SLC_SLC0_TX_SUC_EOF_INT_ENA_V = 0x1
const SLC_SLC0_TX_SUC_EOF_INT_ENA_S = 15
const SLC_SLC0_TX_DONE_INT_ENA_V = 0x1
const SLC_SLC0_TX_DONE_INT_ENA_S = 14
const SLC_SLC0_TOKEN1_1TO0_INT_ENA_V = 0x1
const SLC_SLC0_TOKEN1_1TO0_INT_ENA_S = 13
const SLC_SLC0_TOKEN0_1TO0_INT_ENA_V = 0x1
const SLC_SLC0_TOKEN0_1TO0_INT_ENA_S = 12
const SLC_SLC0_TX_OVF_INT_ENA_V = 0x1
const SLC_SLC0_TX_OVF_INT_ENA_S = 11
const SLC_SLC0_RX_UDF_INT_ENA_V = 0x1
const SLC_SLC0_RX_UDF_INT_ENA_S = 10
const SLC_SLC0_TX_START_INT_ENA_V = 0x1
const SLC_SLC0_TX_START_INT_ENA_S = 9
const SLC_SLC0_RX_START_INT_ENA_V = 0x1
const SLC_SLC0_RX_START_INT_ENA_S = 8
const SLC_FRHOST_BIT7_INT_ENA_V = 0x1
const SLC_FRHOST_BIT7_INT_ENA_S = 7
const SLC_FRHOST_BIT6_INT_ENA_V = 0x1
const SLC_FRHOST_BIT6_INT_ENA_S = 6
const SLC_FRHOST_BIT5_INT_ENA_V = 0x1
const SLC_FRHOST_BIT5_INT_ENA_S = 5
const SLC_FRHOST_BIT4_INT_ENA_V = 0x1
const SLC_FRHOST_BIT4_INT_ENA_S = 4
const SLC_FRHOST_BIT3_INT_ENA_V = 0x1
const SLC_FRHOST_BIT3_INT_ENA_S = 3
const SLC_FRHOST_BIT2_INT_ENA_V = 0x1
const SLC_FRHOST_BIT2_INT_ENA_S = 2
const SLC_FRHOST_BIT1_INT_ENA_V = 0x1
const SLC_FRHOST_BIT1_INT_ENA_S = 1
const SLC_FRHOST_BIT0_INT_ENA_V = 0x1
const SLC_FRHOST_BIT0_INT_ENA_S = 0
const SLC_SLC0_RX_QUICK_EOF_INT_CLR_V = 0x1
const SLC_SLC0_RX_QUICK_EOF_INT_CLR_S = 26
const SLC_CMD_DTC_INT_CLR_V = 0x1
const SLC_CMD_DTC_INT_CLR_S = 25
const SLC_SLC0_TX_ERR_EOF_INT_CLR_V = 0x1
const SLC_SLC0_TX_ERR_EOF_INT_CLR_S = 24
const SLC_SLC0_WR_RETRY_DONE_INT_CLR_V = 0x1
const SLC_SLC0_WR_RETRY_DONE_INT_CLR_S = 23
const SLC_SLC0_HOST_RD_ACK_INT_CLR_V = 0x1
const SLC_SLC0_HOST_RD_ACK_INT_CLR_S = 22
const SLC_SLC0_TX_DSCR_EMPTY_INT_CLR_V = 0x1
const SLC_SLC0_TX_DSCR_EMPTY_INT_CLR_S = 21
const SLC_SLC0_RX_DSCR_ERR_INT_CLR_V = 0x1
const SLC_SLC0_RX_DSCR_ERR_INT_CLR_S = 20
const SLC_SLC0_TX_DSCR_ERR_INT_CLR_V = 0x1
const SLC_SLC0_TX_DSCR_ERR_INT_CLR_S = 19
const SLC_SLC0_TOHOST_INT_CLR_V = 0x1
const SLC_SLC0_TOHOST_INT_CLR_S = 18
const SLC_SLC0_RX_EOF_INT_CLR_V = 0x1
const SLC_SLC0_RX_EOF_INT_CLR_S = 17
const SLC_SLC0_RX_DONE_INT_CLR_V = 0x1
const SLC_SLC0_RX_DONE_INT_CLR_S = 16
const SLC_SLC0_TX_SUC_EOF_INT_CLR_V = 0x1
const SLC_SLC0_TX_SUC_EOF_INT_CLR_S = 15
const SLC_SLC0_TX_DONE_INT_CLR_V = 0x1
const SLC_SLC0_TX_DONE_INT_CLR_S = 14
const SLC_SLC0_TOKEN1_1TO0_INT_CLR_V = 0x1
const SLC_SLC0_TOKEN1_1TO0_INT_CLR_S = 13
const SLC_SLC0_TOKEN0_1TO0_INT_CLR_V = 0x1
const SLC_SLC0_TOKEN0_1TO0_INT_CLR_S = 12
const SLC_SLC0_TX_OVF_INT_CLR_V = 0x1
const SLC_SLC0_TX_OVF_INT_CLR_S = 11
const SLC_SLC0_RX_UDF_INT_CLR_V = 0x1
const SLC_SLC0_RX_UDF_INT_CLR_S = 10
const SLC_SLC0_TX_START_INT_CLR_V = 0x1
const SLC_SLC0_TX_START_INT_CLR_S = 9
const SLC_SLC0_RX_START_INT_CLR_V = 0x1
const SLC_SLC0_RX_START_INT_CLR_S = 8
const SLC_FRHOST_BIT7_INT_CLR_V = 0x1
const SLC_FRHOST_BIT7_INT_CLR_S = 7
const SLC_FRHOST_BIT6_INT_CLR_V = 0x1
const SLC_FRHOST_BIT6_INT_CLR_S = 6
const SLC_FRHOST_BIT5_INT_CLR_V = 0x1
const SLC_FRHOST_BIT5_INT_CLR_S = 5
const SLC_FRHOST_BIT4_INT_CLR_V = 0x1
const SLC_FRHOST_BIT4_INT_CLR_S = 4
const SLC_FRHOST_BIT3_INT_CLR_V = 0x1
const SLC_FRHOST_BIT3_INT_CLR_S = 3
const SLC_FRHOST_BIT2_INT_CLR_V = 0x1
const SLC_FRHOST_BIT2_INT_CLR_S = 2
const SLC_FRHOST_BIT1_INT_CLR_V = 0x1
const SLC_FRHOST_BIT1_INT_CLR_S = 1
const SLC_FRHOST_BIT0_INT_CLR_V = 0x1
const SLC_FRHOST_BIT0_INT_CLR_S = 0
const SLC_SLC1_TX_ERR_EOF_INT_RAW_V = 0x1
const SLC_SLC1_TX_ERR_EOF_INT_RAW_S = 24
const SLC_SLC1_WR_RETRY_DONE_INT_RAW_V = 0x1
const SLC_SLC1_WR_RETRY_DONE_INT_RAW_S = 23
const SLC_SLC1_HOST_RD_ACK_INT_RAW_V = 0x1
const SLC_SLC1_HOST_RD_ACK_INT_RAW_S = 22
const SLC_SLC1_TX_DSCR_EMPTY_INT_RAW_V = 0x1
const SLC_SLC1_TX_DSCR_EMPTY_INT_RAW_S = 21
const SLC_SLC1_RX_DSCR_ERR_INT_RAW_V = 0x1
const SLC_SLC1_RX_DSCR_ERR_INT_RAW_S = 20
const SLC_SLC1_TX_DSCR_ERR_INT_RAW_V = 0x1
const SLC_SLC1_TX_DSCR_ERR_INT_RAW_S = 19
const SLC_SLC1_TOHOST_INT_RAW_V = 0x1
const SLC_SLC1_TOHOST_INT_RAW_S = 18
const SLC_SLC1_RX_EOF_INT_RAW_V = 0x1
const SLC_SLC1_RX_EOF_INT_RAW_S = 17
const SLC_SLC1_RX_DONE_INT_RAW_V = 0x1
const SLC_SLC1_RX_DONE_INT_RAW_S = 16
const SLC_SLC1_TX_SUC_EOF_INT_RAW_V = 0x1
const SLC_SLC1_TX_SUC_EOF_INT_RAW_S = 15
const SLC_SLC1_TX_DONE_INT_RAW_V = 0x1
const SLC_SLC1_TX_DONE_INT_RAW_S = 14
const SLC_SLC1_TOKEN1_1TO0_INT_RAW_V = 0x1
const SLC_SLC1_TOKEN1_1TO0_INT_RAW_S = 13
const SLC_SLC1_TOKEN0_1TO0_INT_RAW_V = 0x1
const SLC_SLC1_TOKEN0_1TO0_INT_RAW_S = 12
const SLC_SLC1_TX_OVF_INT_RAW_V = 0x1
const SLC_SLC1_TX_OVF_INT_RAW_S = 11
const SLC_SLC1_RX_UDF_INT_RAW_V = 0x1
const SLC_SLC1_RX_UDF_INT_RAW_S = 10
const SLC_SLC1_TX_START_INT_RAW_V = 0x1
const SLC_SLC1_TX_START_INT_RAW_S = 9
const SLC_SLC1_RX_START_INT_RAW_V = 0x1
const SLC_SLC1_RX_START_INT_RAW_S = 8
const SLC_FRHOST_BIT15_INT_RAW_V = 0x1
const SLC_FRHOST_BIT15_INT_RAW_S = 7
const SLC_FRHOST_BIT14_INT_RAW_V = 0x1
const SLC_FRHOST_BIT14_INT_RAW_S = 6
const SLC_FRHOST_BIT13_INT_RAW_V = 0x1
const SLC_FRHOST_BIT13_INT_RAW_S = 5
const SLC_FRHOST_BIT12_INT_RAW_V = 0x1
const SLC_FRHOST_BIT12_INT_RAW_S = 4
const SLC_FRHOST_BIT11_INT_RAW_V = 0x1
const SLC_FRHOST_BIT11_INT_RAW_S = 3
const SLC_FRHOST_BIT10_INT_RAW_V = 0x1
const SLC_FRHOST_BIT10_INT_RAW_S = 2
const SLC_FRHOST_BIT9_INT_RAW_V = 0x1
const SLC_FRHOST_BIT9_INT_RAW_S = 1
const SLC_FRHOST_BIT8_INT_RAW_V = 0x1
const SLC_FRHOST_BIT8_INT_RAW_S = 0
const SLC_SLC1_TX_ERR_EOF_INT_ST_V = 0x1
const SLC_SLC1_TX_ERR_EOF_INT_ST_S = 24
const SLC_SLC1_WR_RETRY_DONE_INT_ST_V = 0x1
const SLC_SLC1_WR_RETRY_DONE_INT_ST_S = 23
const SLC_SLC1_HOST_RD_ACK_INT_ST_V = 0x1
const SLC_SLC1_HOST_RD_ACK_INT_ST_S = 22
const SLC_SLC1_TX_DSCR_EMPTY_INT_ST_V = 0x1
const SLC_SLC1_TX_DSCR_EMPTY_INT_ST_S = 21
const SLC_SLC1_RX_DSCR_ERR_INT_ST_V = 0x1
const SLC_SLC1_RX_DSCR_ERR_INT_ST_S = 20
const SLC_SLC1_TX_DSCR_ERR_INT_ST_V = 0x1
const SLC_SLC1_TX_DSCR_ERR_INT_ST_S = 19
const SLC_SLC1_TOHOST_INT_ST_V = 0x1
const SLC_SLC1_TOHOST_INT_ST_S = 18
const SLC_SLC1_RX_EOF_INT_ST_V = 0x1
const SLC_SLC1_RX_EOF_INT_ST_S = 17
const SLC_SLC1_RX_DONE_INT_ST_V = 0x1
const SLC_SLC1_RX_DONE_INT_ST_S = 16
const SLC_SLC1_TX_SUC_EOF_INT_ST_V = 0x1
const SLC_SLC1_TX_SUC_EOF_INT_ST_S = 15
const SLC_SLC1_TX_DONE_INT_ST_V = 0x1
const SLC_SLC1_TX_DONE_INT_ST_S = 14
const SLC_SLC1_TOKEN1_1TO0_INT_ST_V = 0x1
const SLC_SLC1_TOKEN1_1TO0_INT_ST_S = 13
const SLC_SLC1_TOKEN0_1TO0_INT_ST_V = 0x1
const SLC_SLC1_TOKEN0_1TO0_INT_ST_S = 12
const SLC_SLC1_TX_OVF_INT_ST_V = 0x1
const SLC_SLC1_TX_OVF_INT_ST_S = 11
const SLC_SLC1_RX_UDF_INT_ST_V = 0x1
const SLC_SLC1_RX_UDF_INT_ST_S = 10
const SLC_SLC1_TX_START_INT_ST_V = 0x1
const SLC_SLC1_TX_START_INT_ST_S = 9
const SLC_SLC1_RX_START_INT_ST_V = 0x1
const SLC_SLC1_RX_START_INT_ST_S = 8
const SLC_FRHOST_BIT15_INT_ST_V = 0x1
const SLC_FRHOST_BIT15_INT_ST_S = 7
const SLC_FRHOST_BIT14_INT_ST_V = 0x1
const SLC_FRHOST_BIT14_INT_ST_S = 6
const SLC_FRHOST_BIT13_INT_ST_V = 0x1
const SLC_FRHOST_BIT13_INT_ST_S = 5
const SLC_FRHOST_BIT12_INT_ST_V = 0x1
const SLC_FRHOST_BIT12_INT_ST_S = 4
const SLC_FRHOST_BIT11_INT_ST_V = 0x1
const SLC_FRHOST_BIT11_INT_ST_S = 3
const SLC_FRHOST_BIT10_INT_ST_V = 0x1
const SLC_FRHOST_BIT10_INT_ST_S = 2
const SLC_FRHOST_BIT9_INT_ST_V = 0x1
const SLC_FRHOST_BIT9_INT_ST_S = 1
const SLC_FRHOST_BIT8_INT_ST_V = 0x1
const SLC_FRHOST_BIT8_INT_ST_S = 0
const SLC_SLC1_TX_ERR_EOF_INT_ENA_V = 0x1
const SLC_SLC1_TX_ERR_EOF_INT_ENA_S = 24
const SLC_SLC1_WR_RETRY_DONE_INT_ENA_V = 0x1
const SLC_SLC1_WR_RETRY_DONE_INT_ENA_S = 23
const SLC_SLC1_HOST_RD_ACK_INT_ENA_V = 0x1
const SLC_SLC1_HOST_RD_ACK_INT_ENA_S = 22
const SLC_SLC1_TX_DSCR_EMPTY_INT_ENA_V = 0x1
const SLC_SLC1_TX_DSCR_EMPTY_INT_ENA_S = 21
const SLC_SLC1_RX_DSCR_ERR_INT_ENA_V = 0x1
const SLC_SLC1_RX_DSCR_ERR_INT_ENA_S = 20
const SLC_SLC1_TX_DSCR_ERR_INT_ENA_V = 0x1
const SLC_SLC1_TX_DSCR_ERR_INT_ENA_S = 19
const SLC_SLC1_TOHOST_INT_ENA_V = 0x1
const SLC_SLC1_TOHOST_INT_ENA_S = 18
const SLC_SLC1_RX_EOF_INT_ENA_V = 0x1
const SLC_SLC1_RX_EOF_INT_ENA_S = 17
const SLC_SLC1_RX_DONE_INT_ENA_V = 0x1
const SLC_SLC1_RX_DONE_INT_ENA_S = 16
const SLC_SLC1_TX_SUC_EOF_INT_ENA_V = 0x1
const SLC_SLC1_TX_SUC_EOF_INT_ENA_S = 15
const SLC_SLC1_TX_DONE_INT_ENA_V = 0x1
const SLC_SLC1_TX_DONE_INT_ENA_S = 14
const SLC_SLC1_TOKEN1_1TO0_INT_ENA_V = 0x1
const SLC_SLC1_TOKEN1_1TO0_INT_ENA_S = 13
const SLC_SLC1_TOKEN0_1TO0_INT_ENA_V = 0x1
const SLC_SLC1_TOKEN0_1TO0_INT_ENA_S = 12
const SLC_SLC1_TX_OVF_INT_ENA_V = 0x1
const SLC_SLC1_TX_OVF_INT_ENA_S = 11
const SLC_SLC1_RX_UDF_INT_ENA_V = 0x1
const SLC_SLC1_RX_UDF_INT_ENA_S = 10
const SLC_SLC1_TX_START_INT_ENA_V = 0x1
const SLC_SLC1_TX_START_INT_ENA_S = 9
const SLC_SLC1_RX_START_INT_ENA_V = 0x1
const SLC_SLC1_RX_START_INT_ENA_S = 8
const SLC_FRHOST_BIT15_INT_ENA_V = 0x1
const SLC_FRHOST_BIT15_INT_ENA_S = 7
const SLC_FRHOST_BIT14_INT_ENA_V = 0x1
const SLC_FRHOST_BIT14_INT_ENA_S = 6
const SLC_FRHOST_BIT13_INT_ENA_V = 0x1
const SLC_FRHOST_BIT13_INT_ENA_S = 5
const SLC_FRHOST_BIT12_INT_ENA_V = 0x1
const SLC_FRHOST_BIT12_INT_ENA_S = 4
const SLC_FRHOST_BIT11_INT_ENA_V = 0x1
const SLC_FRHOST_BIT11_INT_ENA_S = 3
const SLC_FRHOST_BIT10_INT_ENA_V = 0x1
const SLC_FRHOST_BIT10_INT_ENA_S = 2
const SLC_FRHOST_BIT9_INT_ENA_V = 0x1
const SLC_FRHOST_BIT9_INT_ENA_S = 1
const SLC_FRHOST_BIT8_INT_ENA_V = 0x1
const SLC_FRHOST_BIT8_INT_ENA_S = 0
const SLC_SLC1_TX_ERR_EOF_INT_CLR_V = 0x1
const SLC_SLC1_TX_ERR_EOF_INT_CLR_S = 24
const SLC_SLC1_WR_RETRY_DONE_INT_CLR_V = 0x1
const SLC_SLC1_WR_RETRY_DONE_INT_CLR_S = 23
const SLC_SLC1_HOST_RD_ACK_INT_CLR_V = 0x1
const SLC_SLC1_HOST_RD_ACK_INT_CLR_S = 22
const SLC_SLC1_TX_DSCR_EMPTY_INT_CLR_V = 0x1
const SLC_SLC1_TX_DSCR_EMPTY_INT_CLR_S = 21
const SLC_SLC1_RX_DSCR_ERR_INT_CLR_V = 0x1
const SLC_SLC1_RX_DSCR_ERR_INT_CLR_S = 20
const SLC_SLC1_TX_DSCR_ERR_INT_CLR_V = 0x1
const SLC_SLC1_TX_DSCR_ERR_INT_CLR_S = 19
const SLC_SLC1_TOHOST_INT_CLR_V = 0x1
const SLC_SLC1_TOHOST_INT_CLR_S = 18
const SLC_SLC1_RX_EOF_INT_CLR_V = 0x1
const SLC_SLC1_RX_EOF_INT_CLR_S = 17
const SLC_SLC1_RX_DONE_INT_CLR_V = 0x1
const SLC_SLC1_RX_DONE_INT_CLR_S = 16
const SLC_SLC1_TX_SUC_EOF_INT_CLR_V = 0x1
const SLC_SLC1_TX_SUC_EOF_INT_CLR_S = 15
const SLC_SLC1_TX_DONE_INT_CLR_V = 0x1
const SLC_SLC1_TX_DONE_INT_CLR_S = 14
const SLC_SLC1_TOKEN1_1TO0_INT_CLR_V = 0x1
const SLC_SLC1_TOKEN1_1TO0_INT_CLR_S = 13
const SLC_SLC1_TOKEN0_1TO0_INT_CLR_V = 0x1
const SLC_SLC1_TOKEN0_1TO0_INT_CLR_S = 12
const SLC_SLC1_TX_OVF_INT_CLR_V = 0x1
const SLC_SLC1_TX_OVF_INT_CLR_S = 11
const SLC_SLC1_RX_UDF_INT_CLR_V = 0x1
const SLC_SLC1_RX_UDF_INT_CLR_S = 10
const SLC_SLC1_TX_START_INT_CLR_V = 0x1
const SLC_SLC1_TX_START_INT_CLR_S = 9
const SLC_SLC1_RX_START_INT_CLR_V = 0x1
const SLC_SLC1_RX_START_INT_CLR_S = 8
const SLC_FRHOST_BIT15_INT_CLR_V = 0x1
const SLC_FRHOST_BIT15_INT_CLR_S = 7
const SLC_FRHOST_BIT14_INT_CLR_V = 0x1
const SLC_FRHOST_BIT14_INT_CLR_S = 6
const SLC_FRHOST_BIT13_INT_CLR_V = 0x1
const SLC_FRHOST_BIT13_INT_CLR_S = 5
const SLC_FRHOST_BIT12_INT_CLR_V = 0x1
const SLC_FRHOST_BIT12_INT_CLR_S = 4
const SLC_FRHOST_BIT11_INT_CLR_V = 0x1
const SLC_FRHOST_BIT11_INT_CLR_S = 3
const SLC_FRHOST_BIT10_INT_CLR_V = 0x1
const SLC_FRHOST_BIT10_INT_CLR_S = 2
const SLC_FRHOST_BIT9_INT_CLR_V = 0x1
const SLC_FRHOST_BIT9_INT_CLR_S = 1
const SLC_FRHOST_BIT8_INT_CLR_V = 0x1
const SLC_FRHOST_BIT8_INT_CLR_S = 0
const SLC_SLC1_RX_EMPTY_V = 0x1
const SLC_SLC1_RX_EMPTY_S = 17
const SLC_SLC1_RX_FULL_V = 0x1
const SLC_SLC1_RX_FULL_S = 16
const SLC_SLC0_RX_EMPTY_V = 0x1
const SLC_SLC0_RX_EMPTY_S = 1
const SLC_SLC0_RX_FULL_V = 0x1
const SLC_SLC0_RX_FULL_S = 0
const SLC_SLC0_RXFIFO_PUSH_V = 0x1
const SLC_SLC0_RXFIFO_PUSH_S = 16
const SLC_SLC0_RXFIFO_WDATA = 0x000001FF
const SLC_SLC0_RXFIFO_WDATA_V = 0x1FF
const SLC_SLC0_RXFIFO_WDATA_S = 0
const SLC_SLC1_RXFIFO_PUSH_V = 0x1
const SLC_SLC1_RXFIFO_PUSH_S = 16
const SLC_SLC1_RXFIFO_WDATA = 0x000001FF
const SLC_SLC1_RXFIFO_WDATA_V = 0x1FF
const SLC_SLC1_RXFIFO_WDATA_S = 0
const SLC_SLC1_TX_EMPTY_V = 0x1
const SLC_SLC1_TX_EMPTY_S = 17
const SLC_SLC1_TX_FULL_V = 0x1
const SLC_SLC1_TX_FULL_S = 16
const SLC_SLC0_TX_EMPTY_V = 0x1
const SLC_SLC0_TX_EMPTY_S = 1
const SLC_SLC0_TX_FULL_V = 0x1
const SLC_SLC0_TX_FULL_S = 0
const SLC_SLC0_TXFIFO_POP_V = 0x1
const SLC_SLC0_TXFIFO_POP_S = 16
const SLC_SLC0_TXFIFO_RDATA = 0x000007FF
const SLC_SLC0_TXFIFO_RDATA_V = 0x7FF
const SLC_SLC0_TXFIFO_RDATA_S = 0
const SLC_SLC1_TXFIFO_POP_V = 0x1
const SLC_SLC1_TXFIFO_POP_S = 16
const SLC_SLC1_TXFIFO_RDATA = 0x000007FF
const SLC_SLC1_TXFIFO_RDATA_V = 0x7FF
const SLC_SLC1_TXFIFO_RDATA_S = 0
const SLC_SLC0_RXLINK_PARK_V = 0x1
const SLC_SLC0_RXLINK_PARK_S = 31
const SLC_SLC0_RXLINK_RESTART_V = 0x1
const SLC_SLC0_RXLINK_RESTART_S = 30
const SLC_SLC0_RXLINK_START_V = 0x1
const SLC_SLC0_RXLINK_START_S = 29
const SLC_SLC0_RXLINK_STOP_V = 0x1
const SLC_SLC0_RXLINK_STOP_S = 28
const SLC_SLC0_RXLINK_ADDR = 0x000FFFFF
const SLC_SLC0_RXLINK_ADDR_V = 0xFFFFF
const SLC_SLC0_RXLINK_ADDR_S = 0
const SLC_SLC0_TXLINK_PARK_V = 0x1
const SLC_SLC0_TXLINK_PARK_S = 31
const SLC_SLC0_TXLINK_RESTART_V = 0x1
const SLC_SLC0_TXLINK_RESTART_S = 30
const SLC_SLC0_TXLINK_START_V = 0x1
const SLC_SLC0_TXLINK_START_S = 29
const SLC_SLC0_TXLINK_STOP_V = 0x1
const SLC_SLC0_TXLINK_STOP_S = 28
const SLC_SLC0_TXLINK_ADDR = 0x000FFFFF
const SLC_SLC0_TXLINK_ADDR_V = 0xFFFFF
const SLC_SLC0_TXLINK_ADDR_S = 0
const SLC_SLC1_RXLINK_PARK_V = 0x1
const SLC_SLC1_RXLINK_PARK_S = 31
const SLC_SLC1_RXLINK_RESTART_V = 0x1
const SLC_SLC1_RXLINK_RESTART_S = 30
const SLC_SLC1_RXLINK_START_V = 0x1
const SLC_SLC1_RXLINK_START_S = 29
const SLC_SLC1_RXLINK_STOP_V = 0x1
const SLC_SLC1_RXLINK_STOP_S = 28
const SLC_SLC1_BT_PACKET_V = 0x1
const SLC_SLC1_BT_PACKET_S = 20
const SLC_SLC1_RXLINK_ADDR = 0x000FFFFF
const SLC_SLC1_RXLINK_ADDR_V = 0xFFFFF
const SLC_SLC1_RXLINK_ADDR_S = 0
const SLC_SLC1_TXLINK_PARK_V = 0x1
const SLC_SLC1_TXLINK_PARK_S = 31
const SLC_SLC1_TXLINK_RESTART_V = 0x1
const SLC_SLC1_TXLINK_RESTART_S = 30
const SLC_SLC1_TXLINK_START_V = 0x1
const SLC_SLC1_TXLINK_START_S = 29
const SLC_SLC1_TXLINK_STOP_V = 0x1
const SLC_SLC1_TXLINK_STOP_S = 28
const SLC_SLC1_TXLINK_ADDR = 0x000FFFFF
const SLC_SLC1_TXLINK_ADDR_V = 0xFFFFF
const SLC_SLC1_TXLINK_ADDR_S = 0
const SLC_SLC1_TOHOST_INTVEC = 0x000000FF
const SLC_SLC1_TOHOST_INTVEC_V = 0xFF
const SLC_SLC1_TOHOST_INTVEC_S = 16
const SLC_SLC0_TOHOST_INTVEC = 0x000000FF
const SLC_SLC0_TOHOST_INTVEC_V = 0xFF
const SLC_SLC0_TOHOST_INTVEC_S = 0
const SLC_SLC0_TOKEN0 = 0x00000FFF
const SLC_SLC0_TOKEN0_V = 0xFFF
const SLC_SLC0_TOKEN0_S = 16
const SLC_SLC0_TOKEN0_INC_MORE_V = 0x1
const SLC_SLC0_TOKEN0_INC_MORE_S = 14
const SLC_SLC0_TOKEN0_INC_V = 0x1
const SLC_SLC0_TOKEN0_INC_S = 13
const SLC_SLC0_TOKEN0_WR_V = 0x1
const SLC_SLC0_TOKEN0_WR_S = 12
const SLC_SLC0_TOKEN0_WDATA = 0x00000FFF
const SLC_SLC0_TOKEN0_WDATA_V = 0xFFF
const SLC_SLC0_TOKEN0_WDATA_S = 0
const SLC_SLC0_TOKEN1 = 0x00000FFF
const SLC_SLC0_TOKEN1_V = 0xFFF
const SLC_SLC0_TOKEN1_S = 16
const SLC_SLC0_TOKEN1_INC_MORE_V = 0x1
const SLC_SLC0_TOKEN1_INC_MORE_S = 14
const SLC_SLC0_TOKEN1_INC_V = 0x1
const SLC_SLC0_TOKEN1_INC_S = 13
const SLC_SLC0_TOKEN1_WR_V = 0x1
const SLC_SLC0_TOKEN1_WR_S = 12
const SLC_SLC0_TOKEN1_WDATA = 0x00000FFF
const SLC_SLC0_TOKEN1_WDATA_V = 0xFFF
const SLC_SLC0_TOKEN1_WDATA_S = 0
const SLC_SLC1_TOKEN0 = 0x00000FFF
const SLC_SLC1_TOKEN0_V = 0xFFF
const SLC_SLC1_TOKEN0_S = 16
const SLC_SLC1_TOKEN0_INC_MORE_V = 0x1
const SLC_SLC1_TOKEN0_INC_MORE_S = 14
const SLC_SLC1_TOKEN0_INC_V = 0x1
const SLC_SLC1_TOKEN0_INC_S = 13
const SLC_SLC1_TOKEN0_WR_V = 0x1
const SLC_SLC1_TOKEN0_WR_S = 12
const SLC_SLC1_TOKEN0_WDATA = 0x00000FFF
const SLC_SLC1_TOKEN0_WDATA_V = 0xFFF
const SLC_SLC1_TOKEN0_WDATA_S = 0
const SLC_SLC1_TOKEN1 = 0x00000FFF
const SLC_SLC1_TOKEN1_V = 0xFFF
const SLC_SLC1_TOKEN1_S = 16
const SLC_SLC1_TOKEN1_INC_MORE_V = 0x1
const SLC_SLC1_TOKEN1_INC_MORE_S = 14
const SLC_SLC1_TOKEN1_INC_V = 0x1
const SLC_SLC1_TOKEN1_INC_S = 13
const SLC_SLC1_TOKEN1_WR_V = 0x1
const SLC_SLC1_TOKEN1_WR_S = 12
const SLC_SLC1_TOKEN1_WDATA = 0x00000FFF
const SLC_SLC1_TOKEN1_WDATA_V = 0xFFF
const SLC_SLC1_TOKEN1_WDATA_S = 0
const SLC_CLK_EN_V = 0x1
const SLC_CLK_EN_S = 22
const SLC_SLC1_RX_STITCH_EN_V = 0x1
const SLC_SLC1_RX_STITCH_EN_S = 21
const SLC_SLC1_TX_STITCH_EN_V = 0x1
const SLC_SLC1_TX_STITCH_EN_S = 20
const SLC_HOST_INT_LEVEL_SEL_V = 0x1
const SLC_HOST_INT_LEVEL_SEL_S = 19
const SLC_SLC1_RX_CHECK_SUM_EN_V = 0x1
const SLC_SLC1_RX_CHECK_SUM_EN_S = 18
const SLC_SLC1_TX_CHECK_SUM_EN_V = 0x1
const SLC_SLC1_TX_CHECK_SUM_EN_S = 17
const SLC_SLC1_CHECK_OWNER_V = 0x1
const SLC_SLC1_CHECK_OWNER_S = 16
const SLC_SLC0_RX_STITCH_EN_V = 0x1
const SLC_SLC0_RX_STITCH_EN_S = 6
const SLC_SLC0_TX_STITCH_EN_V = 0x1
const SLC_SLC0_TX_STITCH_EN_S = 5
const SLC_SLC0_LEN_AUTO_CLR_V = 0x1
const SLC_SLC0_LEN_AUTO_CLR_S = 4
const SLC_CMD_HOLD_EN_V = 0x1
const SLC_CMD_HOLD_EN_S = 3
const SLC_SLC0_RX_CHECK_SUM_EN_V = 0x1
const SLC_SLC0_RX_CHECK_SUM_EN_S = 2
const SLC_SLC0_TX_CHECK_SUM_EN_V = 0x1
const SLC_SLC0_TX_CHECK_SUM_EN_S = 1
const SLC_SLC0_CHECK_OWNER_V = 0x1
const SLC_SLC0_CHECK_OWNER_S = 0
const SLC_SLC0_STATE0 = 0xFFFFFFFF
const SLC_SLC0_STATE0_V = 0xFFFFFFFF
const SLC_SLC0_STATE0_S = 0
const SLC_SLC0_STATE1 = 0xFFFFFFFF
const SLC_SLC0_STATE1_V = 0xFFFFFFFF
const SLC_SLC0_STATE1_S = 0
const SLC_SLC1_STATE0 = 0xFFFFFFFF
const SLC_SLC1_STATE0_V = 0xFFFFFFFF
const SLC_SLC1_STATE0_S = 0
const SLC_SLC1_STATE1 = 0xFFFFFFFF
const SLC_SLC1_STATE1_V = 0xFFFFFFFF
const SLC_SLC1_STATE1_S = 0
const SLC_TX_PUSH_IDLE_NUM = 0x0000FFFF
const SLC_TX_PUSH_IDLE_NUM_V = 0xFFFF
const SLC_TX_PUSH_IDLE_NUM_S = 16
const SLC_SLC1_TX_DUMMY_MODE_V = 0x1
const SLC_SLC1_TX_DUMMY_MODE_S = 14
const SLC_HDA_MAP_128K_V = 0x1
const SLC_HDA_MAP_128K_S = 13
const SLC_SLC0_TX_DUMMY_MODE_V = 0x1
const SLC_SLC0_TX_DUMMY_MODE_S = 12
const SLC_FIFO_MAP_ENA = 0x0000000F
const SLC_FIFO_MAP_ENA_V = 0xF
const SLC_FIFO_MAP_ENA_S = 8
const SLC_TXEOF_ENA = 0x0000003F
const SLC_TXEOF_ENA_V = 0x3F
const SLC_TXEOF_ENA_S = 0
const SLC_SLC0_TO_EOF_DES_ADDR = 0xFFFFFFFF
const SLC_SLC0_TO_EOF_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TO_EOF_DES_ADDR_S = 0
const SLC_SLC0_TX_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const SLC_SLC0_TX_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TX_SUC_EOF_DES_ADDR_S = 0
const SLC_SLC0_TO_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const SLC_SLC0_TO_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TO_EOF_BFR_DES_ADDR_S = 0
const SLC_SLC1_TO_EOF_DES_ADDR = 0xFFFFFFFF
const SLC_SLC1_TO_EOF_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC1_TO_EOF_DES_ADDR_S = 0
const SLC_SLC1_TX_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const SLC_SLC1_TX_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC1_TX_SUC_EOF_DES_ADDR_S = 0
const SLC_SLC1_TO_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const SLC_SLC1_TO_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC1_TO_EOF_BFR_DES_ADDR_S = 0
const SLC_AHB_TESTADDR = 0x00000003
const SLC_AHB_TESTADDR_V = 0x3
const SLC_AHB_TESTADDR_S = 4
const SLC_AHB_TESTMODE = 0x00000007
const SLC_AHB_TESTMODE_V = 0x7
const SLC_AHB_TESTMODE_S = 0
const SLC_FUNC2_ACC_STATE = 0x0000001F
const SLC_FUNC2_ACC_STATE_V = 0x1F
const SLC_FUNC2_ACC_STATE_S = 24
const SLC_FUNC1_ACC_STATE = 0x0000001F
const SLC_FUNC1_ACC_STATE_V = 0x1F
const SLC_FUNC1_ACC_STATE_S = 16
const SLC_BUS_ST = 0x00000007
const SLC_BUS_ST_V = 0x7
const SLC_BUS_ST_S = 12
const SLC_SDIO_WAKEUP_V = 0x1
const SLC_SDIO_WAKEUP_S = 8
const SLC_FUNC_ST = 0x0000000F
const SLC_FUNC_ST_V = 0xF
const SLC_FUNC_ST_S = 4
const SLC_CMD_ST = 0x00000007
const SLC_CMD_ST_V = 0x7
const SLC_CMD_ST_S = 0
const SLC_SLC1_RD_RETRY_THRESHOLD = 0x000007FF
const SLC_SLC1_RD_RETRY_THRESHOLD_V = 0x7FF
const SLC_SLC1_RD_RETRY_THRESHOLD_S = 21
const SLC_SLC1_RX_FILL_EN_V = 0x1
const SLC_SLC1_RX_FILL_EN_S = 20
const SLC_SLC1_RX_EOF_MODE_V = 0x1
const SLC_SLC1_RX_EOF_MODE_S = 19
const SLC_SLC1_RX_FILL_MODE_V = 0x1
const SLC_SLC1_RX_FILL_MODE_S = 18
const SLC_SLC1_INFOR_NO_REPLACE_V = 0x1
const SLC_SLC1_INFOR_NO_REPLACE_S = 17
const SLC_SLC1_TOKEN_NO_REPLACE_V = 0x1
const SLC_SLC1_TOKEN_NO_REPLACE_S = 16
const SLC_SLC0_RD_RETRY_THRESHOLD = 0x000007FF
const SLC_SLC0_RD_RETRY_THRESHOLD_V = 0x7FF
const SLC_SLC0_RD_RETRY_THRESHOLD_S = 5
const SLC_SLC0_RX_FILL_EN_V = 0x1
const SLC_SLC0_RX_FILL_EN_S = 4
const SLC_SLC0_RX_EOF_MODE_V = 0x1
const SLC_SLC0_RX_EOF_MODE_S = 3
const SLC_SLC0_RX_FILL_MODE_V = 0x1
const SLC_SLC0_RX_FILL_MODE_S = 2
const SLC_SLC0_INFOR_NO_REPLACE_V = 0x1
const SLC_SLC0_INFOR_NO_REPLACE_S = 1
const SLC_SLC0_TOKEN_NO_REPLACE_V = 0x1
const SLC_SLC0_TOKEN_NO_REPLACE_S = 0
const SLC_SLC0_TXLINK_DSCR = 0xFFFFFFFF
const SLC_SLC0_TXLINK_DSCR_V = 0xFFFFFFFF
const SLC_SLC0_TXLINK_DSCR_S = 0
const SLC_SLC0_TXLINK_DSCR_BF0 = 0xFFFFFFFF
const SLC_SLC0_TXLINK_DSCR_BF0_V = 0xFFFFFFFF
const SLC_SLC0_TXLINK_DSCR_BF0_S = 0
const SLC_SLC0_TXLINK_DSCR_BF1 = 0xFFFFFFFF
const SLC_SLC0_TXLINK_DSCR_BF1_V = 0xFFFFFFFF
const SLC_SLC0_TXLINK_DSCR_BF1_S = 0
const SLC_SLC0_RXLINK_DSCR = 0xFFFFFFFF
const SLC_SLC0_RXLINK_DSCR_V = 0xFFFFFFFF
const SLC_SLC0_RXLINK_DSCR_S = 0
const SLC_SLC0_RXLINK_DSCR_BF0 = 0xFFFFFFFF
const SLC_SLC0_RXLINK_DSCR_BF0_V = 0xFFFFFFFF
const SLC_SLC0_RXLINK_DSCR_BF0_S = 0
const SLC_SLC0_RXLINK_DSCR_BF1 = 0xFFFFFFFF
const SLC_SLC0_RXLINK_DSCR_BF1_V = 0xFFFFFFFF
const SLC_SLC0_RXLINK_DSCR_BF1_S = 0
const SLC_SLC1_TXLINK_DSCR = 0xFFFFFFFF
const SLC_SLC1_TXLINK_DSCR_V = 0xFFFFFFFF
const SLC_SLC1_TXLINK_DSCR_S = 0
const SLC_SLC1_TXLINK_DSCR_BF0 = 0xFFFFFFFF
const SLC_SLC1_TXLINK_DSCR_BF0_V = 0xFFFFFFFF
const SLC_SLC1_TXLINK_DSCR_BF0_S = 0
const SLC_SLC1_TXLINK_DSCR_BF1 = 0xFFFFFFFF
const SLC_SLC1_TXLINK_DSCR_BF1_V = 0xFFFFFFFF
const SLC_SLC1_TXLINK_DSCR_BF1_S = 0
const SLC_SLC1_RXLINK_DSCR = 0xFFFFFFFF
const SLC_SLC1_RXLINK_DSCR_V = 0xFFFFFFFF
const SLC_SLC1_RXLINK_DSCR_S = 0
const SLC_SLC1_RXLINK_DSCR_BF0 = 0xFFFFFFFF
const SLC_SLC1_RXLINK_DSCR_BF0_V = 0xFFFFFFFF
const SLC_SLC1_RXLINK_DSCR_BF0_S = 0
const SLC_SLC1_RXLINK_DSCR_BF1 = 0xFFFFFFFF
const SLC_SLC1_RXLINK_DSCR_BF1_V = 0xFFFFFFFF
const SLC_SLC1_RXLINK_DSCR_BF1_S = 0
const SLC_SLC0_TX_ERR_EOF_DES_ADDR = 0xFFFFFFFF
const SLC_SLC0_TX_ERR_EOF_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TX_ERR_EOF_DES_ADDR_S = 0
const SLC_SLC1_TX_ERR_EOF_DES_ADDR = 0xFFFFFFFF
const SLC_SLC1_TX_ERR_EOF_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC1_TX_ERR_EOF_DES_ADDR_S = 0
const SLC_SLC1_TOKEN = 0x00000FFF
const SLC_SLC1_TOKEN_V = 0xFFF
const SLC_SLC1_TOKEN_S = 16
const SLC_SLC0_TOKEN = 0x00000FFF
const SLC_SLC0_TOKEN_V = 0xFFF
const SLC_SLC0_TOKEN_S = 0
const SLC_WR_RETRY_THRESHOLD = 0x000007FF
const SLC_WR_RETRY_THRESHOLD_V = 0x7FF
const SLC_WR_RETRY_THRESHOLD_S = 0
const SLC_CMD_CONTENT0 = 0xFFFFFFFF
const SLC_CMD_CONTENT0_V = 0xFFFFFFFF
const SLC_CMD_CONTENT0_S = 0
const SLC_CMD_CONTENT1 = 0xFFFFFFFF
const SLC_CMD_CONTENT1_V = 0xFFFFFFFF
const SLC_CMD_CONTENT1_S = 0
const SLC_SLC0_TX_NEW_PKT_IND_V = 0x1
const SLC_SLC0_TX_NEW_PKT_IND_S = 28
const SLC_SLC0_RX_NEW_PKT_IND_V = 0x1
const SLC_SLC0_RX_NEW_PKT_IND_S = 27
const SLC_SLC0_TX_GET_USED_DSCR_V = 0x1
const SLC_SLC0_TX_GET_USED_DSCR_S = 26
const SLC_SLC0_RX_GET_USED_DSCR_V = 0x1
const SLC_SLC0_RX_GET_USED_DSCR_S = 25
const SLC_SLC0_TX_PACKET_LOAD_EN_V = 0x1
const SLC_SLC0_TX_PACKET_LOAD_EN_S = 24
const SLC_SLC0_RX_PACKET_LOAD_EN_V = 0x1
const SLC_SLC0_RX_PACKET_LOAD_EN_S = 23
const SLC_SLC0_LEN_INC_MORE_V = 0x1
const SLC_SLC0_LEN_INC_MORE_S = 22
const SLC_SLC0_LEN_INC_V = 0x1
const SLC_SLC0_LEN_INC_S = 21
const SLC_SLC0_LEN_WR_V = 0x1
const SLC_SLC0_LEN_WR_S = 20
const SLC_SLC0_LEN_WDATA = 0x000FFFFF
const SLC_SLC0_LEN_WDATA_V = 0xFFFFF
const SLC_SLC0_LEN_WDATA_S = 0
const SLC_SLC0_LEN = 0x000FFFFF
const SLC_SLC0_LEN_V = 0xFFFFF
const SLC_SLC0_LEN_S = 0
const SLC_SLC0_TX_PKT_H_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_H_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_H_DSCR_ADDR_S = 0
const SLC_SLC0_TX_PKT_E_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_E_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_E_DSCR_ADDR_S = 0
const SLC_SLC0_RX_PKT_H_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_H_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_H_DSCR_ADDR_S = 0
const SLC_SLC0_RX_PKT_E_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_E_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_E_DSCR_ADDR_S = 0
const SLC_SLC0_TX_PKT_START_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_START_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_START_DSCR_ADDR_S = 0
const SLC_SLC0_TX_PKT_END_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_END_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_TX_PKT_END_DSCR_ADDR_S = 0
const SLC_SLC0_RX_PKT_START_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_START_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_START_DSCR_ADDR_S = 0
const SLC_SLC0_RX_PKT_END_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_END_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_RX_PKT_END_DSCR_ADDR_S = 0
const SLC_SLC1_SEQ_POSITION = 0x000000FF
const SLC_SLC1_SEQ_POSITION_V = 0xFF
const SLC_SLC1_SEQ_POSITION_S = 8
const SLC_SLC0_SEQ_POSITION = 0x000000FF
const SLC_SLC0_SEQ_POSITION_V = 0xFF
const SLC_SLC0_SEQ_POSITION_S = 0
const SLC_SLC0_RX_DSCR_REC_LIM = 0x000003FF
const SLC_SLC0_RX_DSCR_REC_LIM_V = 0x3FF
const SLC_SLC0_RX_DSCR_REC_LIM_S = 0
const SLC_DAT3_CRC_ERR_CNT = 0x000000FF
const SLC_DAT3_CRC_ERR_CNT_V = 0xFF
const SLC_DAT3_CRC_ERR_CNT_S = 24
const SLC_DAT2_CRC_ERR_CNT = 0x000000FF
const SLC_DAT2_CRC_ERR_CNT_V = 0xFF
const SLC_DAT2_CRC_ERR_CNT_S = 16
const SLC_DAT1_CRC_ERR_CNT = 0x000000FF
const SLC_DAT1_CRC_ERR_CNT_V = 0xFF
const SLC_DAT1_CRC_ERR_CNT_S = 8
const SLC_DAT0_CRC_ERR_CNT = 0x000000FF
const SLC_DAT0_CRC_ERR_CNT_V = 0xFF
const SLC_DAT0_CRC_ERR_CNT_S = 0
const SLC_ERR_CNT_CLR_V = 0x1
const SLC_ERR_CNT_CLR_S = 31
const SLC_CMD_CRC_ERR_CNT = 0x000000FF
const SLC_CMD_CRC_ERR_CNT_V = 0xFF
const SLC_CMD_CRC_ERR_CNT_S = 0
const SLC_SLC0_EOF_START_DES_ADDR = 0xFFFFFFFF
const SLC_SLC0_EOF_START_DES_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_EOF_START_DES_ADDR_S = 0
const SLC_SLC0_RX_PUSH_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_RX_PUSH_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_RX_PUSH_DSCR_ADDR_S = 0
const SLC_SLC0_RX_DONE_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_RX_DONE_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_RX_DONE_DSCR_ADDR_S = 0
const SLC_SLC0_SUB_PAC_START_DSCR_ADDR = 0xFFFFFFFF
const SLC_SLC0_SUB_PAC_START_DSCR_ADDR_V = 0xFFFFFFFF
const SLC_SLC0_SUB_PAC_START_DSCR_ADDR_S = 0
const SLC_SLC0_RX_GET_EOF_OCC_V = 0x1
const SLC_SLC0_RX_GET_EOF_OCC_S = 16
const SLC_SLC0_RX_DSCR_CNT_LAT = 0x000003FF
const SLC_SLC0_RX_DSCR_CNT_LAT_V = 0x3FF
const SLC_SLC0_RX_DSCR_CNT_LAT_S = 0
const SLC_SLC0_LEN_LIM = 0x000FFFFF
const SLC_SLC0_LEN_LIM_V = 0xFFFFF
const SLC_SLC0_LEN_LIM_S = 0
const SLC_SLC0_RX_QUICK_EOF_INT_ST1_V = 0x1
const SLC_SLC0_RX_QUICK_EOF_INT_ST1_S = 26
const SLC_CMD_DTC_INT_ST1_V = 0x1
const SLC_CMD_DTC_INT_ST1_S = 25
const SLC_SLC0_TX_ERR_EOF_INT_ST1_V = 0x1
const SLC_SLC0_TX_ERR_EOF_INT_ST1_S = 24
const SLC_SLC0_WR_RETRY_DONE_INT_ST1_V = 0x1
const SLC_SLC0_WR_RETRY_DONE_INT_ST1_S = 23
const SLC_SLC0_HOST_RD_ACK_INT_ST1_V = 0x1
const SLC_SLC0_HOST_RD_ACK_INT_ST1_S = 22
const SLC_SLC0_TX_DSCR_EMPTY_INT_ST1_V = 0x1
const SLC_SLC0_TX_DSCR_EMPTY_INT_ST1_S = 21
const SLC_SLC0_RX_DSCR_ERR_INT_ST1_V = 0x1
const SLC_SLC0_RX_DSCR_ERR_INT_ST1_S = 20
const SLC_SLC0_TX_DSCR_ERR_INT_ST1_V = 0x1
const SLC_SLC0_TX_DSCR_ERR_INT_ST1_S = 19
const SLC_SLC0_TOHOST_INT_ST1_V = 0x1
const SLC_SLC0_TOHOST_INT_ST1_S = 18
const SLC_SLC0_RX_EOF_INT_ST1_V = 0x1
const SLC_SLC0_RX_EOF_INT_ST1_S = 17
const SLC_SLC0_RX_DONE_INT_ST1_V = 0x1
const SLC_SLC0_RX_DONE_INT_ST1_S = 16
const SLC_SLC0_TX_SUC_EOF_INT_ST1_V = 0x1
const SLC_SLC0_TX_SUC_EOF_INT_ST1_S = 15
const SLC_SLC0_TX_DONE_INT_ST1_V = 0x1
const SLC_SLC0_TX_DONE_INT_ST1_S = 14
const SLC_SLC0_TOKEN1_1TO0_INT_ST1_V = 0x1
const SLC_SLC0_TOKEN1_1TO0_INT_ST1_S = 13
const SLC_SLC0_TOKEN0_1TO0_INT_ST1_V = 0x1
const SLC_SLC0_TOKEN0_1TO0_INT_ST1_S = 12
const SLC_SLC0_TX_OVF_INT_ST1_V = 0x1
const SLC_SLC0_TX_OVF_INT_ST1_S = 11
const SLC_SLC0_RX_UDF_INT_ST1_V = 0x1
const SLC_SLC0_RX_UDF_INT_ST1_S = 10
const SLC_SLC0_TX_START_INT_ST1_V = 0x1
const SLC_SLC0_TX_START_INT_ST1_S = 9
const SLC_SLC0_RX_START_INT_ST1_V = 0x1
const SLC_SLC0_RX_START_INT_ST1_S = 8
const SLC_FRHOST_BIT7_INT_ST1_V = 0x1
const SLC_FRHOST_BIT7_INT_ST1_S = 7
const SLC_FRHOST_BIT6_INT_ST1_V = 0x1
const SLC_FRHOST_BIT6_INT_ST1_S = 6
const SLC_FRHOST_BIT5_INT_ST1_V = 0x1
const SLC_FRHOST_BIT5_INT_ST1_S = 5
const SLC_FRHOST_BIT4_INT_ST1_V = 0x1
const SLC_FRHOST_BIT4_INT_ST1_S = 4
const SLC_FRHOST_BIT3_INT_ST1_V = 0x1
const SLC_FRHOST_BIT3_INT_ST1_S = 3
const SLC_FRHOST_BIT2_INT_ST1_V = 0x1
const SLC_FRHOST_BIT2_INT_ST1_S = 2
const SLC_FRHOST_BIT1_INT_ST1_V = 0x1
const SLC_FRHOST_BIT1_INT_ST1_S = 1
const SLC_FRHOST_BIT0_INT_ST1_V = 0x1
const SLC_FRHOST_BIT0_INT_ST1_S = 0
const SLC_SLC0_RX_QUICK_EOF_INT_ENA1_V = 0x1
const SLC_SLC0_RX_QUICK_EOF_INT_ENA1_S = 26
const SLC_CMD_DTC_INT_ENA1_V = 0x1
const SLC_CMD_DTC_INT_ENA1_S = 25
const SLC_SLC0_TX_ERR_EOF_INT_ENA1_V = 0x1
const SLC_SLC0_TX_ERR_EOF_INT_ENA1_S = 24
const SLC_SLC0_WR_RETRY_DONE_INT_ENA1_V = 0x1
const SLC_SLC0_WR_RETRY_DONE_INT_ENA1_S = 23
const SLC_SLC0_HOST_RD_ACK_INT_ENA1_V = 0x1
const SLC_SLC0_HOST_RD_ACK_INT_ENA1_S = 22
const SLC_SLC0_TX_DSCR_EMPTY_INT_ENA1_V = 0x1
const SLC_SLC0_TX_DSCR_EMPTY_INT_ENA1_S = 21
const SLC_SLC0_RX_DSCR_ERR_INT_ENA1_V = 0x1
const SLC_SLC0_RX_DSCR_ERR_INT_ENA1_S = 20
const SLC_SLC0_TX_DSCR_ERR_INT_ENA1_V = 0x1
const SLC_SLC0_TX_DSCR_ERR_INT_ENA1_S = 19
const SLC_SLC0_TOHOST_INT_ENA1_V = 0x1
const SLC_SLC0_TOHOST_INT_ENA1_S = 18
const SLC_SLC0_RX_EOF_INT_ENA1_V = 0x1
const SLC_SLC0_RX_EOF_INT_ENA1_S = 17
const SLC_SLC0_RX_DONE_INT_ENA1_V = 0x1
const SLC_SLC0_RX_DONE_INT_ENA1_S = 16
const SLC_SLC0_TX_SUC_EOF_INT_ENA1_V = 0x1
const SLC_SLC0_TX_SUC_EOF_INT_ENA1_S = 15
const SLC_SLC0_TX_DONE_INT_ENA1_V = 0x1
const SLC_SLC0_TX_DONE_INT_ENA1_S = 14
const SLC_SLC0_TOKEN1_1TO0_INT_ENA1_V = 0x1
const SLC_SLC0_TOKEN1_1TO0_INT_ENA1_S = 13
const SLC_SLC0_TOKEN0_1TO0_INT_ENA1_V = 0x1
const SLC_SLC0_TOKEN0_1TO0_INT_ENA1_S = 12
const SLC_SLC0_TX_OVF_INT_ENA1_V = 0x1
const SLC_SLC0_TX_OVF_INT_ENA1_S = 11
const SLC_SLC0_RX_UDF_INT_ENA1_V = 0x1
const SLC_SLC0_RX_UDF_INT_ENA1_S = 10
const SLC_SLC0_TX_START_INT_ENA1_V = 0x1
const SLC_SLC0_TX_START_INT_ENA1_S = 9
const SLC_SLC0_RX_START_INT_ENA1_V = 0x1
const SLC_SLC0_RX_START_INT_ENA1_S = 8
const SLC_FRHOST_BIT7_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT7_INT_ENA1_S = 7
const SLC_FRHOST_BIT6_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT6_INT_ENA1_S = 6
const SLC_FRHOST_BIT5_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT5_INT_ENA1_S = 5
const SLC_FRHOST_BIT4_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT4_INT_ENA1_S = 4
const SLC_FRHOST_BIT3_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT3_INT_ENA1_S = 3
const SLC_FRHOST_BIT2_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT2_INT_ENA1_S = 2
const SLC_FRHOST_BIT1_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT1_INT_ENA1_S = 1
const SLC_FRHOST_BIT0_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT0_INT_ENA1_S = 0
const SLC_SLC1_TX_ERR_EOF_INT_ST1_V = 0x1
const SLC_SLC1_TX_ERR_EOF_INT_ST1_S = 24
const SLC_SLC1_WR_RETRY_DONE_INT_ST1_V = 0x1
const SLC_SLC1_WR_RETRY_DONE_INT_ST1_S = 23
const SLC_SLC1_HOST_RD_ACK_INT_ST1_V = 0x1
const SLC_SLC1_HOST_RD_ACK_INT_ST1_S = 22
const SLC_SLC1_TX_DSCR_EMPTY_INT_ST1_V = 0x1
const SLC_SLC1_TX_DSCR_EMPTY_INT_ST1_S = 21
const SLC_SLC1_RX_DSCR_ERR_INT_ST1_V = 0x1
const SLC_SLC1_RX_DSCR_ERR_INT_ST1_S = 20
const SLC_SLC1_TX_DSCR_ERR_INT_ST1_V = 0x1
const SLC_SLC1_TX_DSCR_ERR_INT_ST1_S = 19
const SLC_SLC1_TOHOST_INT_ST1_V = 0x1
const SLC_SLC1_TOHOST_INT_ST1_S = 18
const SLC_SLC1_RX_EOF_INT_ST1_V = 0x1
const SLC_SLC1_RX_EOF_INT_ST1_S = 17
const SLC_SLC1_RX_DONE_INT_ST1_V = 0x1
const SLC_SLC1_RX_DONE_INT_ST1_S = 16
const SLC_SLC1_TX_SUC_EOF_INT_ST1_V = 0x1
const SLC_SLC1_TX_SUC_EOF_INT_ST1_S = 15
const SLC_SLC1_TX_DONE_INT_ST1_V = 0x1
const SLC_SLC1_TX_DONE_INT_ST1_S = 14
const SLC_SLC1_TOKEN1_1TO0_INT_ST1_V = 0x1
const SLC_SLC1_TOKEN1_1TO0_INT_ST1_S = 13
const SLC_SLC1_TOKEN0_1TO0_INT_ST1_V = 0x1
const SLC_SLC1_TOKEN0_1TO0_INT_ST1_S = 12
const SLC_SLC1_TX_OVF_INT_ST1_V = 0x1
const SLC_SLC1_TX_OVF_INT_ST1_S = 11
const SLC_SLC1_RX_UDF_INT_ST1_V = 0x1
const SLC_SLC1_RX_UDF_INT_ST1_S = 10
const SLC_SLC1_TX_START_INT_ST1_V = 0x1
const SLC_SLC1_TX_START_INT_ST1_S = 9
const SLC_SLC1_RX_START_INT_ST1_V = 0x1
const SLC_SLC1_RX_START_INT_ST1_S = 8
const SLC_FRHOST_BIT15_INT_ST1_V = 0x1
const SLC_FRHOST_BIT15_INT_ST1_S = 7
const SLC_FRHOST_BIT14_INT_ST1_V = 0x1
const SLC_FRHOST_BIT14_INT_ST1_S = 6
const SLC_FRHOST_BIT13_INT_ST1_V = 0x1
const SLC_FRHOST_BIT13_INT_ST1_S = 5
const SLC_FRHOST_BIT12_INT_ST1_V = 0x1
const SLC_FRHOST_BIT12_INT_ST1_S = 4
const SLC_FRHOST_BIT11_INT_ST1_V = 0x1
const SLC_FRHOST_BIT11_INT_ST1_S = 3
const SLC_FRHOST_BIT10_INT_ST1_V = 0x1
const SLC_FRHOST_BIT10_INT_ST1_S = 2
const SLC_FRHOST_BIT9_INT_ST1_V = 0x1
const SLC_FRHOST_BIT9_INT_ST1_S = 1
const SLC_FRHOST_BIT8_INT_ST1_V = 0x1
const SLC_FRHOST_BIT8_INT_ST1_S = 0
const SLC_SLC1_TX_ERR_EOF_INT_ENA1_V = 0x1
const SLC_SLC1_TX_ERR_EOF_INT_ENA1_S = 24
const SLC_SLC1_WR_RETRY_DONE_INT_ENA1_V = 0x1
const SLC_SLC1_WR_RETRY_DONE_INT_ENA1_S = 23
const SLC_SLC1_HOST_RD_ACK_INT_ENA1_V = 0x1
const SLC_SLC1_HOST_RD_ACK_INT_ENA1_S = 22
const SLC_SLC1_TX_DSCR_EMPTY_INT_ENA1_V = 0x1
const SLC_SLC1_TX_DSCR_EMPTY_INT_ENA1_S = 21
const SLC_SLC1_RX_DSCR_ERR_INT_ENA1_V = 0x1
const SLC_SLC1_RX_DSCR_ERR_INT_ENA1_S = 20
const SLC_SLC1_TX_DSCR_ERR_INT_ENA1_V = 0x1
const SLC_SLC1_TX_DSCR_ERR_INT_ENA1_S = 19
const SLC_SLC1_TOHOST_INT_ENA1_V = 0x1
const SLC_SLC1_TOHOST_INT_ENA1_S = 18
const SLC_SLC1_RX_EOF_INT_ENA1_V = 0x1
const SLC_SLC1_RX_EOF_INT_ENA1_S = 17
const SLC_SLC1_RX_DONE_INT_ENA1_V = 0x1
const SLC_SLC1_RX_DONE_INT_ENA1_S = 16
const SLC_SLC1_TX_SUC_EOF_INT_ENA1_V = 0x1
const SLC_SLC1_TX_SUC_EOF_INT_ENA1_S = 15
const SLC_SLC1_TX_DONE_INT_ENA1_V = 0x1
const SLC_SLC1_TX_DONE_INT_ENA1_S = 14
const SLC_SLC1_TOKEN1_1TO0_INT_ENA1_V = 0x1
const SLC_SLC1_TOKEN1_1TO0_INT_ENA1_S = 13
const SLC_SLC1_TOKEN0_1TO0_INT_ENA1_V = 0x1
const SLC_SLC1_TOKEN0_1TO0_INT_ENA1_S = 12
const SLC_SLC1_TX_OVF_INT_ENA1_V = 0x1
const SLC_SLC1_TX_OVF_INT_ENA1_S = 11
const SLC_SLC1_RX_UDF_INT_ENA1_V = 0x1
const SLC_SLC1_RX_UDF_INT_ENA1_S = 10
const SLC_SLC1_TX_START_INT_ENA1_V = 0x1
const SLC_SLC1_TX_START_INT_ENA1_S = 9
const SLC_SLC1_RX_START_INT_ENA1_V = 0x1
const SLC_SLC1_RX_START_INT_ENA1_S = 8
const SLC_FRHOST_BIT15_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT15_INT_ENA1_S = 7
const SLC_FRHOST_BIT14_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT14_INT_ENA1_S = 6
const SLC_FRHOST_BIT13_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT13_INT_ENA1_S = 5
const SLC_FRHOST_BIT12_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT12_INT_ENA1_S = 4
const SLC_FRHOST_BIT11_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT11_INT_ENA1_S = 3
const SLC_FRHOST_BIT10_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT10_INT_ENA1_S = 2
const SLC_FRHOST_BIT9_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT9_INT_ENA1_S = 1
const SLC_FRHOST_BIT8_INT_ENA1_V = 0x1
const SLC_FRHOST_BIT8_INT_ENA1_S = 0
const SLC_DATE = 0xFFFFFFFF
const SLC_DATE_V = 0xFFFFFFFF
const SLC_DATE_S = 0
const SLC_ID = 0xFFFFFFFF
const SLC_ID_V = 0xFFFFFFFF
const SLC_ID_S = 0
const HOST_SLC_FUNC2_INT_V = 0x1
const HOST_SLC_FUNC2_INT_S = 24
const HOST_SLC_FUNC2_INT_EN_V = 0x1
const HOST_SLC_FUNC2_INT_EN_S = 0
const HOST_SLC_FUNC1_MDSTAT_V = 0x1
const HOST_SLC_FUNC1_MDSTAT_S = 0
const HOST_GPIO_SDIO_INT0 = 0xFFFFFFFF
const HOST_GPIO_SDIO_INT0_V = 0xFFFFFFFF
const HOST_GPIO_SDIO_INT0_S = 0
const HOST_GPIO_SDIO_INT1 = 0x000000FF
const HOST_GPIO_SDIO_INT1_V = 0xFF
const HOST_GPIO_SDIO_INT1_S = 0
const HOST_GPIO_SDIO_IN0 = 0xFFFFFFFF
const HOST_GPIO_SDIO_IN0_V = 0xFFFFFFFF
const HOST_GPIO_SDIO_IN0_S = 0
const HOST_GPIO_SDIO_IN1 = 0x000000FF
const HOST_GPIO_SDIO_IN1_V = 0xFF
const HOST_GPIO_SDIO_IN1_S = 0
const HOST_SLC0_RX_PF_EOF = 0x0000000F
const HOST_SLC0_RX_PF_EOF_V = 0xF
const HOST_SLC0_RX_PF_EOF_S = 28
const HOST_HOSTSLC0_TOKEN1 = 0x00000FFF
const HOST_HOSTSLC0_TOKEN1_V = 0xFFF
const HOST_HOSTSLC0_TOKEN1_S = 16
const HOST_SLC0_RX_PF_VALID_V = 0x1
const HOST_SLC0_RX_PF_VALID_S = 12
const HOST_SLC0_TOKEN0 = 0x00000FFF
const HOST_SLC0_TOKEN0_V = 0xFFF
const HOST_SLC0_TOKEN0_S = 0
const HOST_SLC0_PF_DATA = 0xFFFFFFFF
const HOST_SLC0_PF_DATA_V = 0xFFFFFFFF
const HOST_SLC0_PF_DATA_S = 0
const HOST_SLC1_PF_DATA = 0xFFFFFFFF
const HOST_SLC1_PF_DATA_V = 0xFFFFFFFF
const HOST_SLC1_PF_DATA_S = 0
const HOST_GPIO_SDIO_INT_RAW_V = 0x1
const HOST_GPIO_SDIO_INT_RAW_S = 25
const HOST_SLC0_HOST_RD_RETRY_INT_RAW_V = 0x1
const HOST_SLC0_HOST_RD_RETRY_INT_RAW_S = 24
const HOST_SLC0_RX_NEW_PACKET_INT_RAW_V = 0x1
const HOST_SLC0_RX_NEW_PACKET_INT_RAW_S = 23
const HOST_SLC0_EXT_BIT3_INT_RAW_V = 0x1
const HOST_SLC0_EXT_BIT3_INT_RAW_S = 22
const HOST_SLC0_EXT_BIT2_INT_RAW_V = 0x1
const HOST_SLC0_EXT_BIT2_INT_RAW_S = 21
const HOST_SLC0_EXT_BIT1_INT_RAW_V = 0x1
const HOST_SLC0_EXT_BIT1_INT_RAW_S = 20
const HOST_SLC0_EXT_BIT0_INT_RAW_V = 0x1
const HOST_SLC0_EXT_BIT0_INT_RAW_S = 19
const HOST_SLC0_RX_PF_VALID_INT_RAW_V = 0x1
const HOST_SLC0_RX_PF_VALID_INT_RAW_S = 18
const HOST_SLC0_TX_OVF_INT_RAW_V = 0x1
const HOST_SLC0_TX_OVF_INT_RAW_S = 17
const HOST_SLC0_RX_UDF_INT_RAW_V = 0x1
const HOST_SLC0_RX_UDF_INT_RAW_S = 16
const HOST_SLC0HOST_TX_START_INT_RAW_V = 0x1
const HOST_SLC0HOST_TX_START_INT_RAW_S = 15
const HOST_SLC0HOST_RX_START_INT_RAW_V = 0x1
const HOST_SLC0HOST_RX_START_INT_RAW_S = 14
const HOST_SLC0HOST_RX_EOF_INT_RAW_V = 0x1
const HOST_SLC0HOST_RX_EOF_INT_RAW_S = 13
const HOST_SLC0HOST_RX_SOF_INT_RAW_V = 0x1
const HOST_SLC0HOST_RX_SOF_INT_RAW_S = 12
const HOST_SLC0_TOKEN1_0TO1_INT_RAW_V = 0x1
const HOST_SLC0_TOKEN1_0TO1_INT_RAW_S = 11
const HOST_SLC0_TOKEN0_0TO1_INT_RAW_V = 0x1
const HOST_SLC0_TOKEN0_0TO1_INT_RAW_S = 10
const HOST_SLC0_TOKEN1_1TO0_INT_RAW_V = 0x1
const HOST_SLC0_TOKEN1_1TO0_INT_RAW_S = 9
const HOST_SLC0_TOKEN0_1TO0_INT_RAW_V = 0x1
const HOST_SLC0_TOKEN0_1TO0_INT_RAW_S = 8
const HOST_SLC0_TOHOST_BIT7_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT7_INT_RAW_S = 7
const HOST_SLC0_TOHOST_BIT6_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT6_INT_RAW_S = 6
const HOST_SLC0_TOHOST_BIT5_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT5_INT_RAW_S = 5
const HOST_SLC0_TOHOST_BIT4_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT4_INT_RAW_S = 4
const HOST_SLC0_TOHOST_BIT3_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT3_INT_RAW_S = 3
const HOST_SLC0_TOHOST_BIT2_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT2_INT_RAW_S = 2
const HOST_SLC0_TOHOST_BIT1_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT1_INT_RAW_S = 1
const HOST_SLC0_TOHOST_BIT0_INT_RAW_V = 0x1
const HOST_SLC0_TOHOST_BIT0_INT_RAW_S = 0
const HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_V = 0x1
const HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_S = 25
const HOST_SLC1_HOST_RD_RETRY_INT_RAW_V = 0x1
const HOST_SLC1_HOST_RD_RETRY_INT_RAW_S = 24
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_V = 0x1
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_S = 23
const HOST_SLC1_EXT_BIT3_INT_RAW_V = 0x1
const HOST_SLC1_EXT_BIT3_INT_RAW_S = 22
const HOST_SLC1_EXT_BIT2_INT_RAW_V = 0x1
const HOST_SLC1_EXT_BIT2_INT_RAW_S = 21
const HOST_SLC1_EXT_BIT1_INT_RAW_V = 0x1
const HOST_SLC1_EXT_BIT1_INT_RAW_S = 20
const HOST_SLC1_EXT_BIT0_INT_RAW_V = 0x1
const HOST_SLC1_EXT_BIT0_INT_RAW_S = 19
const HOST_SLC1_RX_PF_VALID_INT_RAW_V = 0x1
const HOST_SLC1_RX_PF_VALID_INT_RAW_S = 18
const HOST_SLC1_TX_OVF_INT_RAW_V = 0x1
const HOST_SLC1_TX_OVF_INT_RAW_S = 17
const HOST_SLC1_RX_UDF_INT_RAW_V = 0x1
const HOST_SLC1_RX_UDF_INT_RAW_S = 16
const HOST_SLC1HOST_TX_START_INT_RAW_V = 0x1
const HOST_SLC1HOST_TX_START_INT_RAW_S = 15
const HOST_SLC1HOST_RX_START_INT_RAW_V = 0x1
const HOST_SLC1HOST_RX_START_INT_RAW_S = 14
const HOST_SLC1HOST_RX_EOF_INT_RAW_V = 0x1
const HOST_SLC1HOST_RX_EOF_INT_RAW_S = 13
const HOST_SLC1HOST_RX_SOF_INT_RAW_V = 0x1
const HOST_SLC1HOST_RX_SOF_INT_RAW_S = 12
const HOST_SLC1_TOKEN1_0TO1_INT_RAW_V = 0x1
const HOST_SLC1_TOKEN1_0TO1_INT_RAW_S = 11
const HOST_SLC1_TOKEN0_0TO1_INT_RAW_V = 0x1
const HOST_SLC1_TOKEN0_0TO1_INT_RAW_S = 10
const HOST_SLC1_TOKEN1_1TO0_INT_RAW_V = 0x1
const HOST_SLC1_TOKEN1_1TO0_INT_RAW_S = 9
const HOST_SLC1_TOKEN0_1TO0_INT_RAW_V = 0x1
const HOST_SLC1_TOKEN0_1TO0_INT_RAW_S = 8
const HOST_SLC1_TOHOST_BIT7_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT7_INT_RAW_S = 7
const HOST_SLC1_TOHOST_BIT6_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT6_INT_RAW_S = 6
const HOST_SLC1_TOHOST_BIT5_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT5_INT_RAW_S = 5
const HOST_SLC1_TOHOST_BIT4_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT4_INT_RAW_S = 4
const HOST_SLC1_TOHOST_BIT3_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT3_INT_RAW_S = 3
const HOST_SLC1_TOHOST_BIT2_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT2_INT_RAW_S = 2
const HOST_SLC1_TOHOST_BIT1_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT1_INT_RAW_S = 1
const HOST_SLC1_TOHOST_BIT0_INT_RAW_V = 0x1
const HOST_SLC1_TOHOST_BIT0_INT_RAW_S = 0
const HOST_GPIO_SDIO_INT_ST_V = 0x1
const HOST_GPIO_SDIO_INT_ST_S = 25
const HOST_SLC0_HOST_RD_RETRY_INT_ST_V = 0x1
const HOST_SLC0_HOST_RD_RETRY_INT_ST_S = 24
const HOST_SLC0_RX_NEW_PACKET_INT_ST_V = 0x1
const HOST_SLC0_RX_NEW_PACKET_INT_ST_S = 23
const HOST_SLC0_EXT_BIT3_INT_ST_V = 0x1
const HOST_SLC0_EXT_BIT3_INT_ST_S = 22
const HOST_SLC0_EXT_BIT2_INT_ST_V = 0x1
const HOST_SLC0_EXT_BIT2_INT_ST_S = 21
const HOST_SLC0_EXT_BIT1_INT_ST_V = 0x1
const HOST_SLC0_EXT_BIT1_INT_ST_S = 20
const HOST_SLC0_EXT_BIT0_INT_ST_V = 0x1
const HOST_SLC0_EXT_BIT0_INT_ST_S = 19
const HOST_SLC0_RX_PF_VALID_INT_ST_V = 0x1
const HOST_SLC0_RX_PF_VALID_INT_ST_S = 18
const HOST_SLC0_TX_OVF_INT_ST_V = 0x1
const HOST_SLC0_TX_OVF_INT_ST_S = 17
const HOST_SLC0_RX_UDF_INT_ST_V = 0x1
const HOST_SLC0_RX_UDF_INT_ST_S = 16
const HOST_SLC0HOST_TX_START_INT_ST_V = 0x1
const HOST_SLC0HOST_TX_START_INT_ST_S = 15
const HOST_SLC0HOST_RX_START_INT_ST_V = 0x1
const HOST_SLC0HOST_RX_START_INT_ST_S = 14
const HOST_SLC0HOST_RX_EOF_INT_ST_V = 0x1
const HOST_SLC0HOST_RX_EOF_INT_ST_S = 13
const HOST_SLC0HOST_RX_SOF_INT_ST_V = 0x1
const HOST_SLC0HOST_RX_SOF_INT_ST_S = 12
const HOST_SLC0_TOKEN1_0TO1_INT_ST_V = 0x1
const HOST_SLC0_TOKEN1_0TO1_INT_ST_S = 11
const HOST_SLC0_TOKEN0_0TO1_INT_ST_V = 0x1
const HOST_SLC0_TOKEN0_0TO1_INT_ST_S = 10
const HOST_SLC0_TOKEN1_1TO0_INT_ST_V = 0x1
const HOST_SLC0_TOKEN1_1TO0_INT_ST_S = 9
const HOST_SLC0_TOKEN0_1TO0_INT_ST_V = 0x1
const HOST_SLC0_TOKEN0_1TO0_INT_ST_S = 8
const HOST_SLC0_TOHOST_BIT7_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT7_INT_ST_S = 7
const HOST_SLC0_TOHOST_BIT6_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT6_INT_ST_S = 6
const HOST_SLC0_TOHOST_BIT5_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT5_INT_ST_S = 5
const HOST_SLC0_TOHOST_BIT4_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT4_INT_ST_S = 4
const HOST_SLC0_TOHOST_BIT3_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT3_INT_ST_S = 3
const HOST_SLC0_TOHOST_BIT2_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT2_INT_ST_S = 2
const HOST_SLC0_TOHOST_BIT1_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT1_INT_ST_S = 1
const HOST_SLC0_TOHOST_BIT0_INT_ST_V = 0x1
const HOST_SLC0_TOHOST_BIT0_INT_ST_S = 0
const HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_V = 0x1
const HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_S = 25
const HOST_SLC1_HOST_RD_RETRY_INT_ST_V = 0x1
const HOST_SLC1_HOST_RD_RETRY_INT_ST_S = 24
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_V = 0x1
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_S = 23
const HOST_SLC1_EXT_BIT3_INT_ST_V = 0x1
const HOST_SLC1_EXT_BIT3_INT_ST_S = 22
const HOST_SLC1_EXT_BIT2_INT_ST_V = 0x1
const HOST_SLC1_EXT_BIT2_INT_ST_S = 21
const HOST_SLC1_EXT_BIT1_INT_ST_V = 0x1
const HOST_SLC1_EXT_BIT1_INT_ST_S = 20
const HOST_SLC1_EXT_BIT0_INT_ST_V = 0x1
const HOST_SLC1_EXT_BIT0_INT_ST_S = 19
const HOST_SLC1_RX_PF_VALID_INT_ST_V = 0x1
const HOST_SLC1_RX_PF_VALID_INT_ST_S = 18
const HOST_SLC1_TX_OVF_INT_ST_V = 0x1
const HOST_SLC1_TX_OVF_INT_ST_S = 17
const HOST_SLC1_RX_UDF_INT_ST_V = 0x1
const HOST_SLC1_RX_UDF_INT_ST_S = 16
const HOST_SLC1HOST_TX_START_INT_ST_V = 0x1
const HOST_SLC1HOST_TX_START_INT_ST_S = 15
const HOST_SLC1HOST_RX_START_INT_ST_V = 0x1
const HOST_SLC1HOST_RX_START_INT_ST_S = 14
const HOST_SLC1HOST_RX_EOF_INT_ST_V = 0x1
const HOST_SLC1HOST_RX_EOF_INT_ST_S = 13
const HOST_SLC1HOST_RX_SOF_INT_ST_V = 0x1
const HOST_SLC1HOST_RX_SOF_INT_ST_S = 12
const HOST_SLC1_TOKEN1_0TO1_INT_ST_V = 0x1
const HOST_SLC1_TOKEN1_0TO1_INT_ST_S = 11
const HOST_SLC1_TOKEN0_0TO1_INT_ST_V = 0x1
const HOST_SLC1_TOKEN0_0TO1_INT_ST_S = 10
const HOST_SLC1_TOKEN1_1TO0_INT_ST_V = 0x1
const HOST_SLC1_TOKEN1_1TO0_INT_ST_S = 9
const HOST_SLC1_TOKEN0_1TO0_INT_ST_V = 0x1
const HOST_SLC1_TOKEN0_1TO0_INT_ST_S = 8
const HOST_SLC1_TOHOST_BIT7_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT7_INT_ST_S = 7
const HOST_SLC1_TOHOST_BIT6_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT6_INT_ST_S = 6
const HOST_SLC1_TOHOST_BIT5_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT5_INT_ST_S = 5
const HOST_SLC1_TOHOST_BIT4_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT4_INT_ST_S = 4
const HOST_SLC1_TOHOST_BIT3_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT3_INT_ST_S = 3
const HOST_SLC1_TOHOST_BIT2_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT2_INT_ST_S = 2
const HOST_SLC1_TOHOST_BIT1_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT1_INT_ST_S = 1
const HOST_SLC1_TOHOST_BIT0_INT_ST_V = 0x1
const HOST_SLC1_TOHOST_BIT0_INT_ST_S = 0
const HOST_HOSTSLC0_LEN_CHECK = 0x00000FFF
const HOST_HOSTSLC0_LEN_CHECK_V = 0xFFF
const HOST_HOSTSLC0_LEN_CHECK_S = 20
const HOST_HOSTSLC0_LEN = 0x000FFFFF
const HOST_HOSTSLC0_LEN_V = 0xFFFFF
const HOST_HOSTSLC0_LEN_S = 0
const HOST_SLCHOST_STATE3 = 0x000000FF
const HOST_SLCHOST_STATE3_V = 0xFF
const HOST_SLCHOST_STATE3_S = 24
const HOST_SLCHOST_STATE2 = 0x000000FF
const HOST_SLCHOST_STATE2_V = 0xFF
const HOST_SLCHOST_STATE2_S = 16
const HOST_SLCHOST_STATE1 = 0x000000FF
const HOST_SLCHOST_STATE1_V = 0xFF
const HOST_SLCHOST_STATE1_S = 8
const HOST_SLCHOST_STATE0 = 0x000000FF
const HOST_SLCHOST_STATE0_V = 0xFF
const HOST_SLCHOST_STATE0_S = 0
const HOST_SLCHOST_STATE7 = 0x000000FF
const HOST_SLCHOST_STATE7_V = 0xFF
const HOST_SLCHOST_STATE7_S = 24
const HOST_SLCHOST_STATE6 = 0x000000FF
const HOST_SLCHOST_STATE6_V = 0xFF
const HOST_SLCHOST_STATE6_S = 16
const HOST_SLCHOST_STATE5 = 0x000000FF
const HOST_SLCHOST_STATE5_V = 0xFF
const HOST_SLCHOST_STATE5_S = 8
const HOST_SLCHOST_STATE4 = 0x000000FF
const HOST_SLCHOST_STATE4_V = 0xFF
const HOST_SLCHOST_STATE4_S = 0
const HOST_SLCHOST_CONF3 = 0x000000FF
const HOST_SLCHOST_CONF3_V = 0xFF
const HOST_SLCHOST_CONF3_S = 24
const HOST_SLCHOST_CONF2 = 0x000000FF
const HOST_SLCHOST_CONF2_V = 0xFF
const HOST_SLCHOST_CONF2_S = 16
const HOST_SLCHOST_CONF1 = 0x000000FF
const HOST_SLCHOST_CONF1_V = 0xFF
const HOST_SLCHOST_CONF1_S = 8
const HOST_SLCHOST_CONF0 = 0x000000FF
const HOST_SLCHOST_CONF0_V = 0xFF
const HOST_SLCHOST_CONF0_S = 0
const HOST_SLCHOST_CONF7 = 0x000000FF
const HOST_SLCHOST_CONF7_V = 0xFF
const HOST_SLCHOST_CONF7_S = 24
const HOST_SLCHOST_CONF6 = 0x000000FF
const HOST_SLCHOST_CONF6_V = 0xFF
const HOST_SLCHOST_CONF6_S = 16
const HOST_SLCHOST_CONF5 = 0x000000FF
const HOST_SLCHOST_CONF5_V = 0xFF
const HOST_SLCHOST_CONF5_S = 8
const HOST_SLCHOST_CONF4 = 0x000000FF
const HOST_SLCHOST_CONF4_V = 0xFF
const HOST_SLCHOST_CONF4_S = 0
const HOST_SLCHOST_CONF11 = 0x000000FF
const HOST_SLCHOST_CONF11_V = 0xFF
const HOST_SLCHOST_CONF11_S = 24
const HOST_SLCHOST_CONF10 = 0x000000FF
const HOST_SLCHOST_CONF10_V = 0xFF
const HOST_SLCHOST_CONF10_S = 16
const HOST_SLCHOST_CONF9 = 0x000000FF
const HOST_SLCHOST_CONF9_V = 0xFF
const HOST_SLCHOST_CONF9_S = 8
const HOST_SLCHOST_CONF8 = 0x000000FF
const HOST_SLCHOST_CONF8_V = 0xFF
const HOST_SLCHOST_CONF8_S = 0
const HOST_SLCHOST_CONF15 = 0x000000FF
const HOST_SLCHOST_CONF15_V = 0xFF
const HOST_SLCHOST_CONF15_S = 24
const HOST_SLCHOST_CONF14 = 0x000000FF
const HOST_SLCHOST_CONF14_V = 0xFF
const HOST_SLCHOST_CONF14_S = 16
const HOST_SLCHOST_CONF13 = 0x000000FF
const HOST_SLCHOST_CONF13_V = 0xFF
const HOST_SLCHOST_CONF13_S = 8
const HOST_SLCHOST_CONF12 = 0x000000FF
const HOST_SLCHOST_CONF12_V = 0xFF
const HOST_SLCHOST_CONF12_S = 0
const HOST_SLCHOST_CONF19 = 0x000000FF
const HOST_SLCHOST_CONF19_V = 0xFF
const HOST_SLCHOST_CONF19_S = 24
const HOST_SLCHOST_CONF18 = 0x000000FF
const HOST_SLCHOST_CONF18_V = 0xFF
const HOST_SLCHOST_CONF18_S = 16
const HOST_SLCHOST_CONF17 = 0x000000FF
const HOST_SLCHOST_CONF17_V = 0xFF
const HOST_SLCHOST_CONF17_S = 8
const HOST_SLCHOST_CONF16 = 0x000000FF
const HOST_SLCHOST_CONF16_V = 0xFF
const HOST_SLCHOST_CONF16_S = 0
const HOST_SLCHOST_CONF23 = 0x000000FF
const HOST_SLCHOST_CONF23_V = 0xFF
const HOST_SLCHOST_CONF23_S = 24
const HOST_SLCHOST_CONF22 = 0x000000FF
const HOST_SLCHOST_CONF22_V = 0xFF
const HOST_SLCHOST_CONF22_S = 16
const HOST_SLCHOST_CONF21 = 0x000000FF
const HOST_SLCHOST_CONF21_V = 0xFF
const HOST_SLCHOST_CONF21_S = 8
const HOST_SLCHOST_CONF20 = 0x000000FF
const HOST_SLCHOST_CONF20_V = 0xFF
const HOST_SLCHOST_CONF20_S = 0
const HOST_SLCHOST_CONF27 = 0x000000FF
const HOST_SLCHOST_CONF27_V = 0xFF
const HOST_SLCHOST_CONF27_S = 24
const HOST_SLCHOST_CONF26 = 0x000000FF
const HOST_SLCHOST_CONF26_V = 0xFF
const HOST_SLCHOST_CONF26_S = 16
const HOST_SLCHOST_CONF25 = 0x000000FF
const HOST_SLCHOST_CONF25_V = 0xFF
const HOST_SLCHOST_CONF25_S = 8
const HOST_SLCHOST_CONF24 = 0x000000FF
const HOST_SLCHOST_CONF24_V = 0xFF
const HOST_SLCHOST_CONF24_S = 0
const HOST_SLCHOST_CONF31 = 0x000000FF
const HOST_SLCHOST_CONF31_V = 0xFF
const HOST_SLCHOST_CONF31_S = 24
const HOST_SLCHOST_CONF30 = 0x000000FF
const HOST_SLCHOST_CONF30_V = 0xFF
const HOST_SLCHOST_CONF30_S = 16
const HOST_SLCHOST_CONF29 = 0x000000FF
const HOST_SLCHOST_CONF29_V = 0xFF
const HOST_SLCHOST_CONF29_S = 8
const HOST_SLCHOST_CONF28 = 0x000000FF
const HOST_SLCHOST_CONF28_V = 0xFF
const HOST_SLCHOST_CONF28_S = 0
const HOST_HOSTSLC0_LEN0 = 0x000FFFFF
const HOST_HOSTSLC0_LEN0_V = 0xFFFFF
const HOST_HOSTSLC0_LEN0_S = 0
const HOST_HOSTSLC0_LEN1 = 0x000FFFFF
const HOST_HOSTSLC0_LEN1_V = 0xFFFFF
const HOST_HOSTSLC0_LEN1_S = 0
const HOST_HOSTSLC0_LEN2 = 0x000FFFFF
const HOST_HOSTSLC0_LEN2_V = 0xFFFFF
const HOST_HOSTSLC0_LEN2_S = 0
const HOST_SLCHOST_CONF35 = 0x000000FF
const HOST_SLCHOST_CONF35_V = 0xFF
const HOST_SLCHOST_CONF35_S = 24
const HOST_SLCHOST_CONF34 = 0x000000FF
const HOST_SLCHOST_CONF34_V = 0xFF
const HOST_SLCHOST_CONF34_S = 16
const HOST_SLCHOST_CONF33 = 0x000000FF
const HOST_SLCHOST_CONF33_V = 0xFF
const HOST_SLCHOST_CONF33_S = 8
const HOST_SLCHOST_CONF32 = 0x000000FF
const HOST_SLCHOST_CONF32_V = 0xFF
const HOST_SLCHOST_CONF32_S = 0
const HOST_SLCHOST_CONF39 = 0x000000FF
const HOST_SLCHOST_CONF39_V = 0xFF
const HOST_SLCHOST_CONF39_S = 24
const HOST_SLCHOST_CONF38 = 0x000000FF
const HOST_SLCHOST_CONF38_V = 0xFF
const HOST_SLCHOST_CONF38_S = 16
const HOST_SLCHOST_CONF37 = 0x000000FF
const HOST_SLCHOST_CONF37_V = 0xFF
const HOST_SLCHOST_CONF37_S = 8
const HOST_SLCHOST_CONF36 = 0x000000FF
const HOST_SLCHOST_CONF36_V = 0xFF
const HOST_SLCHOST_CONF36_S = 0
const HOST_SLCHOST_CONF43 = 0x000000FF
const HOST_SLCHOST_CONF43_V = 0xFF
const HOST_SLCHOST_CONF43_S = 24
const HOST_SLCHOST_CONF42 = 0x000000FF
const HOST_SLCHOST_CONF42_V = 0xFF
const HOST_SLCHOST_CONF42_S = 16
const HOST_SLCHOST_CONF41 = 0x000000FF
const HOST_SLCHOST_CONF41_V = 0xFF
const HOST_SLCHOST_CONF41_S = 8
const HOST_SLCHOST_CONF40 = 0x000000FF
const HOST_SLCHOST_CONF40_V = 0xFF
const HOST_SLCHOST_CONF40_S = 0
const HOST_SLCHOST_CONF47 = 0x000000FF
const HOST_SLCHOST_CONF47_V = 0xFF
const HOST_SLCHOST_CONF47_S = 24
const HOST_SLCHOST_CONF46 = 0x000000FF
const HOST_SLCHOST_CONF46_V = 0xFF
const HOST_SLCHOST_CONF46_S = 16
const HOST_SLCHOST_CONF45 = 0x000000FF
const HOST_SLCHOST_CONF45_V = 0xFF
const HOST_SLCHOST_CONF45_S = 8
const HOST_SLCHOST_CONF44 = 0x000000FF
const HOST_SLCHOST_CONF44_V = 0xFF
const HOST_SLCHOST_CONF44_S = 0
const HOST_SLCHOST_CONF51 = 0x000000FF
const HOST_SLCHOST_CONF51_V = 0xFF
const HOST_SLCHOST_CONF51_S = 24
const HOST_SLCHOST_CONF50 = 0x000000FF
const HOST_SLCHOST_CONF50_V = 0xFF
const HOST_SLCHOST_CONF50_S = 16
const HOST_SLCHOST_CONF49 = 0x000000FF
const HOST_SLCHOST_CONF49_V = 0xFF
const HOST_SLCHOST_CONF49_S = 8
const HOST_SLCHOST_CONF48 = 0x000000FF
const HOST_SLCHOST_CONF48_V = 0xFF
const HOST_SLCHOST_CONF48_S = 0
const HOST_SLCHOST_CONF55 = 0x000000FF
const HOST_SLCHOST_CONF55_V = 0xFF
const HOST_SLCHOST_CONF55_S = 24
const HOST_SLCHOST_CONF54 = 0x000000FF
const HOST_SLCHOST_CONF54_V = 0xFF
const HOST_SLCHOST_CONF54_S = 16
const HOST_SLCHOST_CONF53 = 0x000000FF
const HOST_SLCHOST_CONF53_V = 0xFF
const HOST_SLCHOST_CONF53_S = 8
const HOST_SLCHOST_CONF52 = 0x000000FF
const HOST_SLCHOST_CONF52_V = 0xFF
const HOST_SLCHOST_CONF52_S = 0
const HOST_SLCHOST_CONF59 = 0x000000FF
const HOST_SLCHOST_CONF59_V = 0xFF
const HOST_SLCHOST_CONF59_S = 24
const HOST_SLCHOST_CONF58 = 0x000000FF
const HOST_SLCHOST_CONF58_V = 0xFF
const HOST_SLCHOST_CONF58_S = 16
const HOST_SLCHOST_CONF57 = 0x000000FF
const HOST_SLCHOST_CONF57_V = 0xFF
const HOST_SLCHOST_CONF57_S = 8
const HOST_SLCHOST_CONF56 = 0x000000FF
const HOST_SLCHOST_CONF56_V = 0xFF
const HOST_SLCHOST_CONF56_S = 0
const HOST_SLCHOST_CONF63 = 0x000000FF
const HOST_SLCHOST_CONF63_V = 0xFF
const HOST_SLCHOST_CONF63_S = 24
const HOST_SLCHOST_CONF62 = 0x000000FF
const HOST_SLCHOST_CONF62_V = 0xFF
const HOST_SLCHOST_CONF62_S = 16
const HOST_SLCHOST_CONF61 = 0x000000FF
const HOST_SLCHOST_CONF61_V = 0xFF
const HOST_SLCHOST_CONF61_S = 8
const HOST_SLCHOST_CONF60 = 0x000000FF
const HOST_SLCHOST_CONF60_V = 0xFF
const HOST_SLCHOST_CONF60_S = 0
const HOST_SLCHOST_CHECK_SUM0 = 0xFFFFFFFF
const HOST_SLCHOST_CHECK_SUM0_V = 0xFFFFFFFF
const HOST_SLCHOST_CHECK_SUM0_S = 0
const HOST_SLCHOST_CHECK_SUM1 = 0xFFFFFFFF
const HOST_SLCHOST_CHECK_SUM1_V = 0xFFFFFFFF
const HOST_SLCHOST_CHECK_SUM1_S = 0
const HOST_SLC1_RX_PF_EOF = 0x0000000F
const HOST_SLC1_RX_PF_EOF_V = 0xF
const HOST_SLC1_RX_PF_EOF_S = 28
const HOST_HOSTSLC1_TOKEN1 = 0x00000FFF
const HOST_HOSTSLC1_TOKEN1_V = 0xFFF
const HOST_HOSTSLC1_TOKEN1_S = 16
const HOST_SLC1_RX_PF_VALID_V = 0x1
const HOST_SLC1_RX_PF_VALID_S = 12
const HOST_SLC1_TOKEN0 = 0x00000FFF
const HOST_SLC1_TOKEN0_V = 0xFFF
const HOST_SLC1_TOKEN0_S = 0
const HOST_SLC0HOST_TOKEN1_WD = 0x00000FFF
const HOST_SLC0HOST_TOKEN1_WD_V = 0xFFF
const HOST_SLC0HOST_TOKEN1_WD_S = 16
const HOST_SLC0HOST_TOKEN0_WD = 0x00000FFF
const HOST_SLC0HOST_TOKEN0_WD_V = 0xFFF
const HOST_SLC0HOST_TOKEN0_WD_S = 0
const HOST_SLC1HOST_TOKEN1_WD = 0x00000FFF
const HOST_SLC1HOST_TOKEN1_WD_V = 0xFFF
const HOST_SLC1HOST_TOKEN1_WD_S = 16
const HOST_SLC1HOST_TOKEN0_WD = 0x00000FFF
const HOST_SLC1HOST_TOKEN0_WD_V = 0xFFF
const HOST_SLC1HOST_TOKEN0_WD_S = 0
const HOST_SLC0HOST_LEN_WR_V = 0x1
const HOST_SLC0HOST_LEN_WR_S = 8
const HOST_SLC1HOST_TOKEN1_WR_V = 0x1
const HOST_SLC1HOST_TOKEN1_WR_S = 7
const HOST_SLC1HOST_TOKEN0_WR_V = 0x1
const HOST_SLC1HOST_TOKEN0_WR_S = 6
const HOST_SLC1HOST_TOKEN1_DEC_V = 0x1
const HOST_SLC1HOST_TOKEN1_DEC_S = 5
const HOST_SLC1HOST_TOKEN0_DEC_V = 0x1
const HOST_SLC1HOST_TOKEN0_DEC_S = 4
const HOST_SLC0HOST_TOKEN1_WR_V = 0x1
const HOST_SLC0HOST_TOKEN1_WR_S = 3
const HOST_SLC0HOST_TOKEN0_WR_V = 0x1
const HOST_SLC0HOST_TOKEN0_WR_S = 2
const HOST_SLC0HOST_TOKEN1_DEC_V = 0x1
const HOST_SLC0HOST_TOKEN1_DEC_S = 1
const HOST_SLC0HOST_TOKEN0_DEC_V = 0x1
const HOST_SLC0HOST_TOKEN0_DEC_S = 0
const HOST_GPIO_SDIO_INT_CLR_V = 0x1
const HOST_GPIO_SDIO_INT_CLR_S = 25
const HOST_SLC0_HOST_RD_RETRY_INT_CLR_V = 0x1
const HOST_SLC0_HOST_RD_RETRY_INT_CLR_S = 24
const HOST_SLC0_RX_NEW_PACKET_INT_CLR_V = 0x1
const HOST_SLC0_RX_NEW_PACKET_INT_CLR_S = 23
const HOST_SLC0_EXT_BIT3_INT_CLR_V = 0x1
const HOST_SLC0_EXT_BIT3_INT_CLR_S = 22
const HOST_SLC0_EXT_BIT2_INT_CLR_V = 0x1
const HOST_SLC0_EXT_BIT2_INT_CLR_S = 21
const HOST_SLC0_EXT_BIT1_INT_CLR_V = 0x1
const HOST_SLC0_EXT_BIT1_INT_CLR_S = 20
const HOST_SLC0_EXT_BIT0_INT_CLR_V = 0x1
const HOST_SLC0_EXT_BIT0_INT_CLR_S = 19
const HOST_SLC0_RX_PF_VALID_INT_CLR_V = 0x1
const HOST_SLC0_RX_PF_VALID_INT_CLR_S = 18
const HOST_SLC0_TX_OVF_INT_CLR_V = 0x1
const HOST_SLC0_TX_OVF_INT_CLR_S = 17
const HOST_SLC0_RX_UDF_INT_CLR_V = 0x1
const HOST_SLC0_RX_UDF_INT_CLR_S = 16
const HOST_SLC0HOST_TX_START_INT_CLR_V = 0x1
const HOST_SLC0HOST_TX_START_INT_CLR_S = 15
const HOST_SLC0HOST_RX_START_INT_CLR_V = 0x1
const HOST_SLC0HOST_RX_START_INT_CLR_S = 14
const HOST_SLC0HOST_RX_EOF_INT_CLR_V = 0x1
const HOST_SLC0HOST_RX_EOF_INT_CLR_S = 13
const HOST_SLC0HOST_RX_SOF_INT_CLR_V = 0x1
const HOST_SLC0HOST_RX_SOF_INT_CLR_S = 12
const HOST_SLC0_TOKEN1_0TO1_INT_CLR_V = 0x1
const HOST_SLC0_TOKEN1_0TO1_INT_CLR_S = 11
const HOST_SLC0_TOKEN0_0TO1_INT_CLR_V = 0x1
const HOST_SLC0_TOKEN0_0TO1_INT_CLR_S = 10
const HOST_SLC0_TOKEN1_1TO0_INT_CLR_V = 0x1
const HOST_SLC0_TOKEN1_1TO0_INT_CLR_S = 9
const HOST_SLC0_TOKEN0_1TO0_INT_CLR_V = 0x1
const HOST_SLC0_TOKEN0_1TO0_INT_CLR_S = 8
const HOST_SLC0_TOHOST_BIT7_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT7_INT_CLR_S = 7
const HOST_SLC0_TOHOST_BIT6_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT6_INT_CLR_S = 6
const HOST_SLC0_TOHOST_BIT5_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT5_INT_CLR_S = 5
const HOST_SLC0_TOHOST_BIT4_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT4_INT_CLR_S = 4
const HOST_SLC0_TOHOST_BIT3_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT3_INT_CLR_S = 3
const HOST_SLC0_TOHOST_BIT2_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT2_INT_CLR_S = 2
const HOST_SLC0_TOHOST_BIT1_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT1_INT_CLR_S = 1
const HOST_SLC0_TOHOST_BIT0_INT_CLR_V = 0x1
const HOST_SLC0_TOHOST_BIT0_INT_CLR_S = 0
const HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_V = 0x1
const HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_S = 25
const HOST_SLC1_HOST_RD_RETRY_INT_CLR_V = 0x1
const HOST_SLC1_HOST_RD_RETRY_INT_CLR_S = 24
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_V = 0x1
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_S = 23
const HOST_SLC1_EXT_BIT3_INT_CLR_V = 0x1
const HOST_SLC1_EXT_BIT3_INT_CLR_S = 22
const HOST_SLC1_EXT_BIT2_INT_CLR_V = 0x1
const HOST_SLC1_EXT_BIT2_INT_CLR_S = 21
const HOST_SLC1_EXT_BIT1_INT_CLR_V = 0x1
const HOST_SLC1_EXT_BIT1_INT_CLR_S = 20
const HOST_SLC1_EXT_BIT0_INT_CLR_V = 0x1
const HOST_SLC1_EXT_BIT0_INT_CLR_S = 19
const HOST_SLC1_RX_PF_VALID_INT_CLR_V = 0x1
const HOST_SLC1_RX_PF_VALID_INT_CLR_S = 18
const HOST_SLC1_TX_OVF_INT_CLR_V = 0x1
const HOST_SLC1_TX_OVF_INT_CLR_S = 17
const HOST_SLC1_RX_UDF_INT_CLR_V = 0x1
const HOST_SLC1_RX_UDF_INT_CLR_S = 16
const HOST_SLC1HOST_TX_START_INT_CLR_V = 0x1
const HOST_SLC1HOST_TX_START_INT_CLR_S = 15
const HOST_SLC1HOST_RX_START_INT_CLR_V = 0x1
const HOST_SLC1HOST_RX_START_INT_CLR_S = 14
const HOST_SLC1HOST_RX_EOF_INT_CLR_V = 0x1
const HOST_SLC1HOST_RX_EOF_INT_CLR_S = 13
const HOST_SLC1HOST_RX_SOF_INT_CLR_V = 0x1
const HOST_SLC1HOST_RX_SOF_INT_CLR_S = 12
const HOST_SLC1_TOKEN1_0TO1_INT_CLR_V = 0x1
const HOST_SLC1_TOKEN1_0TO1_INT_CLR_S = 11
const HOST_SLC1_TOKEN0_0TO1_INT_CLR_V = 0x1
const HOST_SLC1_TOKEN0_0TO1_INT_CLR_S = 10
const HOST_SLC1_TOKEN1_1TO0_INT_CLR_V = 0x1
const HOST_SLC1_TOKEN1_1TO0_INT_CLR_S = 9
const HOST_SLC1_TOKEN0_1TO0_INT_CLR_V = 0x1
const HOST_SLC1_TOKEN0_1TO0_INT_CLR_S = 8
const HOST_SLC1_TOHOST_BIT7_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT7_INT_CLR_S = 7
const HOST_SLC1_TOHOST_BIT6_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT6_INT_CLR_S = 6
const HOST_SLC1_TOHOST_BIT5_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT5_INT_CLR_S = 5
const HOST_SLC1_TOHOST_BIT4_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT4_INT_CLR_S = 4
const HOST_SLC1_TOHOST_BIT3_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT3_INT_CLR_S = 3
const HOST_SLC1_TOHOST_BIT2_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT2_INT_CLR_S = 2
const HOST_SLC1_TOHOST_BIT1_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT1_INT_CLR_S = 1
const HOST_SLC1_TOHOST_BIT0_INT_CLR_V = 0x1
const HOST_SLC1_TOHOST_BIT0_INT_CLR_S = 0
const HOST_FN1_GPIO_SDIO_INT_ENA_V = 0x1
const HOST_FN1_GPIO_SDIO_INT_ENA_S = 25
const HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_V = 0x1
const HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_S = 24
const HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_S = 23
const HOST_FN1_SLC0_EXT_BIT3_INT_ENA_V = 0x1
const HOST_FN1_SLC0_EXT_BIT3_INT_ENA_S = 22
const HOST_FN1_SLC0_EXT_BIT2_INT_ENA_V = 0x1
const HOST_FN1_SLC0_EXT_BIT2_INT_ENA_S = 21
const HOST_FN1_SLC0_EXT_BIT1_INT_ENA_V = 0x1
const HOST_FN1_SLC0_EXT_BIT1_INT_ENA_S = 20
const HOST_FN1_SLC0_EXT_BIT0_INT_ENA_V = 0x1
const HOST_FN1_SLC0_EXT_BIT0_INT_ENA_S = 19
const HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_V = 0x1
const HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_S = 18
const HOST_FN1_SLC0_TX_OVF_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TX_OVF_INT_ENA_S = 17
const HOST_FN1_SLC0_RX_UDF_INT_ENA_V = 0x1
const HOST_FN1_SLC0_RX_UDF_INT_ENA_S = 16
const HOST_FN1_SLC0HOST_TX_START_INT_ENA_V = 0x1
const HOST_FN1_SLC0HOST_TX_START_INT_ENA_S = 15
const HOST_FN1_SLC0HOST_RX_START_INT_ENA_V = 0x1
const HOST_FN1_SLC0HOST_RX_START_INT_ENA_S = 14
const HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_V = 0x1
const HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_S = 13
const HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_V = 0x1
const HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_S = 12
const HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_S = 11
const HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_S = 10
const HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_S = 9
const HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_S = 8
const HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_S = 7
const HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_S = 6
const HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_S = 5
const HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_S = 4
const HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_S = 3
const HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_S = 2
const HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_S = 1
const HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_V = 0x1
const HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_S = 0
const HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_S = 25
const HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_V = 0x1
const HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_S = 24
const HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S = 23
const HOST_FN1_SLC1_EXT_BIT3_INT_ENA_V = 0x1
const HOST_FN1_SLC1_EXT_BIT3_INT_ENA_S = 22
const HOST_FN1_SLC1_EXT_BIT2_INT_ENA_V = 0x1
const HOST_FN1_SLC1_EXT_BIT2_INT_ENA_S = 21
const HOST_FN1_SLC1_EXT_BIT1_INT_ENA_V = 0x1
const HOST_FN1_SLC1_EXT_BIT1_INT_ENA_S = 20
const HOST_FN1_SLC1_EXT_BIT0_INT_ENA_V = 0x1
const HOST_FN1_SLC1_EXT_BIT0_INT_ENA_S = 19
const HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_V = 0x1
const HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_S = 18
const HOST_FN1_SLC1_TX_OVF_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TX_OVF_INT_ENA_S = 17
const HOST_FN1_SLC1_RX_UDF_INT_ENA_V = 0x1
const HOST_FN1_SLC1_RX_UDF_INT_ENA_S = 16
const HOST_FN1_SLC1HOST_TX_START_INT_ENA_V = 0x1
const HOST_FN1_SLC1HOST_TX_START_INT_ENA_S = 15
const HOST_FN1_SLC1HOST_RX_START_INT_ENA_V = 0x1
const HOST_FN1_SLC1HOST_RX_START_INT_ENA_S = 14
const HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_V = 0x1
const HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_S = 13
const HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_V = 0x1
const HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_S = 12
const HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_S = 11
const HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_S = 10
const HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_S = 9
const HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_S = 8
const HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_S = 7
const HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_S = 6
const HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_S = 5
const HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_S = 4
const HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_S = 3
const HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_S = 2
const HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_S = 1
const HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_V = 0x1
const HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_S = 0
const HOST_FN2_GPIO_SDIO_INT_ENA_V = 0x1
const HOST_FN2_GPIO_SDIO_INT_ENA_S = 25
const HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_V = 0x1
const HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_S = 24
const HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_S = 23
const HOST_FN2_SLC0_EXT_BIT3_INT_ENA_V = 0x1
const HOST_FN2_SLC0_EXT_BIT3_INT_ENA_S = 22
const HOST_FN2_SLC0_EXT_BIT2_INT_ENA_V = 0x1
const HOST_FN2_SLC0_EXT_BIT2_INT_ENA_S = 21
const HOST_FN2_SLC0_EXT_BIT1_INT_ENA_V = 0x1
const HOST_FN2_SLC0_EXT_BIT1_INT_ENA_S = 20
const HOST_FN2_SLC0_EXT_BIT0_INT_ENA_V = 0x1
const HOST_FN2_SLC0_EXT_BIT0_INT_ENA_S = 19
const HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_V = 0x1
const HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_S = 18
const HOST_FN2_SLC0_TX_OVF_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TX_OVF_INT_ENA_S = 17
const HOST_FN2_SLC0_RX_UDF_INT_ENA_V = 0x1
const HOST_FN2_SLC0_RX_UDF_INT_ENA_S = 16
const HOST_FN2_SLC0HOST_TX_START_INT_ENA_V = 0x1
const HOST_FN2_SLC0HOST_TX_START_INT_ENA_S = 15
const HOST_FN2_SLC0HOST_RX_START_INT_ENA_V = 0x1
const HOST_FN2_SLC0HOST_RX_START_INT_ENA_S = 14
const HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_V = 0x1
const HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_S = 13
const HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_V = 0x1
const HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_S = 12
const HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_S = 11
const HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_S = 10
const HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_S = 9
const HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_S = 8
const HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_S = 7
const HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_S = 6
const HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_S = 5
const HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_S = 4
const HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_S = 3
const HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_S = 2
const HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_S = 1
const HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_V = 0x1
const HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_S = 0
const HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_S = 25
const HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_V = 0x1
const HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_S = 24
const HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S = 23
const HOST_FN2_SLC1_EXT_BIT3_INT_ENA_V = 0x1
const HOST_FN2_SLC1_EXT_BIT3_INT_ENA_S = 22
const HOST_FN2_SLC1_EXT_BIT2_INT_ENA_V = 0x1
const HOST_FN2_SLC1_EXT_BIT2_INT_ENA_S = 21
const HOST_FN2_SLC1_EXT_BIT1_INT_ENA_V = 0x1
const HOST_FN2_SLC1_EXT_BIT1_INT_ENA_S = 20
const HOST_FN2_SLC1_EXT_BIT0_INT_ENA_V = 0x1
const HOST_FN2_SLC1_EXT_BIT0_INT_ENA_S = 19
const HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_V = 0x1
const HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_S = 18
const HOST_FN2_SLC1_TX_OVF_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TX_OVF_INT_ENA_S = 17
const HOST_FN2_SLC1_RX_UDF_INT_ENA_V = 0x1
const HOST_FN2_SLC1_RX_UDF_INT_ENA_S = 16
const HOST_FN2_SLC1HOST_TX_START_INT_ENA_V = 0x1
const HOST_FN2_SLC1HOST_TX_START_INT_ENA_S = 15
const HOST_FN2_SLC1HOST_RX_START_INT_ENA_V = 0x1
const HOST_FN2_SLC1HOST_RX_START_INT_ENA_S = 14
const HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_V = 0x1
const HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_S = 13
const HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_V = 0x1
const HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_S = 12
const HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_S = 11
const HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_S = 10
const HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_S = 9
const HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_S = 8
const HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_S = 7
const HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_S = 6
const HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_S = 5
const HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_S = 4
const HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_S = 3
const HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_S = 2
const HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_S = 1
const HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_V = 0x1
const HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_S = 0
const HOST_GPIO_SDIO_INT_ENA_V = 0x1
const HOST_GPIO_SDIO_INT_ENA_S = 25
const HOST_SLC0_HOST_RD_RETRY_INT_ENA_V = 0x1
const HOST_SLC0_HOST_RD_RETRY_INT_ENA_S = 24
const HOST_SLC0_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_SLC0_RX_NEW_PACKET_INT_ENA_S = 23
const HOST_SLC0_EXT_BIT3_INT_ENA_V = 0x1
const HOST_SLC0_EXT_BIT3_INT_ENA_S = 22
const HOST_SLC0_EXT_BIT2_INT_ENA_V = 0x1
const HOST_SLC0_EXT_BIT2_INT_ENA_S = 21
const HOST_SLC0_EXT_BIT1_INT_ENA_V = 0x1
const HOST_SLC0_EXT_BIT1_INT_ENA_S = 20
const HOST_SLC0_EXT_BIT0_INT_ENA_V = 0x1
const HOST_SLC0_EXT_BIT0_INT_ENA_S = 19
const HOST_SLC0_RX_PF_VALID_INT_ENA_V = 0x1
const HOST_SLC0_RX_PF_VALID_INT_ENA_S = 18
const HOST_SLC0_TX_OVF_INT_ENA_V = 0x1
const HOST_SLC0_TX_OVF_INT_ENA_S = 17
const HOST_SLC0_RX_UDF_INT_ENA_V = 0x1
const HOST_SLC0_RX_UDF_INT_ENA_S = 16
const HOST_SLC0HOST_TX_START_INT_ENA_V = 0x1
const HOST_SLC0HOST_TX_START_INT_ENA_S = 15
const HOST_SLC0HOST_RX_START_INT_ENA_V = 0x1
const HOST_SLC0HOST_RX_START_INT_ENA_S = 14
const HOST_SLC0HOST_RX_EOF_INT_ENA_V = 0x1
const HOST_SLC0HOST_RX_EOF_INT_ENA_S = 13
const HOST_SLC0HOST_RX_SOF_INT_ENA_V = 0x1
const HOST_SLC0HOST_RX_SOF_INT_ENA_S = 12
const HOST_SLC0_TOKEN1_0TO1_INT_ENA_V = 0x1
const HOST_SLC0_TOKEN1_0TO1_INT_ENA_S = 11
const HOST_SLC0_TOKEN0_0TO1_INT_ENA_V = 0x1
const HOST_SLC0_TOKEN0_0TO1_INT_ENA_S = 10
const HOST_SLC0_TOKEN1_1TO0_INT_ENA_V = 0x1
const HOST_SLC0_TOKEN1_1TO0_INT_ENA_S = 9
const HOST_SLC0_TOKEN0_1TO0_INT_ENA_V = 0x1
const HOST_SLC0_TOKEN0_1TO0_INT_ENA_S = 8
const HOST_SLC0_TOHOST_BIT7_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT7_INT_ENA_S = 7
const HOST_SLC0_TOHOST_BIT6_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT6_INT_ENA_S = 6
const HOST_SLC0_TOHOST_BIT5_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT5_INT_ENA_S = 5
const HOST_SLC0_TOHOST_BIT4_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT4_INT_ENA_S = 4
const HOST_SLC0_TOHOST_BIT3_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT3_INT_ENA_S = 3
const HOST_SLC0_TOHOST_BIT2_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT2_INT_ENA_S = 2
const HOST_SLC0_TOHOST_BIT1_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT1_INT_ENA_S = 1
const HOST_SLC0_TOHOST_BIT0_INT_ENA_V = 0x1
const HOST_SLC0_TOHOST_BIT0_INT_ENA_S = 0
const HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_S = 25
const HOST_SLC1_HOST_RD_RETRY_INT_ENA_V = 0x1
const HOST_SLC1_HOST_RD_RETRY_INT_ENA_S = 24
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V = 0x1
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S = 23
const HOST_SLC1_EXT_BIT3_INT_ENA_V = 0x1
const HOST_SLC1_EXT_BIT3_INT_ENA_S = 22
const HOST_SLC1_EXT_BIT2_INT_ENA_V = 0x1
const HOST_SLC1_EXT_BIT2_INT_ENA_S = 21
const HOST_SLC1_EXT_BIT1_INT_ENA_V = 0x1
const HOST_SLC1_EXT_BIT1_INT_ENA_S = 20
const HOST_SLC1_EXT_BIT0_INT_ENA_V = 0x1
const HOST_SLC1_EXT_BIT0_INT_ENA_S = 19
const HOST_SLC1_RX_PF_VALID_INT_ENA_V = 0x1
const HOST_SLC1_RX_PF_VALID_INT_ENA_S = 18
const HOST_SLC1_TX_OVF_INT_ENA_V = 0x1
const HOST_SLC1_TX_OVF_INT_ENA_S = 17
const HOST_SLC1_RX_UDF_INT_ENA_V = 0x1
const HOST_SLC1_RX_UDF_INT_ENA_S = 16
const HOST_SLC1HOST_TX_START_INT_ENA_V = 0x1
const HOST_SLC1HOST_TX_START_INT_ENA_S = 15
const HOST_SLC1HOST_RX_START_INT_ENA_V = 0x1
const HOST_SLC1HOST_RX_START_INT_ENA_S = 14
const HOST_SLC1HOST_RX_EOF_INT_ENA_V = 0x1
const HOST_SLC1HOST_RX_EOF_INT_ENA_S = 13
const HOST_SLC1HOST_RX_SOF_INT_ENA_V = 0x1
const HOST_SLC1HOST_RX_SOF_INT_ENA_S = 12
const HOST_SLC1_TOKEN1_0TO1_INT_ENA_V = 0x1
const HOST_SLC1_TOKEN1_0TO1_INT_ENA_S = 11
const HOST_SLC1_TOKEN0_0TO1_INT_ENA_V = 0x1
const HOST_SLC1_TOKEN0_0TO1_INT_ENA_S = 10
const HOST_SLC1_TOKEN1_1TO0_INT_ENA_V = 0x1
const HOST_SLC1_TOKEN1_1TO0_INT_ENA_S = 9
const HOST_SLC1_TOKEN0_1TO0_INT_ENA_V = 0x1
const HOST_SLC1_TOKEN0_1TO0_INT_ENA_S = 8
const HOST_SLC1_TOHOST_BIT7_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT7_INT_ENA_S = 7
const HOST_SLC1_TOHOST_BIT6_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT6_INT_ENA_S = 6
const HOST_SLC1_TOHOST_BIT5_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT5_INT_ENA_S = 5
const HOST_SLC1_TOHOST_BIT4_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT4_INT_ENA_S = 4
const HOST_SLC1_TOHOST_BIT3_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT3_INT_ENA_S = 3
const HOST_SLC1_TOHOST_BIT2_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT2_INT_ENA_S = 2
const HOST_SLC1_TOHOST_BIT1_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT1_INT_ENA_S = 1
const HOST_SLC1_TOHOST_BIT0_INT_ENA_V = 0x1
const HOST_SLC1_TOHOST_BIT0_INT_ENA_S = 0
const HOST_SLC0HOST_RX_INFOR = 0x000FFFFF
const HOST_SLC0HOST_RX_INFOR_V = 0xFFFFF
const HOST_SLC0HOST_RX_INFOR_S = 0
const HOST_SLC1HOST_RX_INFOR = 0x000FFFFF
const HOST_SLC1HOST_RX_INFOR_V = 0xFFFFF
const HOST_SLC1HOST_RX_INFOR_S = 0
const HOST_SLC0HOST_LEN_WD = 0xFFFFFFFF
const HOST_SLC0HOST_LEN_WD_V = 0xFFFFFFFF
const HOST_SLC0HOST_LEN_WD_S = 0
const HOST_SLC_APBWIN_WDATA = 0xFFFFFFFF
const HOST_SLC_APBWIN_WDATA_V = 0xFFFFFFFF
const HOST_SLC_APBWIN_WDATA_S = 0
const HOST_SLC_APBWIN_START_V = 0x1
const HOST_SLC_APBWIN_START_S = 29
const HOST_SLC_APBWIN_WR_V = 0x1
const HOST_SLC_APBWIN_WR_S = 28
const HOST_SLC_APBWIN_ADDR = 0x0FFFFFFF
const HOST_SLC_APBWIN_ADDR_V = 0xFFFFFFF
const HOST_SLC_APBWIN_ADDR_S = 0
const HOST_SLC_APBWIN_RDATA = 0xFFFFFFFF
const HOST_SLC_APBWIN_RDATA_V = 0xFFFFFFFF
const HOST_SLC_APBWIN_RDATA_S = 0
const HOST_SLCHOST_SLC0_BIT6_CLRADDR = 0x000001FF
const HOST_SLCHOST_SLC0_BIT6_CLRADDR_V = 0x1FF
const HOST_SLCHOST_SLC0_BIT6_CLRADDR_S = 9
const HOST_SLCHOST_SLC0_BIT7_CLRADDR = 0x000001FF
const HOST_SLCHOST_SLC0_BIT7_CLRADDR_V = 0x1FF
const HOST_SLCHOST_SLC0_BIT7_CLRADDR_S = 0
const HOST_SLCHOST_SLC1_BIT6_CLRADDR = 0x000001FF
const HOST_SLCHOST_SLC1_BIT6_CLRADDR_V = 0x1FF
const HOST_SLCHOST_SLC1_BIT6_CLRADDR_S = 9
const HOST_SLCHOST_SLC1_BIT7_CLRADDR = 0x000001FF
const HOST_SLCHOST_SLC1_BIT7_CLRADDR_V = 0x1FF
const HOST_SLCHOST_SLC1_BIT7_CLRADDR_S = 0
const HOST_GPIO_SDIO_INT_ENA1_V = 0x1
const HOST_GPIO_SDIO_INT_ENA1_S = 25
const HOST_SLC0_HOST_RD_RETRY_INT_ENA1_V = 0x1
const HOST_SLC0_HOST_RD_RETRY_INT_ENA1_S = 24
const HOST_SLC0_RX_NEW_PACKET_INT_ENA1_V = 0x1
const HOST_SLC0_RX_NEW_PACKET_INT_ENA1_S = 23
const HOST_SLC0_EXT_BIT3_INT_ENA1_V = 0x1
const HOST_SLC0_EXT_BIT3_INT_ENA1_S = 22
const HOST_SLC0_EXT_BIT2_INT_ENA1_V = 0x1
const HOST_SLC0_EXT_BIT2_INT_ENA1_S = 21
const HOST_SLC0_EXT_BIT1_INT_ENA1_V = 0x1
const HOST_SLC0_EXT_BIT1_INT_ENA1_S = 20
const HOST_SLC0_EXT_BIT0_INT_ENA1_V = 0x1
const HOST_SLC0_EXT_BIT0_INT_ENA1_S = 19
const HOST_SLC0_RX_PF_VALID_INT_ENA1_V = 0x1
const HOST_SLC0_RX_PF_VALID_INT_ENA1_S = 18
const HOST_SLC0_TX_OVF_INT_ENA1_V = 0x1
const HOST_SLC0_TX_OVF_INT_ENA1_S = 17
const HOST_SLC0_RX_UDF_INT_ENA1_V = 0x1
const HOST_SLC0_RX_UDF_INT_ENA1_S = 16
const HOST_SLC0HOST_TX_START_INT_ENA1_V = 0x1
const HOST_SLC0HOST_TX_START_INT_ENA1_S = 15
const HOST_SLC0HOST_RX_START_INT_ENA1_V = 0x1
const HOST_SLC0HOST_RX_START_INT_ENA1_S = 14
const HOST_SLC0HOST_RX_EOF_INT_ENA1_V = 0x1
const HOST_SLC0HOST_RX_EOF_INT_ENA1_S = 13
const HOST_SLC0HOST_RX_SOF_INT_ENA1_V = 0x1
const HOST_SLC0HOST_RX_SOF_INT_ENA1_S = 12
const HOST_SLC0_TOKEN1_0TO1_INT_ENA1_V = 0x1
const HOST_SLC0_TOKEN1_0TO1_INT_ENA1_S = 11
const HOST_SLC0_TOKEN0_0TO1_INT_ENA1_V = 0x1
const HOST_SLC0_TOKEN0_0TO1_INT_ENA1_S = 10
const HOST_SLC0_TOKEN1_1TO0_INT_ENA1_V = 0x1
const HOST_SLC0_TOKEN1_1TO0_INT_ENA1_S = 9
const HOST_SLC0_TOKEN0_1TO0_INT_ENA1_V = 0x1
const HOST_SLC0_TOKEN0_1TO0_INT_ENA1_S = 8
const HOST_SLC0_TOHOST_BIT7_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT7_INT_ENA1_S = 7
const HOST_SLC0_TOHOST_BIT6_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT6_INT_ENA1_S = 6
const HOST_SLC0_TOHOST_BIT5_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT5_INT_ENA1_S = 5
const HOST_SLC0_TOHOST_BIT4_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT4_INT_ENA1_S = 4
const HOST_SLC0_TOHOST_BIT3_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT3_INT_ENA1_S = 3
const HOST_SLC0_TOHOST_BIT2_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT2_INT_ENA1_S = 2
const HOST_SLC0_TOHOST_BIT1_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT1_INT_ENA1_S = 1
const HOST_SLC0_TOHOST_BIT0_INT_ENA1_V = 0x1
const HOST_SLC0_TOHOST_BIT0_INT_ENA1_S = 0
const HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_V = 0x1
const HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_S = 25
const HOST_SLC1_HOST_RD_RETRY_INT_ENA1_V = 0x1
const HOST_SLC1_HOST_RD_RETRY_INT_ENA1_S = 24
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_V = 0x1
const HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_S = 23
const HOST_SLC1_EXT_BIT3_INT_ENA1_V = 0x1
const HOST_SLC1_EXT_BIT3_INT_ENA1_S = 22
const HOST_SLC1_EXT_BIT2_INT_ENA1_V = 0x1
const HOST_SLC1_EXT_BIT2_INT_ENA1_S = 21
const HOST_SLC1_EXT_BIT1_INT_ENA1_V = 0x1
const HOST_SLC1_EXT_BIT1_INT_ENA1_S = 20
const HOST_SLC1_EXT_BIT0_INT_ENA1_V = 0x1
const HOST_SLC1_EXT_BIT0_INT_ENA1_S = 19
const HOST_SLC1_RX_PF_VALID_INT_ENA1_V = 0x1
const HOST_SLC1_RX_PF_VALID_INT_ENA1_S = 18
const HOST_SLC1_TX_OVF_INT_ENA1_V = 0x1
const HOST_SLC1_TX_OVF_INT_ENA1_S = 17
const HOST_SLC1_RX_UDF_INT_ENA1_V = 0x1
const HOST_SLC1_RX_UDF_INT_ENA1_S = 16
const HOST_SLC1HOST_TX_START_INT_ENA1_V = 0x1
const HOST_SLC1HOST_TX_START_INT_ENA1_S = 15
const HOST_SLC1HOST_RX_START_INT_ENA1_V = 0x1
const HOST_SLC1HOST_RX_START_INT_ENA1_S = 14
const HOST_SLC1HOST_RX_EOF_INT_ENA1_V = 0x1
const HOST_SLC1HOST_RX_EOF_INT_ENA1_S = 13
const HOST_SLC1HOST_RX_SOF_INT_ENA1_V = 0x1
const HOST_SLC1HOST_RX_SOF_INT_ENA1_S = 12
const HOST_SLC1_TOKEN1_0TO1_INT_ENA1_V = 0x1
const HOST_SLC1_TOKEN1_0TO1_INT_ENA1_S = 11
const HOST_SLC1_TOKEN0_0TO1_INT_ENA1_V = 0x1
const HOST_SLC1_TOKEN0_0TO1_INT_ENA1_S = 10
const HOST_SLC1_TOKEN1_1TO0_INT_ENA1_V = 0x1
const HOST_SLC1_TOKEN1_1TO0_INT_ENA1_S = 9
const HOST_SLC1_TOKEN0_1TO0_INT_ENA1_V = 0x1
const HOST_SLC1_TOKEN0_1TO0_INT_ENA1_S = 8
const HOST_SLC1_TOHOST_BIT7_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT7_INT_ENA1_S = 7
const HOST_SLC1_TOHOST_BIT6_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT6_INT_ENA1_S = 6
const HOST_SLC1_TOHOST_BIT5_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT5_INT_ENA1_S = 5
const HOST_SLC1_TOHOST_BIT4_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT4_INT_ENA1_S = 4
const HOST_SLC1_TOHOST_BIT3_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT3_INT_ENA1_S = 3
const HOST_SLC1_TOHOST_BIT2_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT2_INT_ENA1_S = 2
const HOST_SLC1_TOHOST_BIT1_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT1_INT_ENA1_S = 1
const HOST_SLC1_TOHOST_BIT0_INT_ENA1_V = 0x1
const HOST_SLC1_TOHOST_BIT0_INT_ENA1_S = 0
const HOST_SLCHOST_DATE = 0xFFFFFFFF
const HOST_SLCHOST_DATE_V = 0xFFFFFFFF
const HOST_SLCHOST_DATE_S = 0
const HOST_SLCHOST_ID = 0xFFFFFFFF
const HOST_SLCHOST_ID_V = 0xFFFFFFFF
const HOST_SLCHOST_ID_S = 0
const HOST_HSPEED_CON_EN_V = 0x1
const HOST_HSPEED_CON_EN_S = 27
const HOST_SDIO_PAD_PULLUP_V = 0x1
const HOST_SDIO_PAD_PULLUP_S = 26
const HOST_SDIO20_INT_DELAY_V = 0x1
const HOST_SDIO20_INT_DELAY_S = 25
const HOST_FRC_QUICK_IN = 0x0000001F
const HOST_FRC_QUICK_IN_V = 0x1F
const HOST_FRC_QUICK_IN_S = 20
const HOST_FRC_POS_SAMP = 0x0000001F
const HOST_FRC_POS_SAMP_V = 0x1F
const HOST_FRC_POS_SAMP_S = 15
const HOST_FRC_NEG_SAMP = 0x0000001F
const HOST_FRC_NEG_SAMP_V = 0x1F
const HOST_FRC_NEG_SAMP_S = 10
const HOST_FRC_SDIO20 = 0x0000001F
const HOST_FRC_SDIO20_V = 0x1F
const HOST_FRC_SDIO20_S = 5
const HOST_FRC_SDIO11 = 0x0000001F
const HOST_FRC_SDIO11_V = 0x1F
const HOST_FRC_SDIO11_S = 0
const HOST_SDIO_QUICK_IN = 0x0000001F
const HOST_SDIO_QUICK_IN_V = 0x1F
const HOST_SDIO_QUICK_IN_S = 10
const HOST_SDIO_NEG_SAMP = 0x0000001F
const HOST_SDIO_NEG_SAMP_V = 0x1F
const HOST_SDIO_NEG_SAMP_S = 5
const HOST_SDIO20_MODE = 0x0000001F
const HOST_SDIO20_MODE_V = 0x1F
const HOST_SDIO20_MODE_S = 0
const I2C_SCL_LOW_PERIOD = 0x00003FFF
const I2C_SCL_LOW_PERIOD_V = 0x3FFF
const I2C_SCL_LOW_PERIOD_S = 0
const I2C_CLK_EN_V = 0x1
const I2C_CLK_EN_S = 8
const I2C_RX_LSB_FIRST_V = 0x1
const I2C_RX_LSB_FIRST_S = 7
const I2C_TX_LSB_FIRST_V = 0x1
const I2C_TX_LSB_FIRST_S = 6
const I2C_TRANS_START_V = 0x1
const I2C_TRANS_START_S = 5
const I2C_MS_MODE_V = 0x1
const I2C_MS_MODE_S = 4
const I2C_SAMPLE_SCL_LEVEL_V = 0x1
const I2C_SAMPLE_SCL_LEVEL_S = 2
const I2C_SCL_FORCE_OUT_V = 0x1
const I2C_SCL_FORCE_OUT_S = 1
const I2C_SDA_FORCE_OUT_V = 0x1
const I2C_SDA_FORCE_OUT_S = 0
const I2C_SCL_STATE_LAST = 0x00000007
const I2C_SCL_STATE_LAST_V = 0x7
const I2C_SCL_STATE_LAST_S = 28
const I2C_SCL_MAIN_STATE_LAST = 0x00000007
const I2C_SCL_MAIN_STATE_LAST_V = 0x7
const I2C_SCL_MAIN_STATE_LAST_S = 24
const I2C_TXFIFO_CNT = 0x0000003F
const I2C_TXFIFO_CNT_V = 0x3F
const I2C_TXFIFO_CNT_S = 18
const I2C_RXFIFO_CNT = 0x0000003F
const I2C_RXFIFO_CNT_V = 0x3F
const I2C_RXFIFO_CNT_S = 8
const I2C_BYTE_TRANS_V = 0x1
const I2C_BYTE_TRANS_S = 6
const I2C_SLAVE_ADDRESSED_V = 0x1
const I2C_SLAVE_ADDRESSED_S = 5
const I2C_BUS_BUSY_V = 0x1
const I2C_BUS_BUSY_S = 4
const I2C_ARB_LOST_V = 0x1
const I2C_ARB_LOST_S = 3
const I2C_TIME_OUT_V = 0x1
const I2C_TIME_OUT_S = 2
const I2C_SLAVE_RW_V = 0x1
const I2C_SLAVE_RW_S = 1
const I2C_ACK_REC_V = 0x1
const I2C_ACK_REC_S = 0
const I2C_TIME_OUT_REG = 0x000FFFFF
const I2C_TIME_OUT_REG_V = 0xFFFFF
const I2C_TIME_OUT_REG_S = 0
const I2C_ADDR_10BIT_EN_V = 0x1
const I2C_ADDR_10BIT_EN_S = 31
const I2C_SLAVE_ADDR = 0x00007FFF
const I2C_SLAVE_ADDR_V = 0x7FFF
const I2C_SLAVE_ADDR_S = 0
const I2C_TXFIFO_END_ADDR = 0x0000001F
const I2C_TXFIFO_END_ADDR_V = 0x1F
const I2C_TXFIFO_END_ADDR_S = 15
const I2C_TXFIFO_START_ADDR = 0x0000001F
const I2C_TXFIFO_START_ADDR_V = 0x1F
const I2C_TXFIFO_START_ADDR_S = 10
const I2C_RXFIFO_END_ADDR = 0x0000001F
const I2C_RXFIFO_END_ADDR_V = 0x1F
const I2C_RXFIFO_END_ADDR_S = 5
const I2C_RXFIFO_START_ADDR = 0x0000001F
const I2C_RXFIFO_START_ADDR_V = 0x1F
const I2C_RXFIFO_START_ADDR_S = 0
const I2C_NONFIFO_TX_THRES = 0x0000003F
const I2C_NONFIFO_TX_THRES_V = 0x3F
const I2C_NONFIFO_TX_THRES_S = 20
const I2C_NONFIFO_RX_THRES = 0x0000003F
const I2C_NONFIFO_RX_THRES_V = 0x3F
const I2C_NONFIFO_RX_THRES_S = 14
const I2C_TX_FIFO_RST_V = 0x1
const I2C_TX_FIFO_RST_S = 13
const I2C_RX_FIFO_RST_V = 0x1
const I2C_RX_FIFO_RST_S = 12
const I2C_FIFO_ADDR_CFG_EN_V = 0x1
const I2C_FIFO_ADDR_CFG_EN_S = 11
const I2C_NONFIFO_EN_V = 0x1
const I2C_NONFIFO_EN_S = 10
const I2C_TXFIFO_EMPTY_THRHD = 0x0000001F
const I2C_TXFIFO_EMPTY_THRHD_V = 0x1F
const I2C_TXFIFO_EMPTY_THRHD_S = 5
const I2C_RXFIFO_FULL_THRHD = 0x0000001F
const I2C_RXFIFO_FULL_THRHD_V = 0x1F
const I2C_RXFIFO_FULL_THRHD_S = 0
const I2C_FIFO_RDATA = 0x000000FF
const I2C_FIFO_RDATA_V = 0xFF
const I2C_FIFO_RDATA_S = 0
const I2C_TX_SEND_EMPTY_INT_RAW_V = 0x1
const I2C_TX_SEND_EMPTY_INT_RAW_S = 12
const I2C_RX_REC_FULL_INT_RAW_V = 0x1
const I2C_RX_REC_FULL_INT_RAW_S = 11
const I2C_ACK_ERR_INT_RAW_V = 0x1
const I2C_ACK_ERR_INT_RAW_S = 10
const I2C_TRANS_START_INT_RAW_V = 0x1
const I2C_TRANS_START_INT_RAW_S = 9
const I2C_TIME_OUT_INT_RAW_V = 0x1
const I2C_TIME_OUT_INT_RAW_S = 8
const I2C_TRANS_COMPLETE_INT_RAW_V = 0x1
const I2C_TRANS_COMPLETE_INT_RAW_S = 7
const I2C_MASTER_TRAN_COMP_INT_RAW_V = 0x1
const I2C_MASTER_TRAN_COMP_INT_RAW_S = 6
const I2C_ARBITRATION_LOST_INT_RAW_V = 0x1
const I2C_ARBITRATION_LOST_INT_RAW_S = 5
const I2C_SLAVE_TRAN_COMP_INT_RAW_V = 0x1
const I2C_SLAVE_TRAN_COMP_INT_RAW_S = 4
const I2C_END_DETECT_INT_RAW_V = 0x1
const I2C_END_DETECT_INT_RAW_S = 3
const I2C_RXFIFO_OVF_INT_RAW_V = 0x1
const I2C_RXFIFO_OVF_INT_RAW_S = 2
const I2C_TXFIFO_EMPTY_INT_RAW_V = 0x1
const I2C_TXFIFO_EMPTY_INT_RAW_S = 1
const I2C_RXFIFO_FULL_INT_RAW_V = 0x1
const I2C_RXFIFO_FULL_INT_RAW_S = 0
const I2C_TX_SEND_EMPTY_INT_CLR_V = 0x1
const I2C_TX_SEND_EMPTY_INT_CLR_S = 12
const I2C_RX_REC_FULL_INT_CLR_V = 0x1
const I2C_RX_REC_FULL_INT_CLR_S = 11
const I2C_ACK_ERR_INT_CLR_V = 0x1
const I2C_ACK_ERR_INT_CLR_S = 10
const I2C_TRANS_START_INT_CLR_V = 0x1
const I2C_TRANS_START_INT_CLR_S = 9
const I2C_TIME_OUT_INT_CLR_V = 0x1
const I2C_TIME_OUT_INT_CLR_S = 8
const I2C_TRANS_COMPLETE_INT_CLR_V = 0x1
const I2C_TRANS_COMPLETE_INT_CLR_S = 7
const I2C_MASTER_TRAN_COMP_INT_CLR_V = 0x1
const I2C_MASTER_TRAN_COMP_INT_CLR_S = 6
const I2C_ARBITRATION_LOST_INT_CLR_V = 0x1
const I2C_ARBITRATION_LOST_INT_CLR_S = 5
const I2C_SLAVE_TRAN_COMP_INT_CLR_V = 0x1
const I2C_SLAVE_TRAN_COMP_INT_CLR_S = 4
const I2C_END_DETECT_INT_CLR_V = 0x1
const I2C_END_DETECT_INT_CLR_S = 3
const I2C_RXFIFO_OVF_INT_CLR_V = 0x1
const I2C_RXFIFO_OVF_INT_CLR_S = 2
const I2C_TXFIFO_EMPTY_INT_CLR_V = 0x1
const I2C_TXFIFO_EMPTY_INT_CLR_S = 1
const I2C_RXFIFO_FULL_INT_CLR_V = 0x1
const I2C_RXFIFO_FULL_INT_CLR_S = 0
const I2C_TX_SEND_EMPTY_INT_ENA_V = 0x1
const I2C_TX_SEND_EMPTY_INT_ENA_S = 12
const I2C_RX_REC_FULL_INT_ENA_V = 0x1
const I2C_RX_REC_FULL_INT_ENA_S = 11
const I2C_ACK_ERR_INT_ENA_V = 0x1
const I2C_ACK_ERR_INT_ENA_S = 10
const I2C_TRANS_START_INT_ENA_V = 0x1
const I2C_TRANS_START_INT_ENA_S = 9
const I2C_TIME_OUT_INT_ENA_V = 0x1
const I2C_TIME_OUT_INT_ENA_S = 8
const I2C_TRANS_COMPLETE_INT_ENA_V = 0x1
const I2C_TRANS_COMPLETE_INT_ENA_S = 7
const I2C_MASTER_TRAN_COMP_INT_ENA_V = 0x1
const I2C_MASTER_TRAN_COMP_INT_ENA_S = 6
const I2C_ARBITRATION_LOST_INT_ENA_V = 0x1
const I2C_ARBITRATION_LOST_INT_ENA_S = 5
const I2C_SLAVE_TRAN_COMP_INT_ENA_V = 0x1
const I2C_SLAVE_TRAN_COMP_INT_ENA_S = 4
const I2C_END_DETECT_INT_ENA_V = 0x1
const I2C_END_DETECT_INT_ENA_S = 3
const I2C_RXFIFO_OVF_INT_ENA_V = 0x1
const I2C_RXFIFO_OVF_INT_ENA_S = 2
const I2C_TXFIFO_EMPTY_INT_ENA_V = 0x1
const I2C_TXFIFO_EMPTY_INT_ENA_S = 1
const I2C_RXFIFO_FULL_INT_ENA_V = 0x1
const I2C_RXFIFO_FULL_INT_ENA_S = 0
const I2C_TX_SEND_EMPTY_INT_ST_V = 0x1
const I2C_TX_SEND_EMPTY_INT_ST_S = 12
const I2C_RX_REC_FULL_INT_ST_V = 0x1
const I2C_RX_REC_FULL_INT_ST_S = 11
const I2C_ACK_ERR_INT_ST_V = 0x1
const I2C_ACK_ERR_INT_ST_S = 10
const I2C_TRANS_START_INT_ST_V = 0x1
const I2C_TRANS_START_INT_ST_S = 9
const I2C_TIME_OUT_INT_ST_V = 0x1
const I2C_TIME_OUT_INT_ST_S = 8
const I2C_TRANS_COMPLETE_INT_ST_V = 0x1
const I2C_TRANS_COMPLETE_INT_ST_S = 7
const I2C_MASTER_TRAN_COMP_INT_ST_V = 0x1
const I2C_MASTER_TRAN_COMP_INT_ST_S = 6
const I2C_ARBITRATION_LOST_INT_ST_V = 0x1
const I2C_ARBITRATION_LOST_INT_ST_S = 5
const I2C_SLAVE_TRAN_COMP_INT_ST_V = 0x1
const I2C_SLAVE_TRAN_COMP_INT_ST_S = 4
const I2C_END_DETECT_INT_ST_V = 0x1
const I2C_END_DETECT_INT_ST_S = 3
const I2C_RXFIFO_OVF_INT_ST_V = 0x1
const I2C_RXFIFO_OVF_INT_ST_S = 2
const I2C_TXFIFO_EMPTY_INT_ST_V = 0x1
const I2C_TXFIFO_EMPTY_INT_ST_S = 1
const I2C_RXFIFO_FULL_INT_ST_V = 0x1
const I2C_RXFIFO_FULL_INT_ST_S = 0
const I2C_SDA_HOLD_TIME = 0x000003FF
const I2C_SDA_HOLD_TIME_V = 0x3FF
const I2C_SDA_HOLD_TIME_S = 0
const I2C_SDA_SAMPLE_TIME = 0x000003FF
const I2C_SDA_SAMPLE_TIME_V = 0x3FF
const I2C_SDA_SAMPLE_TIME_S = 0
const I2C_SCL_HIGH_PERIOD = 0x00003FFF
const I2C_SCL_HIGH_PERIOD_V = 0x3FFF
const I2C_SCL_HIGH_PERIOD_S = 0
const I2C_SCL_START_HOLD_TIME = 0x000003FF
const I2C_SCL_START_HOLD_TIME_V = 0x3FF
const I2C_SCL_START_HOLD_TIME_S = 0
const I2C_SCL_RSTART_SETUP_TIME = 0x000003FF
const I2C_SCL_RSTART_SETUP_TIME_V = 0x3FF
const I2C_SCL_RSTART_SETUP_TIME_S = 0
const I2C_SCL_STOP_HOLD_TIME = 0x00003FFF
const I2C_SCL_STOP_HOLD_TIME_V = 0x3FFF
const I2C_SCL_STOP_HOLD_TIME_S = 0
const I2C_SCL_STOP_SETUP_TIME = 0x000003FF
const I2C_SCL_STOP_SETUP_TIME_V = 0x3FF
const I2C_SCL_STOP_SETUP_TIME_S = 0
const I2C_SCL_FILTER_EN_V = 0x1
const I2C_SCL_FILTER_EN_S = 3
const I2C_SCL_FILTER_THRES = 0x00000007
const I2C_SCL_FILTER_THRES_V = 0x7
const I2C_SCL_FILTER_THRES_S = 0
const I2C_SDA_FILTER_EN_V = 0x1
const I2C_SDA_FILTER_EN_S = 3
const I2C_SDA_FILTER_THRES = 0x00000007
const I2C_SDA_FILTER_THRES_V = 0x7
const I2C_SDA_FILTER_THRES_S = 0
const I2C_COMMAND0_DONE_V = 0x1
const I2C_COMMAND0_DONE_S = 31
const I2C_COMMAND0 = 0x00003FFF
const I2C_COMMAND0_V = 0x3FFF
const I2C_COMMAND0_S = 0
const I2C_COMMAND1_DONE_V = 0x1
const I2C_COMMAND1_DONE_S = 31
const I2C_COMMAND1 = 0x00003FFF
const I2C_COMMAND1_V = 0x3FFF
const I2C_COMMAND1_S = 0
const I2C_COMMAND2_DONE_V = 0x1
const I2C_COMMAND2_DONE_S = 31
const I2C_COMMAND2 = 0x00003FFF
const I2C_COMMAND2_V = 0x3FFF
const I2C_COMMAND2_S = 0
const I2C_COMMAND3_DONE_V = 0x1
const I2C_COMMAND3_DONE_S = 31
const I2C_COMMAND3 = 0x00003FFF
const I2C_COMMAND3_V = 0x3FFF
const I2C_COMMAND3_S = 0
const I2C_COMMAND4_DONE_V = 0x1
const I2C_COMMAND4_DONE_S = 31
const I2C_COMMAND4 = 0x00003FFF
const I2C_COMMAND4_V = 0x3FFF
const I2C_COMMAND4_S = 0
const I2C_COMMAND5_DONE_V = 0x1
const I2C_COMMAND5_DONE_S = 31
const I2C_COMMAND5 = 0x00003FFF
const I2C_COMMAND5_V = 0x3FFF
const I2C_COMMAND5_S = 0
const I2C_COMMAND6_DONE_V = 0x1
const I2C_COMMAND6_DONE_S = 31
const I2C_COMMAND6 = 0x00003FFF
const I2C_COMMAND6_V = 0x3FFF
const I2C_COMMAND6_S = 0
const I2C_COMMAND7_DONE_V = 0x1
const I2C_COMMAND7_DONE_S = 31
const I2C_COMMAND7 = 0x00003FFF
const I2C_COMMAND7_V = 0x3FFF
const I2C_COMMAND7_S = 0
const I2C_COMMAND8_DONE_V = 0x1
const I2C_COMMAND8_DONE_S = 31
const I2C_COMMAND8 = 0x00003FFF
const I2C_COMMAND8_V = 0x3FFF
const I2C_COMMAND8_S = 0
const I2C_COMMAND9_DONE_V = 0x1
const I2C_COMMAND9_DONE_S = 31
const I2C_COMMAND9 = 0x00003FFF
const I2C_COMMAND9_V = 0x3FFF
const I2C_COMMAND9_S = 0
const I2C_COMMAND10_DONE_V = 0x1
const I2C_COMMAND10_DONE_S = 31
const I2C_COMMAND10 = 0x00003FFF
const I2C_COMMAND10_V = 0x3FFF
const I2C_COMMAND10_S = 0
const I2C_COMMAND11_DONE_V = 0x1
const I2C_COMMAND11_DONE_S = 31
const I2C_COMMAND11 = 0x00003FFF
const I2C_COMMAND11_V = 0x3FFF
const I2C_COMMAND11_S = 0
const I2C_COMMAND12_DONE_V = 0x1
const I2C_COMMAND12_DONE_S = 31
const I2C_COMMAND12 = 0x00003FFF
const I2C_COMMAND12_V = 0x3FFF
const I2C_COMMAND12_S = 0
const I2C_COMMAND13_DONE_V = 0x1
const I2C_COMMAND13_DONE_S = 31
const I2C_COMMAND13 = 0x00003FFF
const I2C_COMMAND13_V = 0x3FFF
const I2C_COMMAND13_S = 0
const I2C_COMMAND14_DONE_V = 0x1
const I2C_COMMAND14_DONE_S = 31
const I2C_COMMAND14 = 0x00003FFF
const I2C_COMMAND14_V = 0x3FFF
const I2C_COMMAND14_S = 0
const I2C_COMMAND15_DONE_V = 0x1
const I2C_COMMAND15_DONE_S = 31
const I2C_COMMAND15 = 0x00003FFF
const I2C_COMMAND15_V = 0x3FFF
const I2C_COMMAND15_S = 0
const I2C_DATE = 0xFFFFFFFF
const I2C_DATE_V = 0xFFFFFFFF
const I2C_DATE_S = 0
const ADC1_GPIO36_CHANNEL = 0
const ADC1_CHANNEL_0_GPIO_NUM = 36
const ADC1_GPIO37_CHANNEL = 1
const ADC1_CHANNEL_1_GPIO_NUM = 37
const ADC1_GPIO38_CHANNEL = 2
const ADC1_CHANNEL_2_GPIO_NUM = 38
const ADC1_GPIO39_CHANNEL = 3
const ADC1_CHANNEL_3_GPIO_NUM = 39
const ADC1_GPIO32_CHANNEL = 4
const ADC1_CHANNEL_4_GPIO_NUM = 32
const ADC1_GPIO33_CHANNEL = 5
const ADC1_CHANNEL_5_GPIO_NUM = 33
const ADC1_GPIO34_CHANNEL = 6
const ADC1_CHANNEL_6_GPIO_NUM = 34
const ADC1_GPIO35_CHANNEL = 7
const ADC1_CHANNEL_7_GPIO_NUM = 35
const ADC2_GPIO4_CHANNEL = 0
const ADC2_CHANNEL_0_GPIO_NUM = 4
const ADC2_GPIO0_CHANNEL = 1
const ADC2_CHANNEL_1_GPIO_NUM = 0
const ADC2_GPIO2_CHANNEL = 2
const ADC2_CHANNEL_2_GPIO_NUM = 2
const ADC2_GPIO15_CHANNEL = 3
const ADC2_CHANNEL_3_GPIO_NUM = 15
const ADC2_GPIO13_CHANNEL = 4
const ADC2_CHANNEL_4_GPIO_NUM = 13
const ADC2_GPIO12_CHANNEL = 5
const ADC2_CHANNEL_5_GPIO_NUM = 12
const ADC2_GPIO14_CHANNEL = 6
const ADC2_CHANNEL_6_GPIO_NUM = 14
const ADC2_GPIO27_CHANNEL = 7
const ADC2_CHANNEL_7_GPIO_NUM = 27
const ADC2_GPIO25_CHANNEL = 8
const ADC2_CHANNEL_8_GPIO_NUM = 25
const ADC2_GPIO26_CHANNEL = 9
const ADC2_CHANNEL_9_GPIO_NUM = 26
const SENS_SAR1_DATA_INV_V = 0x1
const SENS_SAR1_DATA_INV_S = 28
const SENS_SAR1_DIG_FORCE_V = 0x1
const SENS_SAR1_DIG_FORCE_S = 27
const SENS_SAR1_SAMPLE_NUM = 0x000000FF
const SENS_SAR1_SAMPLE_NUM_V = 0xFF
const SENS_SAR1_SAMPLE_NUM_S = 19
const SENS_SAR1_CLK_GATED_V = 0x1
const SENS_SAR1_CLK_GATED_S = 18
const SENS_SAR1_SAMPLE_BIT = 0x00000003
const SENS_SAR1_SAMPLE_BIT_V = 0x3
const SENS_SAR1_SAMPLE_BIT_S = 16
const SENS_SAR1_SAMPLE_CYCLE = 0x000000FF
const SENS_SAR1_SAMPLE_CYCLE_V = 0xFF
const SENS_SAR1_SAMPLE_CYCLE_S = 8
const SENS_SAR1_CLK_DIV = 0x000000FF
const SENS_SAR1_CLK_DIV_V = 0xFF
const SENS_SAR1_CLK_DIV_S = 0
const SENS_SAR1_READER_STATUS = 0xFFFFFFFF
const SENS_SAR1_READER_STATUS_V = 0xFFFFFFFF
const SENS_SAR1_READER_STATUS_S = 0
const SENS_SAR_AMP_WAIT2 = 0x0000FFFF
const SENS_SAR_AMP_WAIT2_V = 0xFFFF
const SENS_SAR_AMP_WAIT2_S = 16
const SENS_SAR_AMP_WAIT1 = 0x0000FFFF
const SENS_SAR_AMP_WAIT1_V = 0xFFFF
const SENS_SAR_AMP_WAIT1_S = 0
const SENS_SAR2_RSTB_WAIT = 0x000000FF
const SENS_SAR2_RSTB_WAIT_V = 0xFF
const SENS_SAR2_RSTB_WAIT_S = 20
const SENS_FORCE_XPD_SAR = 0x00000003
const SENS_FORCE_XPD_SAR_V = 0x3
const SENS_FORCE_XPD_SAR_S = 18
const SENS_FORCE_XPD_SAR_FSM = 0
const SENS_FORCE_XPD_SAR_PD = 2
const SENS_FORCE_XPD_SAR_PU = 3
const SENS_FORCE_XPD_AMP = 0x00000003
const SENS_FORCE_XPD_AMP_V = 0x3
const SENS_FORCE_XPD_AMP_S = 16
const SENS_FORCE_XPD_AMP_FSM = 0
const SENS_FORCE_XPD_AMP_PD = 2
const SENS_FORCE_XPD_AMP_PU = 3
const SENS_SAR_AMP_WAIT3 = 0x0000FFFF
const SENS_SAR_AMP_WAIT3_V = 0xFFFF
const SENS_SAR_AMP_WAIT3_S = 0
const SENS_SAR2_XPD_WAIT = 0x000000FF
const SENS_SAR2_XPD_WAIT_V = 0xFF
const SENS_SAR2_XPD_WAIT_S = 24
const SENS_SAR_RSTB_FSM = 0x0000000F
const SENS_SAR_RSTB_FSM_V = 0xF
const SENS_SAR_RSTB_FSM_S = 20
const SENS_XPD_SAR_FSM = 0x0000000F
const SENS_XPD_SAR_FSM_V = 0xF
const SENS_XPD_SAR_FSM_S = 16
const SENS_AMP_SHORT_REF_GND_FSM = 0x0000000F
const SENS_AMP_SHORT_REF_GND_FSM_V = 0xF
const SENS_AMP_SHORT_REF_GND_FSM_S = 12
const SENS_AMP_SHORT_REF_FSM = 0x0000000F
const SENS_AMP_SHORT_REF_FSM_V = 0xF
const SENS_AMP_SHORT_REF_FSM_S = 8
const SENS_AMP_RST_FB_FSM = 0x0000000F
const SENS_AMP_RST_FB_FSM_V = 0xF
const SENS_AMP_RST_FB_FSM_S = 4
const SENS_XPD_SAR_AMP_FSM = 0x0000000F
const SENS_XPD_SAR_AMP_FSM_V = 0xF
const SENS_XPD_SAR_AMP_FSM_S = 0
const SENS_SAR2_READER_STATUS = 0xFFFFFFFF
const SENS_SAR2_READER_STATUS_V = 0xFFFFFFFF
const SENS_SAR2_READER_STATUS_S = 0
const SENS_SLEEP_CYCLES_S0 = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S0_V = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S0_S = 0
const SENS_SLEEP_CYCLES_S1 = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S1_V = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S1_S = 0
const SENS_SLEEP_CYCLES_S2 = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S2_V = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S2_S = 0
const SENS_SLEEP_CYCLES_S3 = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S3_V = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S3_S = 0
const SENS_SLEEP_CYCLES_S4 = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S4_V = 0xFFFFFFFF
const SENS_SLEEP_CYCLES_S4_S = 0
const SENS_SAR2_PWDET_EN_V = 0x1
const SENS_SAR2_PWDET_EN_S = 24
const SENS_SAR1_STOP_V = 0x1
const SENS_SAR1_STOP_S = 23
const SENS_SAR2_STOP_V = 0x1
const SENS_SAR2_STOP_S = 22
const SENS_PC_INIT = 0x000007FF
const SENS_PC_INIT_V = 0x7FF
const SENS_PC_INIT_S = 11
const SENS_SARCLK_EN_V = 0x1
const SENS_SARCLK_EN_S = 10
const SENS_ULP_CP_START_TOP_V = 0x1
const SENS_ULP_CP_START_TOP_S = 9
const SENS_ULP_CP_FORCE_START_TOP_V = 0x1
const SENS_ULP_CP_FORCE_START_TOP_S = 8
const SENS_SAR2_PWDET_CCT = 0x00000007
const SENS_SAR2_PWDET_CCT_V = 0x7
const SENS_SAR2_PWDET_CCT_S = 5
const SENS_SAR2_EN_TEST_V = 0x1
const SENS_SAR2_EN_TEST_S = 4
const SENS_SAR2_BIT_WIDTH = 0x00000003
const SENS_SAR2_BIT_WIDTH_V = 0x3
const SENS_SAR2_BIT_WIDTH_S = 2
const SENS_SAR1_BIT_WIDTH = 0x00000003
const SENS_SAR1_BIT_WIDTH_V = 0x3
const SENS_SAR1_BIT_WIDTH_S = 0
const SENS_RTC_MEM_WR_OFFST_CLR_V = 0x1
const SENS_RTC_MEM_WR_OFFST_CLR_S = 22
const SENS_MEM_WR_ADDR_SIZE = 0x000007FF
const SENS_MEM_WR_ADDR_SIZE_V = 0x7FF
const SENS_MEM_WR_ADDR_SIZE_S = 11
const SENS_MEM_WR_ADDR_INIT = 0x000007FF
const SENS_MEM_WR_ADDR_INIT_V = 0x7FF
const SENS_MEM_WR_ADDR_INIT_S = 0
const SENS_SAR1_ATTEN = 0xFFFFFFFF
const SENS_SAR1_ATTEN_V = 0xFFFFFFFF
const SENS_SAR1_ATTEN_S = 0
const SENS_SAR1_ATTEN_VAL_MASK = 0x3
const SENS_SAR2_ATTEN_VAL_MASK = 0x3
const SENS_SAR2_ATTEN = 0xFFFFFFFF
const SENS_SAR2_ATTEN_V = 0xFFFFFFFF
const SENS_SAR2_ATTEN_S = 0
const SENS_MEAS_STATUS = 0x000000FF
const SENS_MEAS_STATUS_V = 0xFF
const SENS_MEAS_STATUS_S = 22
const SENS_I2C_SLAVE_ADDR0 = 0x000007FF
const SENS_I2C_SLAVE_ADDR0_V = 0x7FF
const SENS_I2C_SLAVE_ADDR0_S = 11
const SENS_I2C_SLAVE_ADDR1 = 0x000007FF
const SENS_I2C_SLAVE_ADDR1_V = 0x7FF
const SENS_I2C_SLAVE_ADDR1_S = 0
const SENS_I2C_SLAVE_ADDR2 = 0x000007FF
const SENS_I2C_SLAVE_ADDR2_V = 0x7FF
const SENS_I2C_SLAVE_ADDR2_S = 11
const SENS_I2C_SLAVE_ADDR3 = 0x000007FF
const SENS_I2C_SLAVE_ADDR3_V = 0x7FF
const SENS_I2C_SLAVE_ADDR3_S = 0
const SENS_TSENS_RDY_OUT_V = 0x1
const SENS_TSENS_RDY_OUT_S = 30
const SENS_TSENS_OUT = 0x000000FF
const SENS_TSENS_OUT_V = 0xFF
const SENS_TSENS_OUT_S = 22
const SENS_I2C_SLAVE_ADDR4 = 0x000007FF
const SENS_I2C_SLAVE_ADDR4_V = 0x7FF
const SENS_I2C_SLAVE_ADDR4_S = 11
const SENS_I2C_SLAVE_ADDR5 = 0x000007FF
const SENS_I2C_SLAVE_ADDR5_V = 0x7FF
const SENS_I2C_SLAVE_ADDR5_S = 0
const SENS_I2C_DONE_V = 0x1
const SENS_I2C_DONE_S = 30
const SENS_I2C_RDATA = 0x000000FF
const SENS_I2C_RDATA_V = 0xFF
const SENS_I2C_RDATA_S = 22
const SENS_I2C_SLAVE_ADDR6 = 0x000007FF
const SENS_I2C_SLAVE_ADDR6_V = 0x7FF
const SENS_I2C_SLAVE_ADDR6_S = 11
const SENS_I2C_SLAVE_ADDR7 = 0x000007FF
const SENS_I2C_SLAVE_ADDR7_V = 0x7FF
const SENS_I2C_SLAVE_ADDR7_S = 0
const SENS_TSENS_DUMP_OUT_V = 0x1
const SENS_TSENS_DUMP_OUT_S = 26
const SENS_TSENS_POWER_UP_FORCE_V = 0x1
const SENS_TSENS_POWER_UP_FORCE_S = 25
const SENS_TSENS_POWER_UP_V = 0x1
const SENS_TSENS_POWER_UP_S = 24
const SENS_TSENS_CLK_DIV = 0x000000FF
const SENS_TSENS_CLK_DIV_V = 0xFF
const SENS_TSENS_CLK_DIV_S = 16
const SENS_TSENS_IN_INV_V = 0x1
const SENS_TSENS_IN_INV_S = 15
const SENS_TSENS_CLK_GATED_V = 0x1
const SENS_TSENS_CLK_GATED_S = 14
const SENS_TSENS_CLK_INV_V = 0x1
const SENS_TSENS_CLK_INV_S = 13
const SENS_TSENS_XPD_FORCE_V = 0x1
const SENS_TSENS_XPD_FORCE_S = 12
const SENS_TSENS_XPD_WAIT = 0x00000FFF
const SENS_TSENS_XPD_WAIT_V = 0xFFF
const SENS_TSENS_XPD_WAIT_S = 0
const SENS_SAR_I2C_START_FORCE_V = 0x1
const SENS_SAR_I2C_START_FORCE_S = 29
const SENS_SAR_I2C_START_V = 0x1
const SENS_SAR_I2C_START_S = 28
const SENS_SAR_I2C_CTRL = 0x0FFFFFFF
const SENS_SAR_I2C_CTRL_V = 0xFFFFFFF
const SENS_SAR_I2C_CTRL_S = 0
const SENS_SAR1_EN_PAD_FORCE_V = 0x1
const SENS_SAR1_EN_PAD_FORCE_S = 31
const SENS_SAR1_EN_PAD = 0x00000FFF
const SENS_SAR1_EN_PAD_V = 0xFFF
const SENS_SAR1_EN_PAD_S = 19
const SENS_MEAS1_START_FORCE_V = 0x1
const SENS_MEAS1_START_FORCE_S = 18
const SENS_MEAS1_START_SAR_V = 0x1
const SENS_MEAS1_START_SAR_S = 17
const SENS_MEAS1_DONE_SAR_V = 0x1
const SENS_MEAS1_DONE_SAR_S = 16
const SENS_MEAS1_DATA_SAR = 0x0000FFFF
const SENS_MEAS1_DATA_SAR_V = 0xFFFF
const SENS_MEAS1_DATA_SAR_S = 0
const SENS_HALL_PHASE_FORCE_V = 0x1
const SENS_HALL_PHASE_FORCE_S = 27
const SENS_XPD_HALL_FORCE_V = 0x1
const SENS_XPD_HALL_FORCE_S = 26
const SENS_TOUCH_OUT_1EN_V = 0x1
const SENS_TOUCH_OUT_1EN_S = 25
const SENS_TOUCH_OUT_SEL_V = 0x1
const SENS_TOUCH_OUT_SEL_S = 24
const SENS_TOUCH_XPD_WAIT = 0x000000FF
const SENS_TOUCH_XPD_WAIT_V = 0xFF
const SENS_TOUCH_XPD_WAIT_S = 16
const SENS_TOUCH_MEAS_DELAY = 0x0000FFFF
const SENS_TOUCH_MEAS_DELAY_V = 0xFFFF
const SENS_TOUCH_MEAS_DELAY_S = 0
const SENS_TOUCH_OUT_TH0 = 0x0000FFFF
const SENS_TOUCH_OUT_TH0_V = 0xFFFF
const SENS_TOUCH_OUT_TH0_S = 16
const SENS_TOUCH_OUT_TH1 = 0x0000FFFF
const SENS_TOUCH_OUT_TH1_V = 0xFFFF
const SENS_TOUCH_OUT_TH1_S = 0
const SENS_TOUCH_OUT_TH2 = 0x0000FFFF
const SENS_TOUCH_OUT_TH2_V = 0xFFFF
const SENS_TOUCH_OUT_TH2_S = 16
const SENS_TOUCH_OUT_TH3 = 0x0000FFFF
const SENS_TOUCH_OUT_TH3_V = 0xFFFF
const SENS_TOUCH_OUT_TH3_S = 0
const SENS_TOUCH_OUT_TH4 = 0x0000FFFF
const SENS_TOUCH_OUT_TH4_V = 0xFFFF
const SENS_TOUCH_OUT_TH4_S = 16
const SENS_TOUCH_OUT_TH5 = 0x0000FFFF
const SENS_TOUCH_OUT_TH5_V = 0xFFFF
const SENS_TOUCH_OUT_TH5_S = 0
const SENS_TOUCH_OUT_TH6 = 0x0000FFFF
const SENS_TOUCH_OUT_TH6_V = 0xFFFF
const SENS_TOUCH_OUT_TH6_S = 16
const SENS_TOUCH_OUT_TH7 = 0x0000FFFF
const SENS_TOUCH_OUT_TH7_V = 0xFFFF
const SENS_TOUCH_OUT_TH7_S = 0
const SENS_TOUCH_OUT_TH8 = 0x0000FFFF
const SENS_TOUCH_OUT_TH8_V = 0xFFFF
const SENS_TOUCH_OUT_TH8_S = 16
const SENS_TOUCH_OUT_TH9 = 0x0000FFFF
const SENS_TOUCH_OUT_TH9_V = 0xFFFF
const SENS_TOUCH_OUT_TH9_S = 0
const SENS_TOUCH_MEAS_OUT0 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT0_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT0_S = 16
const SENS_TOUCH_MEAS_OUT1 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT1_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT1_S = 0
const SENS_TOUCH_MEAS_OUT2 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT2_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT2_S = 16
const SENS_TOUCH_MEAS_OUT3 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT3_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT3_S = 0
const SENS_TOUCH_MEAS_OUT4 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT4_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT4_S = 16
const SENS_TOUCH_MEAS_OUT5 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT5_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT5_S = 0
const SENS_TOUCH_MEAS_OUT6 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT6_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT6_S = 16
const SENS_TOUCH_MEAS_OUT7 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT7_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT7_S = 0
const SENS_TOUCH_MEAS_OUT8 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT8_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT8_S = 16
const SENS_TOUCH_MEAS_OUT9 = 0x0000FFFF
const SENS_TOUCH_MEAS_OUT9_V = 0xFFFF
const SENS_TOUCH_MEAS_OUT9_S = 0
const SENS_TOUCH_MEAS_EN_CLR_V = 0x1
const SENS_TOUCH_MEAS_EN_CLR_S = 30
const SENS_TOUCH_SLEEP_CYCLES = 0x0000FFFF
const SENS_TOUCH_SLEEP_CYCLES_V = 0xFFFF
const SENS_TOUCH_SLEEP_CYCLES_S = 14
const SENS_TOUCH_START_FORCE_V = 0x1
const SENS_TOUCH_START_FORCE_S = 13
const SENS_TOUCH_START_EN_V = 0x1
const SENS_TOUCH_START_EN_S = 12
const SENS_TOUCH_START_FSM_EN_V = 0x1
const SENS_TOUCH_START_FSM_EN_S = 11
const SENS_TOUCH_MEAS_DONE_V = 0x1
const SENS_TOUCH_MEAS_DONE_S = 10
const SENS_TOUCH_MEAS_EN = 0x000003FF
const SENS_TOUCH_MEAS_EN_V = 0x3FF
const SENS_TOUCH_MEAS_EN_S = 0
const SENS_TOUCH_PAD_OUTEN1 = 0x000003FF
const SENS_TOUCH_PAD_OUTEN1_V = 0x3FF
const SENS_TOUCH_PAD_OUTEN1_S = 20
const SENS_TOUCH_PAD_OUTEN2 = 0x000003FF
const SENS_TOUCH_PAD_OUTEN2_V = 0x3FF
const SENS_TOUCH_PAD_OUTEN2_S = 10
const SENS_TOUCH_PAD_WORKEN = 0x000003FF
const SENS_TOUCH_PAD_WORKEN_V = 0x3FF
const SENS_TOUCH_PAD_WORKEN_S = 0
const SENS_SAR2_DATA_INV_V = 0x1
const SENS_SAR2_DATA_INV_S = 29
const SENS_SAR2_DIG_FORCE_V = 0x1
const SENS_SAR2_DIG_FORCE_S = 28
const SENS_SAR2_PWDET_FORCE_V = 0x1
const SENS_SAR2_PWDET_FORCE_S = 27
const SENS_SAR2_SAMPLE_NUM = 0x000000FF
const SENS_SAR2_SAMPLE_NUM_V = 0xFF
const SENS_SAR2_SAMPLE_NUM_S = 19
const SENS_SAR2_CLK_GATED_V = 0x1
const SENS_SAR2_CLK_GATED_S = 18
const SENS_SAR2_SAMPLE_BIT = 0x00000003
const SENS_SAR2_SAMPLE_BIT_V = 0x3
const SENS_SAR2_SAMPLE_BIT_S = 16
const SENS_SAR2_SAMPLE_CYCLE = 0x000000FF
const SENS_SAR2_SAMPLE_CYCLE_V = 0xFF
const SENS_SAR2_SAMPLE_CYCLE_S = 8
const SENS_SAR2_CLK_DIV = 0x000000FF
const SENS_SAR2_CLK_DIV_V = 0xFF
const SENS_SAR2_CLK_DIV_S = 0
const SENS_SAR2_EN_PAD_FORCE_V = 0x1
const SENS_SAR2_EN_PAD_FORCE_S = 31
const SENS_SAR2_EN_PAD = 0x00000FFF
const SENS_SAR2_EN_PAD_V = 0xFFF
const SENS_SAR2_EN_PAD_S = 19
const SENS_MEAS2_START_FORCE_V = 0x1
const SENS_MEAS2_START_FORCE_S = 18
const SENS_MEAS2_START_SAR_V = 0x1
const SENS_MEAS2_START_SAR_S = 17
const SENS_MEAS2_DONE_SAR_V = 0x1
const SENS_MEAS2_DONE_SAR_S = 16
const SENS_MEAS2_DATA_SAR = 0x0000FFFF
const SENS_MEAS2_DATA_SAR_V = 0xFFFF
const SENS_MEAS2_DATA_SAR_S = 0
const SENS_DAC_CLK_INV_V = 0x1
const SENS_DAC_CLK_INV_S = 25
const SENS_DAC_CLK_FORCE_HIGH_V = 0x1
const SENS_DAC_CLK_FORCE_HIGH_S = 24
const SENS_DAC_CLK_FORCE_LOW_V = 0x1
const SENS_DAC_CLK_FORCE_LOW_S = 23
const SENS_DAC_DIG_FORCE_V = 0x1
const SENS_DAC_DIG_FORCE_S = 22
const SENS_DEBUG_BIT_SEL = 0x0000001F
const SENS_DEBUG_BIT_SEL_V = 0x1F
const SENS_DEBUG_BIT_SEL_S = 17
const SENS_SW_TONE_EN_V = 0x1
const SENS_SW_TONE_EN_S = 16
const SENS_SW_FSTEP = 0x0000FFFF
const SENS_SW_FSTEP_V = 0xFFFF
const SENS_SW_FSTEP_S = 0
const SENS_DAC_CW_EN2_V = 0x1
const SENS_DAC_CW_EN2_S = 25
const SENS_DAC_CW_EN1_V = 0x1
const SENS_DAC_CW_EN1_S = 24
const SENS_DAC_INV2 = 0x00000003
const SENS_DAC_INV2_V = 0x3
const SENS_DAC_INV2_S = 22
const SENS_DAC_INV1 = 0x00000003
const SENS_DAC_INV1_V = 0x3
const SENS_DAC_INV1_S = 20
const SENS_DAC_SCALE2 = 0x00000003
const SENS_DAC_SCALE2_V = 0x3
const SENS_DAC_SCALE2_S = 18
const SENS_DAC_SCALE1 = 0x00000003
const SENS_DAC_SCALE1_V = 0x3
const SENS_DAC_SCALE1_S = 16
const SENS_DAC_DC2 = 0x000000FF
const SENS_DAC_DC2_V = 0xFF
const SENS_DAC_DC2_S = 8
const SENS_DAC_DC1 = 0x000000FF
const SENS_DAC_DC1_V = 0xFF
const SENS_DAC_DC1_S = 0
const SENS_AMP_SHORT_REF_GND_FORCE = 0x00000003
const SENS_AMP_SHORT_REF_GND_FORCE_V = 0x3
const SENS_AMP_SHORT_REF_GND_FORCE_S = 17
const SENS_AMP_SHORT_REF_GND_FORCE_FSM = 0
const SENS_AMP_SHORT_REF_GND_FORCE_PD = 2
const SENS_AMP_SHORT_REF_GND_FORCE_PU = 3
const SENS_AMP_SHORT_REF_FORCE = 0x00000003
const SENS_AMP_SHORT_REF_FORCE_V = 0x3
const SENS_AMP_SHORT_REF_FORCE_S = 15
const SENS_AMP_SHORT_REF_FORCE_FSM = 0
const SENS_AMP_SHORT_REF_FORCE_PD = 2
const SENS_AMP_SHORT_REF_FORCE_PU = 3
const SENS_AMP_RST_FB_FORCE = 0x00000003
const SENS_AMP_RST_FB_FORCE_V = 0x3
const SENS_AMP_RST_FB_FORCE_S = 13
const SENS_AMP_RST_FB_FORCE_FSM = 0
const SENS_AMP_RST_FB_FORCE_PD = 2
const SENS_AMP_RST_FB_FORCE_PU = 3
const SENS_SAR2_RSTB_FORCE = 0x00000003
const SENS_SAR2_RSTB_FORCE_V = 0x3
const SENS_SAR2_RSTB_FORCE_S = 11
const SENS_SAR2_RSTB_FORCE_FSM = 0
const SENS_SAR2_RSTB_FORCE_PD = 2
const SENS_SAR2_RSTB_FORCE_PU = 3
const SENS_SAR_RSTB_FSM_IDLE_V = 0x1
const SENS_SAR_RSTB_FSM_IDLE_S = 10
const SENS_XPD_SAR_FSM_IDLE_V = 0x1
const SENS_XPD_SAR_FSM_IDLE_S = 9
const SENS_AMP_SHORT_REF_GND_FSM_IDLE_V = 0x1
const SENS_AMP_SHORT_REF_GND_FSM_IDLE_S = 8
const SENS_AMP_SHORT_REF_FSM_IDLE_V = 0x1
const SENS_AMP_SHORT_REF_FSM_IDLE_S = 7
const SENS_AMP_RST_FB_FSM_IDLE_V = 0x1
const SENS_AMP_RST_FB_FSM_IDLE_S = 6
const SENS_XPD_SAR_AMP_FSM_IDLE_V = 0x1
const SENS_XPD_SAR_AMP_FSM_IDLE_S = 5
const SENS_SAR1_DAC_XPD_FSM_IDLE_V = 0x1
const SENS_SAR1_DAC_XPD_FSM_IDLE_S = 4
const SENS_SAR1_DAC_XPD_FSM = 0x0000000F
const SENS_SAR1_DAC_XPD_FSM_V = 0xF
const SENS_SAR1_DAC_XPD_FSM_S = 0
const SENS_SAR_NOUSE = 0xFFFFFFFF
const SENS_SAR_NOUSE_V = 0xFFFFFFFF
const SENS_SAR_NOUSE_S = 0
const SENS_SAR_DATE = 0x0FFFFFFF
const SENS_SAR_DATE_V = 0xFFFFFFF
const SENS_SAR_DATE_S = 0
const MSPI_FUNC_NUM = 1
const MSPI_IOMUX_PIN_NUM_CLK = 6
const MSPI_IOMUX_PIN_NUM_MISO = 7
const MSPI_IOMUX_PIN_NUM_MOSI = 8
const MSPI_IOMUX_PIN_NUM_HD = 9
const MSPI_IOMUX_PIN_NUM_WP = 10
const MSPI_IOMUX_PIN_NUM_CS0 = 11
const SPI_D2WD_PIN_NUM_MISO = 17
const SPI_D2WD_PIN_NUM_MOSI = 8
const SPI_D2WD_PIN_NUM_CLK = 6
const SPI_D2WD_PIN_NUM_CS = 16
const SPI_D2WD_PIN_NUM_WP = 7
const SPI_D2WD_PIN_NUM_HD = 11
const HSPI_FUNC_NUM = 1
const HSPI_IOMUX_PIN_NUM_MISO = 12
const HSPI_IOMUX_PIN_NUM_MOSI = 13
const HSPI_IOMUX_PIN_NUM_CLK = 14
const HSPI_IOMUX_PIN_NUM_CS = 15
const HSPI_IOMUX_PIN_NUM_WP = 2
const HSPI_IOMUX_PIN_NUM_HD = 4
const VSPI_FUNC_NUM = 1
const VSPI_IOMUX_PIN_NUM_MISO = 19
const VSPI_IOMUX_PIN_NUM_MOSI = 23
const VSPI_IOMUX_PIN_NUM_CLK = 18
const VSPI_IOMUX_PIN_NUM_CS = 5
const VSPI_IOMUX_PIN_NUM_WP = 22
const VSPI_IOMUX_PIN_NUM_HD = 21
const SPI_FLASH_READ_V = 0x1
const SPI_FLASH_READ_S = 31
const SPI_FLASH_WREN_V = 0x1
const SPI_FLASH_WREN_S = 30
const SPI_FLASH_WRDI_V = 0x1
const SPI_FLASH_WRDI_S = 29
const SPI_FLASH_RDID_V = 0x1
const SPI_FLASH_RDID_S = 28
const SPI_FLASH_RDSR_V = 0x1
const SPI_FLASH_RDSR_S = 27
const SPI_FLASH_WRSR_V = 0x1
const SPI_FLASH_WRSR_S = 26
const SPI_FLASH_PP_V = 0x1
const SPI_FLASH_PP_S = 25
const SPI_FLASH_SE_V = 0x1
const SPI_FLASH_SE_S = 24
const SPI_FLASH_BE_V = 0x1
const SPI_FLASH_BE_S = 23
const SPI_FLASH_CE_V = 0x1
const SPI_FLASH_CE_S = 22
const SPI_FLASH_DP_V = 0x1
const SPI_FLASH_DP_S = 21
const SPI_FLASH_RES_V = 0x1
const SPI_FLASH_RES_S = 20
const SPI_FLASH_HPM_V = 0x1
const SPI_FLASH_HPM_S = 19
const SPI_USR_V = 0x1
const SPI_USR_S = 18
const SPI_FLASH_PES_V = 0x1
const SPI_FLASH_PES_S = 17
const SPI_FLASH_PER_V = 0x1
const SPI_FLASH_PER_S = 16
const SPI_WR_BIT_ORDER_V = 0x1
const SPI_WR_BIT_ORDER_S = 26
const SPI_RD_BIT_ORDER_V = 0x1
const SPI_RD_BIT_ORDER_S = 25
const SPI_FREAD_QIO_V = 0x1
const SPI_FREAD_QIO_S = 24
const SPI_FREAD_DIO_V = 0x1
const SPI_FREAD_DIO_S = 23
const SPI_WRSR_2B_V = 0x1
const SPI_WRSR_2B_S = 22
const SPI_WP_REG_V = 0x1
const SPI_WP_REG_S = 21
const SPI_FREAD_QUAD_V = 0x1
const SPI_FREAD_QUAD_S = 20
const SPI_RESANDRES_V = 0x1
const SPI_RESANDRES_S = 15
const SPI_FREAD_DUAL_V = 0x1
const SPI_FREAD_DUAL_S = 14
const SPI_FASTRD_MODE_V = 0x1
const SPI_FASTRD_MODE_S = 13
const SPI_WAIT_FLASH_IDLE_EN_V = 0x1
const SPI_WAIT_FLASH_IDLE_EN_S = 12
const SPI_TX_CRC_EN_V = 0x1
const SPI_TX_CRC_EN_S = 11
const SPI_FCS_CRC_EN_V = 0x1
const SPI_FCS_CRC_EN_S = 10
const SPI_CS_HOLD_DELAY = 0x0000000F
const SPI_CS_HOLD_DELAY_V = 0xF
const SPI_CS_HOLD_DELAY_S = 28
const SPI_CS_HOLD_DELAY_RES = 0x00000FFF
const SPI_CS_HOLD_DELAY_RES_V = 0xFFF
const SPI_CS_HOLD_DELAY_RES_S = 16
const SPI_STATUS_EXT = 0x000000FF
const SPI_STATUS_EXT_V = 0xFF
const SPI_STATUS_EXT_S = 24
const SPI_WB_MODE = 0x000000FF
const SPI_WB_MODE_V = 0xFF
const SPI_WB_MODE_S = 16
const SPI_STATUS = 0x0000FFFF
const SPI_STATUS_V = 0xFFFF
const SPI_STATUS_S = 0
const SPI_CS_DELAY_NUM = 0x0000000F
const SPI_CS_DELAY_NUM_V = 0xF
const SPI_CS_DELAY_NUM_S = 28
const SPI_CS_DELAY_MODE = 0x00000003
const SPI_CS_DELAY_MODE_V = 0x3
const SPI_CS_DELAY_MODE_S = 26
const SPI_MOSI_DELAY_NUM = 0x00000007
const SPI_MOSI_DELAY_NUM_V = 0x7
const SPI_MOSI_DELAY_NUM_S = 23
const SPI_MOSI_DELAY_MODE = 0x00000003
const SPI_MOSI_DELAY_MODE_V = 0x3
const SPI_MOSI_DELAY_MODE_S = 21
const SPI_MISO_DELAY_NUM = 0x00000007
const SPI_MISO_DELAY_NUM_V = 0x7
const SPI_MISO_DELAY_NUM_S = 18
const SPI_MISO_DELAY_MODE = 0x00000003
const SPI_MISO_DELAY_MODE_V = 0x3
const SPI_MISO_DELAY_MODE_S = 16
const SPI_HOLD_TIME = 0x0000000F
const SPI_HOLD_TIME_V = 0xF
const SPI_HOLD_TIME_S = 4
const SPI_SETUP_TIME = 0x0000000F
const SPI_SETUP_TIME_V = 0xF
const SPI_SETUP_TIME_S = 0
const SPI_CLK_EQU_SYSCLK_V = 0x1
const SPI_CLK_EQU_SYSCLK_S = 31
const SPI_CLKDIV_PRE = 0x00001FFF
const SPI_CLKDIV_PRE_V = 0x1FFF
const SPI_CLKDIV_PRE_S = 18
const SPI_CLKCNT_N = 0x0000003F
const SPI_CLKCNT_N_V = 0x3F
const SPI_CLKCNT_N_S = 12
const SPI_CLKCNT_H = 0x0000003F
const SPI_CLKCNT_H_V = 0x3F
const SPI_CLKCNT_H_S = 6
const SPI_CLKCNT_L = 0x0000003F
const SPI_CLKCNT_L_V = 0x3F
const SPI_CLKCNT_L_S = 0
const SPI_USR_COMMAND_V = 0x1
const SPI_USR_COMMAND_S = 31
const SPI_USR_ADDR_V = 0x1
const SPI_USR_ADDR_S = 30
const SPI_USR_DUMMY_V = 0x1
const SPI_USR_DUMMY_S = 29
const SPI_USR_MISO_V = 0x1
const SPI_USR_MISO_S = 28
const SPI_USR_MOSI_V = 0x1
const SPI_USR_MOSI_S = 27
const SPI_USR_DUMMY_IDLE_V = 0x1
const SPI_USR_DUMMY_IDLE_S = 26
const SPI_USR_MOSI_HIGHPART_V = 0x1
const SPI_USR_MOSI_HIGHPART_S = 25
const SPI_USR_MISO_HIGHPART_V = 0x1
const SPI_USR_MISO_HIGHPART_S = 24
const SPI_USR_PREP_HOLD_V = 0x1
const SPI_USR_PREP_HOLD_S = 23
const SPI_USR_CMD_HOLD_V = 0x1
const SPI_USR_CMD_HOLD_S = 22
const SPI_USR_ADDR_HOLD_V = 0x1
const SPI_USR_ADDR_HOLD_S = 21
const SPI_USR_DUMMY_HOLD_V = 0x1
const SPI_USR_DUMMY_HOLD_S = 20
const SPI_USR_DIN_HOLD_V = 0x1
const SPI_USR_DIN_HOLD_S = 19
const SPI_USR_DOUT_HOLD_V = 0x1
const SPI_USR_DOUT_HOLD_S = 18
const SPI_USR_HOLD_POL_V = 0x1
const SPI_USR_HOLD_POL_S = 17
const SPI_SIO_V = 0x1
const SPI_SIO_S = 16
const SPI_FWRITE_QIO_V = 0x1
const SPI_FWRITE_QIO_S = 15
const SPI_FWRITE_DIO_V = 0x1
const SPI_FWRITE_DIO_S = 14
const SPI_FWRITE_QUAD_V = 0x1
const SPI_FWRITE_QUAD_S = 13
const SPI_FWRITE_DUAL_V = 0x1
const SPI_FWRITE_DUAL_S = 12
const SPI_WR_BYTE_ORDER_V = 0x1
const SPI_WR_BYTE_ORDER_S = 11
const SPI_RD_BYTE_ORDER_V = 0x1
const SPI_RD_BYTE_ORDER_S = 10
const SPI_CK_OUT_EDGE_V = 0x1
const SPI_CK_OUT_EDGE_S = 7
const SPI_CK_I_EDGE_V = 0x1
const SPI_CK_I_EDGE_S = 6
const SPI_CS_SETUP_V = 0x1
const SPI_CS_SETUP_S = 5
const SPI_CS_HOLD_V = 0x1
const SPI_CS_HOLD_S = 4
const SPI_DOUTDIN_V = 0x1
const SPI_DOUTDIN_S = 0
const SPI_USR_ADDR_BITLEN = 0x0000003F
const SPI_USR_ADDR_BITLEN_V = 0x3F
const SPI_USR_ADDR_BITLEN_S = 26
const SPI_USR_DUMMY_CYCLELEN = 0x000000FF
const SPI_USR_DUMMY_CYCLELEN_V = 0xFF
const SPI_USR_DUMMY_CYCLELEN_S = 0
const SPI_USR_COMMAND_BITLEN = 0x0000000F
const SPI_USR_COMMAND_BITLEN_V = 0xF
const SPI_USR_COMMAND_BITLEN_S = 28
const SPI_USR_COMMAND_VALUE = 0x0000FFFF
const SPI_USR_COMMAND_VALUE_V = 0xFFFF
const SPI_USR_COMMAND_VALUE_S = 0
const SPI_USR_MOSI_DBITLEN = 0x00FFFFFF
const SPI_USR_MOSI_DBITLEN_V = 0xFFFFFF
const SPI_USR_MOSI_DBITLEN_S = 0
const SPI_USR_MISO_DBITLEN = 0x00FFFFFF
const SPI_USR_MISO_DBITLEN_V = 0xFFFFFF
const SPI_USR_MISO_DBITLEN_S = 0
const SPI_SLV_WR_ST = 0xFFFFFFFF
const SPI_SLV_WR_ST_V = 0xFFFFFFFF
const SPI_SLV_WR_ST_S = 0
const SPI_CS_KEEP_ACTIVE_V = 0x1
const SPI_CS_KEEP_ACTIVE_S = 30
const SPI_CK_IDLE_EDGE_V = 0x1
const SPI_CK_IDLE_EDGE_S = 29
const SPI_MASTER_CK_SEL = 0x00000007
const SPI_MASTER_CK_SEL_V = 0x07
const SPI_MASTER_CK_SEL_S = 11
const SPI_MASTER_CS_POL = 0x00000007
const SPI_MASTER_CS_POL_V = 0x7
const SPI_MASTER_CS_POL_S = 6
const SPI_CK_DIS_V = 0x1
const SPI_CK_DIS_S = 5
const SPI_CS2_DIS_V = 0x1
const SPI_CS2_DIS_S = 2
const SPI_CS1_DIS_V = 0x1
const SPI_CS1_DIS_S = 1
const SPI_CS0_DIS_V = 0x1
const SPI_CS0_DIS_S = 0
const SPI_SYNC_RESET_V = 0x1
const SPI_SYNC_RESET_S = 31
const SPI_SLAVE_MODE_V = 0x1
const SPI_SLAVE_MODE_S = 30
const SPI_SLV_WR_RD_BUF_EN_V = 0x1
const SPI_SLV_WR_RD_BUF_EN_S = 29
const SPI_SLV_WR_RD_STA_EN_V = 0x1
const SPI_SLV_WR_RD_STA_EN_S = 28
const SPI_SLV_CMD_DEFINE_V = 0x1
const SPI_SLV_CMD_DEFINE_S = 27
const SPI_TRANS_CNT = 0x0000000F
const SPI_TRANS_CNT_V = 0xF
const SPI_TRANS_CNT_S = 23
const SPI_SLV_LAST_STATE = 0x00000007
const SPI_SLV_LAST_STATE_V = 0x7
const SPI_SLV_LAST_STATE_S = 20
const SPI_SLV_LAST_COMMAND = 0x00000007
const SPI_SLV_LAST_COMMAND_V = 0x7
const SPI_SLV_LAST_COMMAND_S = 17
const SPI_CS_I_MODE = 0x00000003
const SPI_CS_I_MODE_V = 0x3
const SPI_CS_I_MODE_S = 10
const SPI_INT_EN = 0x0000001F
const SPI_INT_EN_V = 0x1F
const SPI_INT_EN_S = 5
const SPI_TRANS_DONE_V = 0x1
const SPI_TRANS_DONE_S = 4
const SPI_SLV_WR_STA_DONE_V = 0x1
const SPI_SLV_WR_STA_DONE_S = 3
const SPI_SLV_RD_STA_DONE_V = 0x1
const SPI_SLV_RD_STA_DONE_S = 2
const SPI_SLV_WR_BUF_DONE_V = 0x1
const SPI_SLV_WR_BUF_DONE_S = 1
const SPI_SLV_RD_BUF_DONE_V = 0x1
const SPI_SLV_RD_BUF_DONE_S = 0
const SPI_SLV_STATUS_BITLEN = 0x0000001F
const SPI_SLV_STATUS_BITLEN_V = 0x1F
const SPI_SLV_STATUS_BITLEN_S = 27
const SPI_SLV_STATUS_FAST_EN_V = 0x1
const SPI_SLV_STATUS_FAST_EN_S = 26
const SPI_SLV_STATUS_READBACK_V = 0x1
const SPI_SLV_STATUS_READBACK_S = 25
const SPI_SLV_RD_ADDR_BITLEN = 0x0000003F
const SPI_SLV_RD_ADDR_BITLEN_V = 0x3F
const SPI_SLV_RD_ADDR_BITLEN_S = 10
const SPI_SLV_WR_ADDR_BITLEN = 0x0000003F
const SPI_SLV_WR_ADDR_BITLEN_V = 0x3F
const SPI_SLV_WR_ADDR_BITLEN_S = 4
const SPI_SLV_WRSTA_DUMMY_EN_V = 0x1
const SPI_SLV_WRSTA_DUMMY_EN_S = 3
const SPI_SLV_RDSTA_DUMMY_EN_V = 0x1
const SPI_SLV_RDSTA_DUMMY_EN_S = 2
const SPI_SLV_WRBUF_DUMMY_EN_V = 0x1
const SPI_SLV_WRBUF_DUMMY_EN_S = 1
const SPI_SLV_RDBUF_DUMMY_EN_V = 0x1
const SPI_SLV_RDBUF_DUMMY_EN_S = 0
const SPI_SLV_WRBUF_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_WRBUF_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_WRBUF_DUMMY_CYCLELEN_S = 24
const SPI_SLV_RDBUF_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_RDBUF_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_RDBUF_DUMMY_CYCLELEN_S = 16
const SPI_SLV_WRSTA_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_WRSTA_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_WRSTA_DUMMY_CYCLELEN_S = 8
const SPI_SLV_RDSTA_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_RDSTA_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_RDSTA_DUMMY_CYCLELEN_S = 0
const SPI_SLV_WRSTA_CMD_VALUE = 0x000000FF
const SPI_SLV_WRSTA_CMD_VALUE_V = 0xFF
const SPI_SLV_WRSTA_CMD_VALUE_S = 24
const SPI_SLV_RDSTA_CMD_VALUE = 0x000000FF
const SPI_SLV_RDSTA_CMD_VALUE_V = 0xFF
const SPI_SLV_RDSTA_CMD_VALUE_S = 16
const SPI_SLV_WRBUF_CMD_VALUE = 0x000000FF
const SPI_SLV_WRBUF_CMD_VALUE_V = 0xFF
const SPI_SLV_WRBUF_CMD_VALUE_S = 8
const SPI_SLV_RDBUF_CMD_VALUE = 0x000000FF
const SPI_SLV_RDBUF_CMD_VALUE_V = 0xFF
const SPI_SLV_RDBUF_CMD_VALUE_S = 0
const SPI_SLV_WRBUF_DBITLEN = 0x00FFFFFF
const SPI_SLV_WRBUF_DBITLEN_V = 0xFFFFFF
const SPI_SLV_WRBUF_DBITLEN_S = 0
const SPI_SLV_RDBUF_DBITLEN = 0x00FFFFFF
const SPI_SLV_RDBUF_DBITLEN_V = 0xFFFFFF
const SPI_SLV_RDBUF_DBITLEN_S = 0
const SPI_CACHE_FLASH_PES_EN_V = 0x1
const SPI_CACHE_FLASH_PES_EN_S = 3
const SPI_CACHE_FLASH_USR_CMD_V = 0x1
const SPI_CACHE_FLASH_USR_CMD_S = 2
const SPI_CACHE_USR_CMD_4BYTE_V = 0x1
const SPI_CACHE_USR_CMD_4BYTE_S = 1
const SPI_CACHE_REQ_EN_V = 0x1
const SPI_CACHE_REQ_EN_S = 0
const SPI_CACHE_SRAM_USR_WCMD_V = 0x1
const SPI_CACHE_SRAM_USR_WCMD_S = 28
const SPI_SRAM_ADDR_BITLEN = 0x0000003F
const SPI_SRAM_ADDR_BITLEN_V = 0x3F
const SPI_SRAM_ADDR_BITLEN_S = 22
const SPI_SRAM_DUMMY_CYCLELEN = 0x000000FF
const SPI_SRAM_DUMMY_CYCLELEN_V = 0xFF
const SPI_SRAM_DUMMY_CYCLELEN_S = 14
const SPI_SRAM_BYTES_LEN = 0x000000FF
const SPI_SRAM_BYTES_LEN_V = 0xFF
const SPI_SRAM_BYTES_LEN_S = 6
const SPI_CACHE_SRAM_USR_RCMD_V = 0x1
const SPI_CACHE_SRAM_USR_RCMD_S = 5
const SPI_USR_RD_SRAM_DUMMY_V = 0x1
const SPI_USR_RD_SRAM_DUMMY_S = 4
const SPI_USR_WR_SRAM_DUMMY_V = 0x1
const SPI_USR_WR_SRAM_DUMMY_S = 3
const SPI_USR_SRAM_QIO_V = 0x1
const SPI_USR_SRAM_QIO_S = 2
const SPI_USR_SRAM_DIO_V = 0x1
const SPI_USR_SRAM_DIO_S = 1
const SPI_SRAM_RSTIO_V = 0x1
const SPI_SRAM_RSTIO_S = 4
const SPI_SRAM_QIO_V = 0x1
const SPI_SRAM_QIO_S = 1
const SPI_SRAM_DIO_V = 0x1
const SPI_SRAM_DIO_S = 0
const SPI_CACHE_SRAM_USR_RD_CMD_BITLEN = 0x0000000F
const SPI_CACHE_SRAM_USR_RD_CMD_BITLEN_V = 0xF
const SPI_CACHE_SRAM_USR_RD_CMD_BITLEN_S = 28
const SPI_CACHE_SRAM_USR_RD_CMD_VALUE = 0x0000FFFF
const SPI_CACHE_SRAM_USR_RD_CMD_VALUE_V = 0xFFFF
const SPI_CACHE_SRAM_USR_RD_CMD_VALUE_S = 0
const SPI_CACHE_SRAM_USR_WR_CMD_BITLEN = 0x0000000F
const SPI_CACHE_SRAM_USR_WR_CMD_BITLEN_V = 0xF
const SPI_CACHE_SRAM_USR_WR_CMD_BITLEN_S = 28
const SPI_CACHE_SRAM_USR_WR_CMD_VALUE = 0x0000FFFF
const SPI_CACHE_SRAM_USR_WR_CMD_VALUE_V = 0xFFFF
const SPI_CACHE_SRAM_USR_WR_CMD_VALUE_S = 0
const SPI_SLV_RDATA_BIT = 0x00FFFFFF
const SPI_SLV_RDATA_BIT_V = 0xFFFFFF
const SPI_SLV_RDATA_BIT_S = 0
const SPI_BUF0 = 0xFFFFFFFF
const SPI_BUF0_V = 0xFFFFFFFF
const SPI_BUF0_S = 0
const SPI_BUF1 = 0xFFFFFFFF
const SPI_BUF1_V = 0xFFFFFFFF
const SPI_BUF1_S = 0
const SPI_BUF2 = 0xFFFFFFFF
const SPI_BUF2_V = 0xFFFFFFFF
const SPI_BUF2_S = 0
const SPI_BUF3 = 0xFFFFFFFF
const SPI_BUF3_V = 0xFFFFFFFF
const SPI_BUF3_S = 0
const SPI_BUF4 = 0xFFFFFFFF
const SPI_BUF4_V = 0xFFFFFFFF
const SPI_BUF4_S = 0
const SPI_BUF5 = 0xFFFFFFFF
const SPI_BUF5_V = 0xFFFFFFFF
const SPI_BUF5_S = 0
const SPI_BUF6 = 0xFFFFFFFF
const SPI_BUF6_V = 0xFFFFFFFF
const SPI_BUF6_S = 0
const SPI_BUF7 = 0xFFFFFFFF
const SPI_BUF7_V = 0xFFFFFFFF
const SPI_BUF7_S = 0
const SPI_BUF8 = 0xFFFFFFFF
const SPI_BUF8_V = 0xFFFFFFFF
const SPI_BUF8_S = 0
const SPI_BUF9 = 0xFFFFFFFF
const SPI_BUF9_V = 0xFFFFFFFF
const SPI_BUF9_S = 0
const SPI_BUF10 = 0xFFFFFFFF
const SPI_BUF10_V = 0xFFFFFFFF
const SPI_BUF10_S = 0
const SPI_BUF11 = 0xFFFFFFFF
const SPI_BUF11_V = 0xFFFFFFFF
const SPI_BUF11_S = 0
const SPI_BUF12 = 0xFFFFFFFF
const SPI_BUF12_V = 0xFFFFFFFF
const SPI_BUF12_S = 0
const SPI_BUF13 = 0xFFFFFFFF
const SPI_BUF13_V = 0xFFFFFFFF
const SPI_BUF13_S = 0
const SPI_BUF14 = 0xFFFFFFFF
const SPI_BUF14_V = 0xFFFFFFFF
const SPI_BUF14_S = 0
const SPI_BUF15 = 0xFFFFFFFF
const SPI_BUF15_V = 0xFFFFFFFF
const SPI_BUF15_S = 0
const SPI_TX_CRC_DATA = 0xFFFFFFFF
const SPI_TX_CRC_DATA_V = 0xFFFFFFFF
const SPI_TX_CRC_DATA_S = 0
const SPI_T_PP_ENA_V = 0x1
const SPI_T_PP_ENA_S = 31
const SPI_T_PP_SHIFT = 0x0000000F
const SPI_T_PP_SHIFT_V = 0xF
const SPI_T_PP_SHIFT_S = 16
const SPI_T_PP_TIME = 0x00000FFF
const SPI_T_PP_TIME_V = 0xFFF
const SPI_T_PP_TIME_S = 0
const SPI_T_ERASE_ENA_V = 0x1
const SPI_T_ERASE_ENA_S = 31
const SPI_T_ERASE_SHIFT = 0x0000000F
const SPI_T_ERASE_SHIFT_V = 0xF
const SPI_T_ERASE_SHIFT_S = 16
const SPI_T_ERASE_TIME = 0x00000FFF
const SPI_T_ERASE_TIME_V = 0xFFF
const SPI_T_ERASE_TIME_S = 0
const SPI_ST = 0x00000007
const SPI_ST_V = 0x7
const SPI_ST_S = 0
const SPI_INT_HOLD_ENA = 0x00000003
const SPI_INT_HOLD_ENA_V = 0x3
const SPI_INT_HOLD_ENA_S = 0
const SPI_DMA_CONTINUE_V = 0x1
const SPI_DMA_CONTINUE_S = 16
const SPI_DMA_TX_STOP_V = 0x1
const SPI_DMA_TX_STOP_S = 15
const SPI_DMA_RX_STOP_V = 0x1
const SPI_DMA_RX_STOP_S = 14
const SPI_OUT_DATA_BURST_EN_V = 0x1
const SPI_OUT_DATA_BURST_EN_S = 12
const SPI_INDSCR_BURST_EN_V = 0x1
const SPI_INDSCR_BURST_EN_S = 11
const SPI_OUTDSCR_BURST_EN_V = 0x1
const SPI_OUTDSCR_BURST_EN_S = 10
const SPI_OUT_EOF_MODE_V = 0x1
const SPI_OUT_EOF_MODE_S = 9
const SPI_OUT_AUTO_WRBACK_V = 0x1
const SPI_OUT_AUTO_WRBACK_S = 8
const SPI_OUT_LOOP_TEST_V = 0x1
const SPI_OUT_LOOP_TEST_S = 7
const SPI_IN_LOOP_TEST_V = 0x1
const SPI_IN_LOOP_TEST_S = 6
const SPI_AHBM_RST_V = 0x1
const SPI_AHBM_RST_S = 5
const SPI_AHBM_FIFO_RST_V = 0x1
const SPI_AHBM_FIFO_RST_S = 4
const SPI_OUT_RST_V = 0x1
const SPI_OUT_RST_S = 3
const SPI_IN_RST_V = 0x1
const SPI_IN_RST_S = 2
const SPI_OUTLINK_RESTART_V = 0x1
const SPI_OUTLINK_RESTART_S = 30
const SPI_OUTLINK_START_V = 0x1
const SPI_OUTLINK_START_S = 29
const SPI_OUTLINK_STOP_V = 0x1
const SPI_OUTLINK_STOP_S = 28
const SPI_OUTLINK_ADDR = 0x000FFFFF
const SPI_OUTLINK_ADDR_V = 0xFFFFF
const SPI_OUTLINK_ADDR_S = 0
const SPI_INLINK_RESTART_V = 0x1
const SPI_INLINK_RESTART_S = 30
const SPI_INLINK_START_V = 0x1
const SPI_INLINK_START_S = 29
const SPI_INLINK_STOP_V = 0x1
const SPI_INLINK_STOP_S = 28
const SPI_INLINK_AUTO_RET_V = 0x1
const SPI_INLINK_AUTO_RET_S = 20
const SPI_INLINK_ADDR = 0x000FFFFF
const SPI_INLINK_ADDR_V = 0xFFFFF
const SPI_INLINK_ADDR_S = 0
const SPI_DMA_TX_EN_V = 0x1
const SPI_DMA_TX_EN_S = 1
const SPI_DMA_RX_EN_V = 0x1
const SPI_DMA_RX_EN_S = 0
const SPI_OUT_TOTAL_EOF_INT_ENA_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_ENA_S = 8
const SPI_OUT_EOF_INT_ENA_V = 0x1
const SPI_OUT_EOF_INT_ENA_S = 7
const SPI_OUT_DONE_INT_ENA_V = 0x1
const SPI_OUT_DONE_INT_ENA_S = 6
const SPI_IN_SUC_EOF_INT_ENA_V = 0x1
const SPI_IN_SUC_EOF_INT_ENA_S = 5
const SPI_IN_ERR_EOF_INT_ENA_V = 0x1
const SPI_IN_ERR_EOF_INT_ENA_S = 4
const SPI_IN_DONE_INT_ENA_V = 0x1
const SPI_IN_DONE_INT_ENA_S = 3
const SPI_INLINK_DSCR_ERROR_INT_ENA_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_ENA_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_ENA_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_ENA_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_ENA_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_ENA_S = 0
const SPI_OUT_TOTAL_EOF_INT_RAW_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_RAW_S = 8
const SPI_OUT_EOF_INT_RAW_V = 0x1
const SPI_OUT_EOF_INT_RAW_S = 7
const SPI_OUT_DONE_INT_RAW_V = 0x1
const SPI_OUT_DONE_INT_RAW_S = 6
const SPI_IN_SUC_EOF_INT_RAW_V = 0x1
const SPI_IN_SUC_EOF_INT_RAW_S = 5
const SPI_IN_ERR_EOF_INT_RAW_V = 0x1
const SPI_IN_ERR_EOF_INT_RAW_S = 4
const SPI_IN_DONE_INT_RAW_V = 0x1
const SPI_IN_DONE_INT_RAW_S = 3
const SPI_INLINK_DSCR_ERROR_INT_RAW_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_RAW_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_RAW_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_RAW_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_RAW_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_RAW_S = 0
const SPI_OUT_TOTAL_EOF_INT_ST_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_ST_S = 8
const SPI_OUT_EOF_INT_ST_V = 0x1
const SPI_OUT_EOF_INT_ST_S = 7
const SPI_OUT_DONE_INT_ST_V = 0x1
const SPI_OUT_DONE_INT_ST_S = 6
const SPI_IN_SUC_EOF_INT_ST_V = 0x1
const SPI_IN_SUC_EOF_INT_ST_S = 5
const SPI_IN_ERR_EOF_INT_ST_V = 0x1
const SPI_IN_ERR_EOF_INT_ST_S = 4
const SPI_IN_DONE_INT_ST_V = 0x1
const SPI_IN_DONE_INT_ST_S = 3
const SPI_INLINK_DSCR_ERROR_INT_ST_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_ST_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_ST_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_ST_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_ST_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_ST_S = 0
const SPI_OUT_TOTAL_EOF_INT_CLR_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_CLR_S = 8
const SPI_OUT_EOF_INT_CLR_V = 0x1
const SPI_OUT_EOF_INT_CLR_S = 7
const SPI_OUT_DONE_INT_CLR_V = 0x1
const SPI_OUT_DONE_INT_CLR_S = 6
const SPI_IN_SUC_EOF_INT_CLR_V = 0x1
const SPI_IN_SUC_EOF_INT_CLR_S = 5
const SPI_IN_ERR_EOF_INT_CLR_V = 0x1
const SPI_IN_ERR_EOF_INT_CLR_S = 4
const SPI_IN_DONE_INT_CLR_V = 0x1
const SPI_IN_DONE_INT_CLR_S = 3
const SPI_INLINK_DSCR_ERROR_INT_CLR_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_CLR_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_CLR_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_CLR_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_CLR_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_CLR_S = 0
const SPI_DMA_IN_ERR_EOF_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_IN_ERR_EOF_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_IN_ERR_EOF_DES_ADDR_S = 0
const SPI_DMA_IN_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_IN_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_IN_SUC_EOF_DES_ADDR_S = 0
const SPI_DMA_INLINK_DSCR = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_V = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_S = 0
const SPI_DMA_INLINK_DSCR_BF0 = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF0_V = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF0_S = 0
const SPI_DMA_INLINK_DSCR_BF1 = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF1_V = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF1_S = 0
const SPI_DMA_OUT_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_BFR_DES_ADDR_S = 0
const SPI_DMA_OUT_EOF_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_DES_ADDR_S = 0
const SPI_DMA_OUTLINK_DSCR = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_V = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_S = 0
const SPI_DMA_OUTLINK_DSCR_BF0 = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF0_V = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF0_S = 0
const SPI_DMA_OUTLINK_DSCR_BF1 = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF1_V = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF1_S = 0
const SPI_DMA_OUT_STATUS = 0xFFFFFFFF
const SPI_DMA_OUT_STATUS_V = 0xFFFFFFFF
const SPI_DMA_OUT_STATUS_S = 0
const SPI_DMA_IN_STATUS = 0xFFFFFFFF
const SPI_DMA_IN_STATUS_V = 0xFFFFFFFF
const SPI_DMA_IN_STATUS_S = 0
const SPI_DATE = 0x0FFFFFFF
const SPI_DATE_V = 0xFFFFFFF
const SPI_DATE_S = 0
const LLDESC_TX_MBLK_SIZE = 268
const LLDESC_RX_SMBLK_SIZE = 64
const LLDESC_RX_MBLK_SIZE = 524
const LLDESC_RX_AMPDU_ENTRY_MBLK_SIZE = 64
const LLDESC_RX_AMPDU_LEN_MBLK_SIZE = 256
const LLDESC_TX_MBLK_NUM = 10
const LLDESC_RX_MBLK_NUM = 10
const LLDESC_RX_AMPDU_ENTRY_MBLK_NUM = 4
const LLDESC_RX_AMPDU_LEN_MLBK_NUM = 8
const LLDESC_OWNER_MASK = 0x80000000
const LLDESC_OWNER_SHIFT = 31
const LLDESC_SW_OWNED = 0
const LLDESC_HW_OWNED = 1
const LLDESC_EOF_MASK = 0x40000000
const LLDESC_EOF_SHIFT = 30
const LLDESC_SOSF_MASK = 0x20000000
const LLDESC_SOSF_SHIFT = 29
const LLDESC_LENGTH_MASK = 0x00fff000
const LLDESC_LENGTH_SHIFT = 12
const LLDESC_SIZE_MASK = 0x00000fff
const LLDESC_SIZE_SHIFT = 0
const LLDESC_ADDR_MASK = 0x000fffff
const SYSCON_QUICK_CLK_CHNG_V = 0x1
const SYSCON_QUICK_CLK_CHNG_S = 13
const SYSCON_RST_TICK_CNT_V = 0x1
const SYSCON_RST_TICK_CNT_S = 12
const SYSCON_CLK_EN_V = 0x1
const SYSCON_CLK_EN_S = 11
const SYSCON_CLK_320M_EN_V = 0x1
const SYSCON_CLK_320M_EN_S = 10
const SYSCON_PRE_DIV_CNT = 0x000003FF
const SYSCON_PRE_DIV_CNT_V = 0x3FF
const SYSCON_PRE_DIV_CNT_S = 0
const SYSCON_XTAL_TICK_NUM = 0x000000FF
const SYSCON_XTAL_TICK_NUM_V = 0xFF
const SYSCON_XTAL_TICK_NUM_S = 0
const SYSCON_PLL_TICK_NUM = 0x000000FF
const SYSCON_PLL_TICK_NUM_V = 0xFF
const SYSCON_PLL_TICK_NUM_S = 0
const SYSCON_CK8M_TICK_NUM = 0x000000FF
const SYSCON_CK8M_TICK_NUM_V = 0xFF
const SYSCON_CK8M_TICK_NUM_S = 0
const SYSCON_SARADC_DATA_TO_I2S_V = 0x1
const SYSCON_SARADC_DATA_TO_I2S_S = 26
const SYSCON_SARADC_DATA_SAR_SEL_V = 0x1
const SYSCON_SARADC_DATA_SAR_SEL_S = 25
const SYSCON_SARADC_SAR2_PATT_P_CLEAR_V = 0x1
const SYSCON_SARADC_SAR2_PATT_P_CLEAR_S = 24
const SYSCON_SARADC_SAR1_PATT_P_CLEAR_V = 0x1
const SYSCON_SARADC_SAR1_PATT_P_CLEAR_S = 23
const SYSCON_SARADC_SAR2_PATT_LEN = 0x0000000F
const SYSCON_SARADC_SAR2_PATT_LEN_V = 0xF
const SYSCON_SARADC_SAR2_PATT_LEN_S = 19
const SYSCON_SARADC_SAR1_PATT_LEN = 0x0000000F
const SYSCON_SARADC_SAR1_PATT_LEN_V = 0xF
const SYSCON_SARADC_SAR1_PATT_LEN_S = 15
const SYSCON_SARADC_SAR_CLK_DIV = 0x000000FF
const SYSCON_SARADC_SAR_CLK_DIV_V = 0xFF
const SYSCON_SARADC_SAR_CLK_DIV_S = 7
const SYSCON_SARADC_SAR_CLK_GATED_V = 0x1
const SYSCON_SARADC_SAR_CLK_GATED_S = 6
const SYSCON_SARADC_SAR_SEL_V = 0x1
const SYSCON_SARADC_SAR_SEL_S = 5
const SYSCON_SARADC_WORK_MODE = 0x00000003
const SYSCON_SARADC_WORK_MODE_V = 0x3
const SYSCON_SARADC_WORK_MODE_S = 3
const SYSCON_SARADC_SAR2_MUX_V = 0x1
const SYSCON_SARADC_SAR2_MUX_S = 2
const SYSCON_SARADC_START_V = 0x1
const SYSCON_SARADC_START_S = 1
const SYSCON_SARADC_START_FORCE_V = 0x1
const SYSCON_SARADC_START_FORCE_S = 0
const SYSCON_SARADC_SAR2_INV_V = 0x1
const SYSCON_SARADC_SAR2_INV_S = 10
const SYSCON_SARADC_SAR1_INV_V = 0x1
const SYSCON_SARADC_SAR1_INV_S = 9
const SYSCON_SARADC_MAX_MEAS_NUM = 0x000000FF
const SYSCON_SARADC_MAX_MEAS_NUM_V = 0xFF
const SYSCON_SARADC_MAX_MEAS_NUM_S = 1
const SYSCON_SARADC_MEAS_NUM_LIMIT_V = 0x1
const SYSCON_SARADC_MEAS_NUM_LIMIT_S = 0
const SYSCON_SARADC_SAMPLE_CYCLE = 0x000000FF
const SYSCON_SARADC_SAMPLE_CYCLE_V = 0xFF
const SYSCON_SARADC_SAMPLE_CYCLE_S = 24
const SYSCON_SARADC_START_WAIT = 0x000000FF
const SYSCON_SARADC_START_WAIT_V = 0xFF
const SYSCON_SARADC_START_WAIT_S = 16
const SYSCON_SARADC_STANDBY_WAIT = 0x000000FF
const SYSCON_SARADC_STANDBY_WAIT_V = 0xFF
const SYSCON_SARADC_STANDBY_WAIT_S = 8
const SYSCON_SARADC_RSTB_WAIT = 0x000000FF
const SYSCON_SARADC_RSTB_WAIT_V = 0xFF
const SYSCON_SARADC_RSTB_WAIT_S = 0
const SYSCON_SARADC_SAR1_PATT_TAB1 = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB1_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB1_S = 0
const SYSCON_SARADC_SAR1_PATT_TAB2 = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB2_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB2_S = 0
const SYSCON_SARADC_SAR1_PATT_TAB3 = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB3_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB3_S = 0
const SYSCON_SARADC_SAR1_PATT_TAB4 = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB4_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR1_PATT_TAB4_S = 0
const SYSCON_SARADC_SAR2_PATT_TAB1 = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB1_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB1_S = 0
const SYSCON_SARADC_SAR2_PATT_TAB2 = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB2_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB2_S = 0
const SYSCON_SARADC_SAR2_PATT_TAB3 = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB3_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB3_S = 0
const SYSCON_SARADC_SAR2_PATT_TAB4 = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB4_V = 0xFFFFFFFF
const SYSCON_SARADC_SAR2_PATT_TAB4_S = 0
const SYSCON_APLL_TICK_NUM = 0x000000FF
const SYSCON_APLL_TICK_NUM_V = 0xFF
const SYSCON_APLL_TICK_NUM_S = 0
const SYSCON_DATE = 0xFFFFFFFF
const SYSCON_DATE_V = 0xFFFFFFFF
const SYSCON_DATE_S = 0
const I2C_BBPLL = 0x66
const I2C_BBPLL_HOSTID = 4
const I2C_BBPLL_IR_CAL_DELAY = 0
const I2C_BBPLL_IR_CAL_DELAY_MSB = 3
const I2C_BBPLL_IR_CAL_DELAY_LSB = 0
const I2C_BBPLL_IR_CAL_CK_DIV = 0
const I2C_BBPLL_IR_CAL_CK_DIV_MSB = 7
const I2C_BBPLL_IR_CAL_CK_DIV_LSB = 4
const I2C_BBPLL_IR_CAL_EXT_CAP = 1
const I2C_BBPLL_IR_CAL_EXT_CAP_MSB = 3
const I2C_BBPLL_IR_CAL_EXT_CAP_LSB = 0
const I2C_BBPLL_IR_CAL_ENX_CAP = 1
const I2C_BBPLL_IR_CAL_ENX_CAP_MSB = 4
const I2C_BBPLL_IR_CAL_ENX_CAP_LSB = 4
const I2C_BBPLL_IR_CAL_RSTB = 1
const I2C_BBPLL_IR_CAL_RSTB_MSB = 5
const I2C_BBPLL_IR_CAL_RSTB_LSB = 5
const I2C_BBPLL_IR_CAL_START = 1
const I2C_BBPLL_IR_CAL_START_MSB = 6
const I2C_BBPLL_IR_CAL_START_LSB = 6
const I2C_BBPLL_IR_CAL_UNSTOP = 1
const I2C_BBPLL_IR_CAL_UNSTOP_MSB = 7
const I2C_BBPLL_IR_CAL_UNSTOP_LSB = 7
const I2C_BBPLL_OC_REF_DIV = 2
const I2C_BBPLL_OC_REF_DIV_MSB = 3
const I2C_BBPLL_OC_REF_DIV_LSB = 0
const I2C_BBPLL_OC_DIV_10_8 = 2
const I2C_BBPLL_OC_DIV_10_8_MSB = 6
const I2C_BBPLL_OC_DIV_10_8_LSB = 4
const I2C_BBPLL_OC_LREF = 2
const I2C_BBPLL_OC_LREF_MSB = 7
const I2C_BBPLL_OC_LREF_LSB = 7
const I2C_BBPLL_OC_DIV_7_0 = 3
const I2C_BBPLL_OC_DIV_7_0_MSB = 7
const I2C_BBPLL_OC_DIV_7_0_LSB = 0
const I2C_BBPLL_OC_ENB_FCAL = 4
const I2C_BBPLL_OC_ENB_FCAL_MSB = 0
const I2C_BBPLL_OC_ENB_FCAL_LSB = 0
const I2C_BBPLL_OC_DCHGP = 4
const I2C_BBPLL_OC_DCHGP_MSB = 3
const I2C_BBPLL_OC_DCHGP_LSB = 1
const I2C_BBPLL_OC_DHREF_SEL = 4
const I2C_BBPLL_OC_DHREF_SEL_MSB = 5
const I2C_BBPLL_OC_DHREF_SEL_LSB = 4
const I2C_BBPLL_OC_DLREF_SEL = 4
const I2C_BBPLL_OC_DLREF_SEL_MSB = 7
const I2C_BBPLL_OC_DLREF_SEL_LSB = 6
const I2C_BBPLL_OC_DCUR = 5
const I2C_BBPLL_OC_DCUR_MSB = 2
const I2C_BBPLL_OC_DCUR_LSB = 0
const I2C_BBPLL_OC_BST_DIV = 5
const I2C_BBPLL_OC_BST_DIV_MSB = 3
const I2C_BBPLL_OC_BST_DIV_LSB = 3
const I2C_BBPLL_OC_BST_E2C = 5
const I2C_BBPLL_OC_BST_E2C_MSB = 4
const I2C_BBPLL_OC_BST_E2C_LSB = 4
const I2C_BBPLL_OC_TSCHGP = 5
const I2C_BBPLL_OC_TSCHGP_MSB = 5
const I2C_BBPLL_OC_TSCHGP_LSB = 5
const I2C_BBPLL_OC_BW = 5
const I2C_BBPLL_OC_BW_MSB = 7
const I2C_BBPLL_OC_BW_LSB = 6
const I2C_BBPLL_OR_LOCK1 = 6
const I2C_BBPLL_OR_LOCK1_MSB = 0
const I2C_BBPLL_OR_LOCK1_LSB = 0
const I2C_BBPLL_OR_LOCK2 = 6
const I2C_BBPLL_OR_LOCK2_MSB = 1
const I2C_BBPLL_OR_LOCK2_LSB = 1
const I2C_BBPLL_OR_CAL_CAP = 7
const I2C_BBPLL_OR_CAL_CAP_MSB = 3
const I2C_BBPLL_OR_CAL_CAP_LSB = 0
const I2C_BBPLL_OR_CAL_UDF = 7
const I2C_BBPLL_OR_CAL_UDF_MSB = 4
const I2C_BBPLL_OR_CAL_UDF_LSB = 4
const I2C_BBPLL_OR_CAL_OVF = 7
const I2C_BBPLL_OR_CAL_OVF_MSB = 5
const I2C_BBPLL_OR_CAL_OVF_LSB = 5
const I2C_BBPLL_OR_CAL_END = 7
const I2C_BBPLL_OR_CAL_END_MSB = 6
const I2C_BBPLL_OR_CAL_END_LSB = 6
const I2C_BBPLL_BBADC_DELAY1 = 8
const I2C_BBPLL_BBADC_DELAY1_MSB = 1
const I2C_BBPLL_BBADC_DELAY1_LSB = 0
const I2C_BBPLL_BBADC_DELAY2 = 8
const I2C_BBPLL_BBADC_DELAY2_MSB = 3
const I2C_BBPLL_BBADC_DELAY2_LSB = 2
const I2C_BBPLL_BBADC_DELAY3 = 8
const I2C_BBPLL_BBADC_DELAY3_MSB = 5
const I2C_BBPLL_BBADC_DELAY3_LSB = 4
const I2C_BBPLL_BBADC_DELAY4 = 8
const I2C_BBPLL_BBADC_DELAY4_MSB = 7
const I2C_BBPLL_BBADC_DELAY4_LSB = 6
const I2C_BBPLL_BBADC_DELAY5 = 9
const I2C_BBPLL_BBADC_DELAY5_MSB = 1
const I2C_BBPLL_BBADC_DELAY5_LSB = 0
const I2C_BBPLL_BBADC_DELAY6 = 9
const I2C_BBPLL_BBADC_DELAY6_MSB = 3
const I2C_BBPLL_BBADC_DELAY6_LSB = 2
const I2C_BBPLL_BBADC_DSMP = 9
const I2C_BBPLL_BBADC_DSMP_MSB = 7
const I2C_BBPLL_BBADC_DSMP_LSB = 4
const I2C_BBPLL_DTEST = 10
const I2C_BBPLL_DTEST_MSB = 1
const I2C_BBPLL_DTEST_LSB = 0
const I2C_BBPLL_ENT_ADC = 10
const I2C_BBPLL_ENT_ADC_MSB = 3
const I2C_BBPLL_ENT_ADC_LSB = 2
const I2C_BBPLL_BBADC_DIV = 10
const I2C_BBPLL_BBADC_DIV_MSB = 5
const I2C_BBPLL_BBADC_DIV_LSB = 4
const I2C_BBPLL_ENT_PLL = 10
const I2C_BBPLL_ENT_PLL_MSB = 6
const I2C_BBPLL_ENT_PLL_LSB = 6
const I2C_BBPLL_OC_ENB_VCON = 10
const I2C_BBPLL_OC_ENB_VCON_MSB = 7
const I2C_BBPLL_OC_ENB_VCON_LSB = 7
const I2C_BBPLL_DIV_DAC = 11
const I2C_BBPLL_DIV_DAC_MSB = 0
const I2C_BBPLL_DIV_DAC_LSB = 0
const I2C_BBPLL_DIV_CPU = 11
const I2C_BBPLL_DIV_CPU_MSB = 1
const I2C_BBPLL_DIV_CPU_LSB = 1
const I2C_BBPLL_BBADC_INPUT_SHORT = 11
const I2C_BBPLL_BBADC_INPUT_SHORT_MSB = 2
const I2C_BBPLL_BBADC_INPUT_SHORT_LSB = 2
const I2C_BBPLL_BBADC_CAL_9_8 = 11
const I2C_BBPLL_BBADC_CAL_9_8_MSB = 4
const I2C_BBPLL_BBADC_CAL_9_8_LSB = 3
const I2C_BBPLL_BBADC_DCM = 11
const I2C_BBPLL_BBADC_DCM_MSB = 6
const I2C_BBPLL_BBADC_DCM_LSB = 5
const I2C_BBPLL_ENDIV5 = 11
const I2C_BBPLL_ENDIV5_MSB = 7
const I2C_BBPLL_ENDIV5_LSB = 7
const I2C_BBPLL_BBADC_CAL_7_0 = 12
const I2C_BBPLL_BBADC_CAL_7_0_MSB = 7
const I2C_BBPLL_BBADC_CAL_7_0_LSB = 0
const I2C_APLL = 0x6D
const I2C_APLL_HOSTID = 3
const I2C_APLL_IR_CAL_DELAY = 0
const I2C_APLL_IR_CAL_DELAY_MSB = 3
const I2C_APLL_IR_CAL_DELAY_LSB = 0
const I2C_APLL_IR_CAL_RSTB = 0
const I2C_APLL_IR_CAL_RSTB_MSB = 4
const I2C_APLL_IR_CAL_RSTB_LSB = 4
const I2C_APLL_IR_CAL_START = 0
const I2C_APLL_IR_CAL_START_MSB = 5
const I2C_APLL_IR_CAL_START_LSB = 5
const I2C_APLL_IR_CAL_UNSTOP = 0
const I2C_APLL_IR_CAL_UNSTOP_MSB = 6
const I2C_APLL_IR_CAL_UNSTOP_LSB = 6
const I2C_APLL_OC_ENB_FCAL = 0
const I2C_APLL_OC_ENB_FCAL_MSB = 7
const I2C_APLL_OC_ENB_FCAL_LSB = 7
const I2C_APLL_IR_CAL_EXT_CAP = 1
const I2C_APLL_IR_CAL_EXT_CAP_MSB = 4
const I2C_APLL_IR_CAL_EXT_CAP_LSB = 0
const I2C_APLL_IR_CAL_ENX_CAP = 1
const I2C_APLL_IR_CAL_ENX_CAP_MSB = 5
const I2C_APLL_IR_CAL_ENX_CAP_LSB = 5
const I2C_APLL_OC_LBW = 1
const I2C_APLL_OC_LBW_MSB = 6
const I2C_APLL_OC_LBW_LSB = 6
const I2C_APLL_IR_CAL_CK_DIV = 2
const I2C_APLL_IR_CAL_CK_DIV_MSB = 3
const I2C_APLL_IR_CAL_CK_DIV_LSB = 0
const I2C_APLL_OC_DCHGP = 2
const I2C_APLL_OC_DCHGP_MSB = 6
const I2C_APLL_OC_DCHGP_LSB = 4
const I2C_APLL_OC_ENB_VCON = 2
const I2C_APLL_OC_ENB_VCON_MSB = 7
const I2C_APLL_OC_ENB_VCON_LSB = 7
const I2C_APLL_OR_CAL_CAP = 3
const I2C_APLL_OR_CAL_CAP_MSB = 4
const I2C_APLL_OR_CAL_CAP_LSB = 0
const I2C_APLL_OR_CAL_UDF = 3
const I2C_APLL_OR_CAL_UDF_MSB = 5
const I2C_APLL_OR_CAL_UDF_LSB = 5
const I2C_APLL_OR_CAL_OVF = 3
const I2C_APLL_OR_CAL_OVF_MSB = 6
const I2C_APLL_OR_CAL_OVF_LSB = 6
const I2C_APLL_OR_CAL_END = 3
const I2C_APLL_OR_CAL_END_MSB = 7
const I2C_APLL_OR_CAL_END_LSB = 7
const I2C_APLL_OR_OUTPUT_DIV = 4
const I2C_APLL_OR_OUTPUT_DIV_MSB = 4
const I2C_APLL_OR_OUTPUT_DIV_LSB = 0
const I2C_APLL_OC_TSCHGP = 4
const I2C_APLL_OC_TSCHGP_MSB = 6
const I2C_APLL_OC_TSCHGP_LSB = 6
const I2C_APLL_EN_FAST_CAL = 4
const I2C_APLL_EN_FAST_CAL_MSB = 7
const I2C_APLL_EN_FAST_CAL_LSB = 7
const I2C_APLL_OC_DHREF_SEL = 5
const I2C_APLL_OC_DHREF_SEL_MSB = 1
const I2C_APLL_OC_DHREF_SEL_LSB = 0
const I2C_APLL_OC_DLREF_SEL = 5
const I2C_APLL_OC_DLREF_SEL_MSB = 3
const I2C_APLL_OC_DLREF_SEL_LSB = 2
const I2C_APLL_SDM_DITHER = 5
const I2C_APLL_SDM_DITHER_MSB = 4
const I2C_APLL_SDM_DITHER_LSB = 4
const I2C_APLL_SDM_STOP = 5
const I2C_APLL_SDM_STOP_MSB = 5
const I2C_APLL_SDM_STOP_LSB = 5
const I2C_APLL_SDM_RSTB = 5
const I2C_APLL_SDM_RSTB_MSB = 6
const I2C_APLL_SDM_RSTB_LSB = 6
const I2C_APLL_OC_DVDD = 6
const I2C_APLL_OC_DVDD_MSB = 4
const I2C_APLL_OC_DVDD_LSB = 0
const I2C_APLL_DSDM2 = 7
const I2C_APLL_DSDM2_MSB = 5
const I2C_APLL_DSDM2_LSB = 0
const I2C_APLL_DSDM1 = 8
const I2C_APLL_DSDM1_MSB = 7
const I2C_APLL_DSDM1_LSB = 0
const I2C_APLL_DSDM0 = 9
const I2C_APLL_DSDM0_MSB = 7
const I2C_APLL_DSDM0_LSB = 0
const MACSTR = "%02x:%02x:%02x:%02x:%02x:%02x"

type X__int8T c.Char
type X__uint8T c.Char
type X__int16T int16
type X__uint16T uint16
type X__int32T c.Int
type X__uint32T c.Uint
type X__int64T c.LongLong
type X__uint64T c.UlongLong
type X__intLeast8T c.Char
type X__uintLeast8T c.Char
type X__intLeast16T int16
type X__uintLeast16T uint16
type X__intLeast32T c.Int
type X__uintLeast32T c.Uint
type X__intLeast64T c.LongLong
type X__uintLeast64T c.UlongLong
type X__intmaxT c.LongLong
type X__uintmaxT c.UlongLong
type X__intptrT c.Int
type X__uintptrT c.Uint
type IntLeast8T X__intLeast8T
type UintLeast8T X__uintLeast8T
type IntLeast16T X__intLeast16T
type UintLeast16T X__uintLeast16T
type IntLeast32T X__intLeast32T
type UintLeast32T X__uintLeast32T
type IntLeast64T X__intLeast64T
type UintLeast64T X__uintLeast64T
type IntFast8T c.Char
type UintFast8T c.Char
type IntFast16T int16
type UintFast16T uint16
type IntFast32T c.Int
type UintFast32T c.Uint
type IntFast64T c.LongLong
type UintFast64T c.UlongLong
type PtrdiffT c.Int
type WcharT c.Int

type MaxAlignT struct {
	X__clangMaxAlignNonce1 c.LongLong
	X__clangMaxAlignNonce2 c.Double
}
type WintT c.Uint
type X__blkcntT c.Long
type X__blksizeT c.Long
type X__fsblkcntT X__uint64T
type X__fsfilcntT X__uint32T
type X_offT c.Long
type X__pidT c.Int
type X__devT int16
type X__uidT uint16
type X__gidT uint16
type X__idT X__uint32T
type X__inoT uint16
type X__modeT X__uint32T
type X_off64T c.LongLong
type X__offT X_offT
type X__loffT X_off64T
type X__keyT c.Long
type X_fposT c.Long
type X__sizeT c.Uint
type X_ssizeT c.Int
type X__ssizeT X_ssizeT

type X_mbstateT struct {
	X__count c.Int
	X__value struct {
		X__wch WintT
	}
}
type X_iconvT c.Pointer
type X__clockT c.Ulong
type X__timeT X__intLeast64T
type X__clockidT c.Ulong
type X__daddrT c.Long
type X__timerT c.Ulong
type X__saFamilyT X__uint8T
type X__socklenT X__uint32T
type X__nlItem c.Int
type X__nlinkT uint16
type X__susecondsT c.Long
type X__usecondsT c.Ulong
type X__vaList c.Pointer
type X__ULong c.Ulong

type X__lock struct {
	Unused [8]uint8
}
type X_LOCKT *X__lock
type X_lockT X_LOCKT
type X_flockT X_LOCKT

type X_reent struct {
	Unused [8]uint8
}

type X__localeT struct {
	Unused [8]uint8
}

type X_Bigint struct {
	X_next   *X_Bigint
	X_k      c.Int
	X_maxwds c.Int
	X_sign   c.Int
	X_wds    c.Int
	X_x      [1]X__ULong
}

type X__tm struct {
	X__tmSec   c.Int
	X__tmMin   c.Int
	X__tmHour  c.Int
	X__tmMday  c.Int
	X__tmMon   c.Int
	X__tmYear  c.Int
	X__tmWday  c.Int
	X__tmYday  c.Int
	X__tmIsdst c.Int
}

type X_onExitArgs struct {
	X_fnargs    [32]c.Pointer
	X_dsoHandle [32]c.Pointer
	X_fntypes   X__ULong
	X_isCxa     X__ULong
}

type X_atexit struct {
	X_next          *X_atexit
	X_ind           c.Int
	X_fns           [32]c.Pointer
	X_onExitArgsPtr *X_onExitArgs
}

type X__sbuf struct {
	X_base *c.Char
	X_size c.Int
}

type X__sFILE struct {
	X_p       *c.Char
	X_r       c.Int
	X_w       c.Int
	X_flags   int16
	X_file    int16
	X_bf      X__sbuf
	X_lbfsize c.Int
	X_data    *X_reent
	X_cookie  c.Pointer
	X_read    c.Pointer
	X_write   c.Pointer
	X_seek    c.Pointer
	X_close   c.Pointer
	X_ub      X__sbuf
	X_up      *c.Char
	X_ur      c.Int
	X_ubuf    [3]c.Char
	X_nbuf    [1]c.Char
	X_lb      X__sbuf
	X_blksize c.Int
	X_offset  X_offT
	X_lock    X_flockT
	X_mbstate X_mbstateT
	X_flags2  c.Int
}
type X__FILE X__sFILE

type X_glue struct {
	X_next  *X_glue
	X_niobs c.Int
	X_iobs  *X__FILE
}

type X_rand48 struct {
	X_seed     [3]uint16
	X_mult     [3]uint16
	X_add      uint16
	X_randNext c.UlongLong
}

type X_mprec struct {
	X_result   *X_Bigint
	X_resultK  c.Int
	X_p5s      *X_Bigint
	X_freelist **X_Bigint
}

type X_miscReent struct {
	X_strtokLast     *c.Char
	X_mblenState     X_mbstateT
	X_wctombState    X_mbstateT
	X_mbtowcState    X_mbstateT
	X_l64aBuf        [8]c.Char
	X_getdateErr     c.Int
	X_mbrlenState    X_mbstateT
	X_mbrtowcState   X_mbstateT
	X_mbsrtowcsState X_mbstateT
	X_wcrtombState   X_mbstateT
	X_wcsrtombsState X_mbstateT
}

type DivT struct {
	Quot c.Int
	Rem  c.Int
}

type LdivT struct {
	Quot c.Long
	Rem  c.Long
}

type LldivT struct {
	Quot c.LongLong
	Rem  c.LongLong
}

// llgo:type C
type X__comparFnT func(c.Pointer, c.Pointer) c.Int

//go:linkname Abort C.abort
func Abort()

type SensDevS struct {
	SarReadCtrl struct {
		Val c.Uint32T
	}
	SarReadStatus1 c.Uint32T
	SarMeasWait1   struct {
		Val c.Uint32T
	}
	SarMeasWait2 struct {
		Val c.Uint32T
	}
	SarMeasCtrl struct {
		Val c.Uint32T
	}
	SarReadStatus2 c.Uint32T
	UlpCpSleepCyc0 c.Uint32T
	UlpCpSleepCyc1 c.Uint32T
	UlpCpSleepCyc2 c.Uint32T
	UlpCpSleepCyc3 c.Uint32T
	UlpCpSleepCyc4 c.Uint32T
	SarStartForce  struct {
		Val c.Uint32T
	}
	SarMemWrCtrl struct {
		Val c.Uint32T
	}
	SarAtten1     c.Uint32T
	SarAtten2     c.Uint32T
	SarSlaveAddr1 struct {
		Val c.Uint32T
	}
	SarSlaveAddr2 struct {
		Val c.Uint32T
	}
	SarSlaveAddr3 struct {
		Val c.Uint32T
	}
	SarSlaveAddr4 struct {
		Val c.Uint32T
	}
	SarTctrl struct {
		Val c.Uint32T
	}
	SarI2cCtrl struct {
		Val c.Uint32T
	}
	SarMeasStart1 struct {
		Val c.Uint32T
	}
	SarTouchCtrl1 struct {
		Val c.Uint32T
	}
	TouchThresh [5]struct {
		Val c.Uint32T
	}
	TouchMeas [5]struct {
		Val c.Uint32T
	}
	SarTouchCtrl2 struct {
		Val c.Uint32T
	}
	Reserved88     c.Uint32T
	SarTouchEnable struct {
		Val c.Uint32T
	}
	SarReadCtrl2 struct {
		Val c.Uint32T
	}
	SarMeasStart2 struct {
		Val c.Uint32T
	}
	SarDacCtrl1 struct {
		Val c.Uint32T
	}
	SarDacCtrl2 struct {
		Val c.Uint32T
	}
	SarMeasCtrl2 struct {
		Val c.Uint32T
	}
	ReservedA4 c.Uint32T
	ReservedA8 c.Uint32T
	ReservedAc c.Uint32T
	ReservedB0 c.Uint32T
	ReservedB4 c.Uint32T
	ReservedB8 c.Uint32T
	ReservedBc c.Uint32T
	ReservedC0 c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	SarNouse   c.Uint32T
	Sardate    struct {
		Val c.Uint32T
	}
}
type SensDevT SensDevS
type SocRootClkT c.Int

const (
	SOC_ROOT_CLK_INT_RC_FAST SocRootClkT = 0
	SOC_ROOT_CLK_INT_RC_SLOW SocRootClkT = 1
	SOC_ROOT_CLK_EXT_XTAL    SocRootClkT = 2
	SOC_ROOT_CLK_EXT_XTAL32K SocRootClkT = 3
)

type SocCpuClkSrcT c.Int

const (
	SOC_CPU_CLK_SRC_XTAL    SocCpuClkSrcT = 0
	SOC_CPU_CLK_SRC_PLL     SocCpuClkSrcT = 1
	SOC_CPU_CLK_SRC_RC_FAST SocCpuClkSrcT = 2
	SOC_CPU_CLK_SRC_APLL    SocCpuClkSrcT = 3
	SOC_CPU_CLK_SRC_INVALID SocCpuClkSrcT = 4
)

type SocRtcSlowClkSrcT c.Int

const (
	SOC_RTC_SLOW_CLK_SRC_RC_SLOW      SocRtcSlowClkSrcT = 0
	SOC_RTC_SLOW_CLK_SRC_XTAL32K      SocRtcSlowClkSrcT = 1
	SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 SocRtcSlowClkSrcT = 2
	SOC_RTC_SLOW_CLK_SRC_INVALID      SocRtcSlowClkSrcT = 3
)

type SocRtcFastClkSrcT c.Int

const (
	SOC_RTC_FAST_CLK_SRC_XTAL_D4  SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_XTAL_DIV SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_RC_FAST  SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_INVALID  SocRtcFastClkSrcT = 2
)

type SocXtalFreqT c.Int

const (
	SOC_XTAL_FREQ_AUTO SocXtalFreqT = 0
	SOC_XTAL_FREQ_24M  SocXtalFreqT = 24
	SOC_XTAL_FREQ_26M  SocXtalFreqT = 26
	SOC_XTAL_FREQ_40M  SocXtalFreqT = 40
)

type SocModuleClkT c.Int

const (
	SOC_MOD_CLK_CPU          SocModuleClkT = 1
	SOC_MOD_CLK_RTC_FAST     SocModuleClkT = 2
	SOC_MOD_CLK_RTC_SLOW     SocModuleClkT = 3
	SOC_MOD_CLK_APB          SocModuleClkT = 4
	SOC_MOD_CLK_PLL_D2       SocModuleClkT = 5
	SOC_MOD_CLK_PLL_F160M    SocModuleClkT = 6
	SOC_MOD_CLK_XTAL32K      SocModuleClkT = 7
	SOC_MOD_CLK_RC_FAST      SocModuleClkT = 8
	SOC_MOD_CLK_RC_FAST_D256 SocModuleClkT = 9
	SOC_MOD_CLK_XTAL         SocModuleClkT = 10
	SOC_MOD_CLK_REF_TICK     SocModuleClkT = 11
	SOC_MOD_CLK_APLL         SocModuleClkT = 12
	SOC_MOD_CLK_INVALID      SocModuleClkT = 13
)

type SocPeriphSystimerClkSrcT c.Int

const (
	SYSTIMER_CLK_SRC_XTAL    SocPeriphSystimerClkSrcT = 10
	SYSTIMER_CLK_SRC_DEFAULT SocPeriphSystimerClkSrcT = 10
)

type SocPeriphGptimerClkSrcT c.Int

const (
	GPTIMER_CLK_SRC_APB     SocPeriphGptimerClkSrcT = 4
	GPTIMER_CLK_SRC_DEFAULT SocPeriphGptimerClkSrcT = 4
)

type SocPeriphTgClkSrcLegacyT c.Int

const (
	TIMER_SRC_CLK_APB     SocPeriphTgClkSrcLegacyT = 4
	TIMER_SRC_CLK_DEFAULT SocPeriphTgClkSrcLegacyT = 4
)

type SocPeriphLcdClkSrcT c.Int

const (
	LCD_CLK_SRC_PLL160M SocPeriphLcdClkSrcT = 6
	LCD_CLK_SRC_DEFAULT SocPeriphLcdClkSrcT = 6
)

type SocPeriphRmtClkSrcT c.Int

const (
	RMT_CLK_SRC_APB      SocPeriphRmtClkSrcT = 4
	RMT_CLK_SRC_REF_TICK SocPeriphRmtClkSrcT = 11
	RMT_CLK_SRC_DEFAULT  SocPeriphRmtClkSrcT = 4
)

type SocPeriphRmtClkSrcLegacyT c.Int

const (
	RMT_BASECLK_APB     SocPeriphRmtClkSrcLegacyT = 4
	RMT_BASECLK_REF     SocPeriphRmtClkSrcLegacyT = 11
	RMT_BASECLK_DEFAULT SocPeriphRmtClkSrcLegacyT = 4
)

type SocPeriphUartClkSrcLegacyT c.Int

const (
	UART_SCLK_APB      SocPeriphUartClkSrcLegacyT = 4
	UART_SCLK_REF_TICK SocPeriphUartClkSrcLegacyT = 11
	UART_SCLK_DEFAULT  SocPeriphUartClkSrcLegacyT = 4
)

type SocPeriphMcpwmTimerClkSrcT c.Int

const (
	MCPWM_TIMER_CLK_SRC_PLL160M SocPeriphMcpwmTimerClkSrcT = 6
	MCPWM_TIMER_CLK_SRC_DEFAULT SocPeriphMcpwmTimerClkSrcT = 6
)

type SocPeriphMcpwmCaptureClkSrcT c.Int

const (
	MCPWM_CAPTURE_CLK_SRC_APB     SocPeriphMcpwmCaptureClkSrcT = 4
	MCPWM_CAPTURE_CLK_SRC_DEFAULT SocPeriphMcpwmCaptureClkSrcT = 4
)

type SocPeriphMcpwmCarrierClkSrcT c.Int

const (
	MCPWM_CARRIER_CLK_SRC_PLL160M SocPeriphMcpwmCarrierClkSrcT = 6
	MCPWM_CARRIER_CLK_SRC_DEFAULT SocPeriphMcpwmCarrierClkSrcT = 6
)

type SocPeriphI2sClkSrcT c.Int

const (
	I2S_CLK_SRC_DEFAULT  SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_PLL_160M SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_APLL     SocPeriphI2sClkSrcT = 12
)

type SocPeriphI2cClkSrcT c.Int

const (
	I2C_CLK_SRC_APB     SocPeriphI2cClkSrcT = 4
	I2C_CLK_SRC_DEFAULT SocPeriphI2cClkSrcT = 4
)

type SocPeriphSpiClkSrcT c.Int

const (
	SPI_CLK_SRC_DEFAULT SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_APB     SocPeriphSpiClkSrcT = 4
)

type SocPeriphSdmClkSrcT c.Int

const (
	SDM_CLK_SRC_APB     SocPeriphSdmClkSrcT = 4
	SDM_CLK_SRC_DEFAULT SocPeriphSdmClkSrcT = 4
)

type SocPeriphDacDigiClkSrcT c.Int

const (
	DAC_DIGI_CLK_SRC_PLLD2   SocPeriphDacDigiClkSrcT = 5
	DAC_DIGI_CLK_SRC_APLL    SocPeriphDacDigiClkSrcT = 12
	DAC_DIGI_CLK_SRC_DEFAULT SocPeriphDacDigiClkSrcT = 5
)

type SocPeriphDacCosineClkSrcT c.Int

const (
	DAC_COSINE_CLK_SRC_RTC_FAST SocPeriphDacCosineClkSrcT = 2
	DAC_COSINE_CLK_SRC_DEFAULT  SocPeriphDacCosineClkSrcT = 2
)

type SocPeriphTwaiClkSrcT c.Int

const (
	TWAI_CLK_SRC_APB     SocPeriphTwaiClkSrcT = 4
	TWAI_CLK_SRC_DEFAULT SocPeriphTwaiClkSrcT = 4
)

type SocPeriphAdcDigiClkSrcT c.Int

const (
	ADC_DIGI_CLK_SRC_PLL_F160M SocPeriphAdcDigiClkSrcT = 6
	ADC_DIGI_CLK_SRC_APLL      SocPeriphAdcDigiClkSrcT = 12
	ADC_DIGI_CLK_SRC_DEFAULT   SocPeriphAdcDigiClkSrcT = 6
)

type SocPeriphAdcRtcClkSrcT c.Int

const (
	ADC_RTC_CLK_SRC_RC_FAST SocPeriphAdcRtcClkSrcT = 8
	ADC_RTC_CLK_SRC_DEFAULT SocPeriphAdcRtcClkSrcT = 8
)

type SocPeriphMwdtClkSrcT c.Int

const (
	MWDT_CLK_SRC_APB     SocPeriphMwdtClkSrcT = 4
	MWDT_CLK_SRC_DEFAULT SocPeriphMwdtClkSrcT = 4
)

type SocPeriphLedcClkSrcLegacyT c.Int

const (
	LEDC_AUTO_CLK        SocPeriphLedcClkSrcLegacyT = 0
	LEDC_USE_APB_CLK     SocPeriphLedcClkSrcLegacyT = 4
	LEDC_USE_RC_FAST_CLK SocPeriphLedcClkSrcLegacyT = 8
	LEDC_USE_REF_TICK    SocPeriphLedcClkSrcLegacyT = 11
	LEDC_USE_RTC8M_CLK   SocPeriphLedcClkSrcLegacyT = 8
)

type SocPeriphSdmmcClkSrcT c.Int

const (
	SDMMC_CLK_SRC_DEFAULT SocPeriphSdmmcClkSrcT = 6
	SDMMC_CLK_SRC_PLL160M SocPeriphSdmmcClkSrcT = 6
)

type SocClkoutSigIdT c.Int

const (
	CLKOUT_SIG_I2S0     SocClkoutSigIdT = 0
	CLKOUT_SIG_PLL      SocClkoutSigIdT = 1
	CLKOUT_SIG_RC_SLOW  SocClkoutSigIdT = 4
	CLKOUT_SIG_XTAL     SocClkoutSigIdT = 5
	CLKOUT_SIG_APLL     SocClkoutSigIdT = 6
	CLKOUT_SIG_REF_TICK SocClkoutSigIdT = 12
	CLKOUT_SIG_PLL_F80M SocClkoutSigIdT = 13
	CLKOUT_SIG_RC_FAST  SocClkoutSigIdT = 14
	CLKOUT_SIG_I2S1     SocClkoutSigIdT = 15
	CLKOUT_SIG_INVALID  SocClkoutSigIdT = 255
)

type RtcCntlDevS struct {
	Options0 struct {
		Val c.Uint32T
	}
	SlpTimer0 c.Uint32T
	SlpTimer1 struct {
		Val c.Uint32T
	}
	TimeUpdate struct {
		Val c.Uint32T
	}
	Time0 c.Uint32T
	Time1 struct {
		Val c.Uint32T
	}
	State0 struct {
		Val c.Uint32T
	}
	Timer1 struct {
		Val c.Uint32T
	}
	Timer2 struct {
		Val c.Uint32T
	}
	Timer3 struct {
		Val c.Uint32T
	}
	Timer4 struct {
		Val c.Uint32T
	}
	Timer5 struct {
		Val c.Uint32T
	}
	AnaConf struct {
		Val c.Uint32T
	}
	ResetState struct {
		Val c.Uint32T
	}
	WakeupState struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	RtcStore0  c.Uint32T
	RtcStore1  c.Uint32T
	RtcStore2  c.Uint32T
	RtcStore3  c.Uint32T
	ExtXtlConf struct {
		Val c.Uint32T
	}
	ExtWakeupConf struct {
		Val c.Uint32T
	}
	SlpRejectConf struct {
		Val c.Uint32T
	}
	CpuPeriodConf struct {
		Val c.Uint32T
	}
	SdioActConf struct {
		Val c.Uint32T
	}
	ClkConf struct {
		Val c.Uint32T
	}
	SdioConf struct {
		Val c.Uint32T
	}
	BiasConf struct {
		Val c.Uint32T
	}
	Rtc struct {
		Val c.Uint32T
	}
	RtcPwc struct {
		Val c.Uint32T
	}
	DigPwc struct {
		Val c.Uint32T
	}
	DigIso struct {
		Val c.Uint32T
	}
	WdtConfig0 struct {
		Val c.Uint32T
	}
	WdtConfig1 c.Uint32T
	WdtConfig2 c.Uint32T
	WdtConfig3 c.Uint32T
	WdtConfig4 c.Uint32T
	WdtFeed    struct {
		Val c.Uint32T
	}
	WdtWprotect c.Uint32T
	TestMux     struct {
		Val c.Uint32T
	}
	SwCpuStall struct {
		Val c.Uint32T
	}
	Store4    c.Uint32T
	Store5    c.Uint32T
	Store6    c.Uint32T
	Store7    c.Uint32T
	Diag0     c.Uint32T
	Diag1     c.Uint32T
	HoldForce struct {
		Val c.Uint32T
	}
	ExtWakeup1 struct {
		Val c.Uint32T
	}
	ExtWakeup1Status struct {
		Val c.Uint32T
	}
	BrownOut struct {
		Val c.Uint32T
	}
	Reserved39 c.Uint32T
	Reserved3d c.Uint32T
	Reserved41 c.Uint32T
	Reserved45 c.Uint32T
	Reserved49 c.Uint32T
	Reserved4d c.Uint32T
	Date       struct {
		Val c.Uint32T
	}
}
type RtcCntlDevT RtcCntlDevS

type SHAContext struct {
	Start          bool
	TotalInputBits [4]c.Uint32T
}
type SHACTX SHAContext
type SHATYPE c.Int

const (
	SHA1        SHATYPE = 0
	SHA2_256    SHATYPE = 1
	SHA2_384    SHATYPE = 2
	SHA2_512    SHATYPE = 3
	SHA_INVALID SHATYPE = -1
)

type GpioNumT c.Int

const (
	GPIO_NUM_NC  GpioNumT = -1
	GPIO_NUM_0   GpioNumT = 0
	GPIO_NUM_1   GpioNumT = 1
	GPIO_NUM_2   GpioNumT = 2
	GPIO_NUM_3   GpioNumT = 3
	GPIO_NUM_4   GpioNumT = 4
	GPIO_NUM_5   GpioNumT = 5
	GPIO_NUM_6   GpioNumT = 6
	GPIO_NUM_7   GpioNumT = 7
	GPIO_NUM_8   GpioNumT = 8
	GPIO_NUM_9   GpioNumT = 9
	GPIO_NUM_10  GpioNumT = 10
	GPIO_NUM_11  GpioNumT = 11
	GPIO_NUM_12  GpioNumT = 12
	GPIO_NUM_13  GpioNumT = 13
	GPIO_NUM_14  GpioNumT = 14
	GPIO_NUM_15  GpioNumT = 15
	GPIO_NUM_16  GpioNumT = 16
	GPIO_NUM_17  GpioNumT = 17
	GPIO_NUM_18  GpioNumT = 18
	GPIO_NUM_19  GpioNumT = 19
	GPIO_NUM_20  GpioNumT = 20
	GPIO_NUM_21  GpioNumT = 21
	GPIO_NUM_22  GpioNumT = 22
	GPIO_NUM_23  GpioNumT = 23
	GPIO_NUM_25  GpioNumT = 25
	GPIO_NUM_26  GpioNumT = 26
	GPIO_NUM_27  GpioNumT = 27
	GPIO_NUM_28  GpioNumT = 28
	GPIO_NUM_29  GpioNumT = 29
	GPIO_NUM_30  GpioNumT = 30
	GPIO_NUM_31  GpioNumT = 31
	GPIO_NUM_32  GpioNumT = 32
	GPIO_NUM_33  GpioNumT = 33
	GPIO_NUM_34  GpioNumT = 34
	GPIO_NUM_35  GpioNumT = 35
	GPIO_NUM_36  GpioNumT = 36
	GPIO_NUM_37  GpioNumT = 37
	GPIO_NUM_38  GpioNumT = 38
	GPIO_NUM_39  GpioNumT = 39
	GPIO_NUM_MAX GpioNumT = 40
)

type X__gnucVaList c.Pointer
type FposT X_fposT
type OffT X__offT
type EspErrT c.Int

/* this bitfield is start from the LSB!!! */

type LldescS struct {
	Size   c.Uint32T
	Length c.Uint32T
	Offset c.Uint32T
	Sosf   c.Uint32T
	Eof    c.Uint32T
	Owner  c.Uint32T
	Buf    *c.Uint8T
}
type LldescT LldescS

type DacSignalConnT struct {
	DacChannelIoNum [2]c.Uint8T
}

type RtcIoDevS struct {
	Out struct {
		Val c.Uint32T
	}
	OutW1ts struct {
		Val c.Uint32T
	}
	OutW1tc struct {
		Val c.Uint32T
	}
	Enable struct {
		Val c.Uint32T
	}
	EnableW1ts struct {
		Val c.Uint32T
	}
	EnableW1tc struct {
		Val c.Uint32T
	}
	Status struct {
		Val c.Uint32T
	}
	StatusW1ts struct {
		Val c.Uint32T
	}
	StatusW1tc struct {
		Val c.Uint32T
	}
	InVal struct {
		Val c.Uint32T
	}
	Pin [18]struct {
		Val c.Uint32T
	}
	DebugSel struct {
		Val c.Uint32T
	}
	DigPadHold c.Uint32T
	HallSens   struct {
		Val c.Uint32T
	}
	SensorPads struct {
		Val c.Uint32T
	}
	AdcPad struct {
		Val c.Uint32T
	}
	PadDac [2]struct {
		Val c.Uint32T
	}
	Xtal32kPad struct {
		Val c.Uint32T
	}
	TouchCfg struct {
		Val c.Uint32T
	}
	TouchPad [10]struct {
		Val c.Uint32T
	}
	ExtWakeup0 struct {
		Val c.Uint32T
	}
	XtlExtCtr struct {
		Val c.Uint32T
	}
	SarI2cIo struct {
		Val c.Uint32T
	}
	Date struct {
		Val c.Uint32T
	}
}
type RtcIoDevT RtcIoDevS

type ImaxdivT struct {
	Quot c.IntmaxT
	Rem  c.IntmaxT
}
type SocResetReasonT c.Int

const (
	RESET_REASON_CHIP_POWER_ON   SocResetReasonT = 1
	RESET_REASON_CORE_SW         SocResetReasonT = 3
	RESET_REASON_CORE_DEEP_SLEEP SocResetReasonT = 5
	RESET_REASON_CORE_SDIO       SocResetReasonT = 6
	RESET_REASON_CORE_MWDT0      SocResetReasonT = 7
	RESET_REASON_CORE_MWDT1      SocResetReasonT = 8
	RESET_REASON_CORE_RTC_WDT    SocResetReasonT = 9
	RESET_REASON_CPU0_MWDT0      SocResetReasonT = 11
	RESET_REASON_CPU1_MWDT1      SocResetReasonT = 11
	RESET_REASON_CPU0_SW         SocResetReasonT = 12
	RESET_REASON_CPU1_SW         SocResetReasonT = 12
	RESET_REASON_CPU0_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_CPU1_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_CPU1_CPU0       SocResetReasonT = 14
	RESET_REASON_SYS_BROWN_OUT   SocResetReasonT = 15
	RESET_REASON_SYS_RTC_WDT     SocResetReasonT = 16
)

type EspLogLevelT c.Int

const (
	ESP_LOG_NONE    EspLogLevelT = 0
	ESP_LOG_ERROR   EspLogLevelT = 1
	ESP_LOG_WARN    EspLogLevelT = 2
	ESP_LOG_INFO    EspLogLevelT = 3
	ESP_LOG_DEBUG   EspLogLevelT = 4
	ESP_LOG_VERBOSE EspLogLevelT = 5
	ESP_LOG_MAX     EspLogLevelT = 6
)

// llgo:type C
type VprintfLikeT func(*c.Char, c.VaList) c.Int
type PeriphInterrputT c.Int

const (
	ETS_WIFI_MAC_INTR_SOURCE       PeriphInterrputT = 0
	ETS_WIFI_MAC_NMI_SOURCE        PeriphInterrputT = 1
	ETS_WIFI_BB_INTR_SOURCE        PeriphInterrputT = 2
	ETS_BT_MAC_INTR_SOURCE         PeriphInterrputT = 3
	ETS_BT_BB_INTR_SOURCE          PeriphInterrputT = 4
	ETS_BT_BB_NMI_SOURCE           PeriphInterrputT = 5
	ETS_RWBT_INTR_SOURCE           PeriphInterrputT = 6
	ETS_RWBLE_INTR_SOURCE          PeriphInterrputT = 7
	ETS_RWBT_NMI_SOURCE            PeriphInterrputT = 8
	ETS_RWBLE_NMI_SOURCE           PeriphInterrputT = 9
	ETS_SLC0_INTR_SOURCE           PeriphInterrputT = 10
	ETS_SLC1_INTR_SOURCE           PeriphInterrputT = 11
	ETS_UHCI0_INTR_SOURCE          PeriphInterrputT = 12
	ETS_UHCI1_INTR_SOURCE          PeriphInterrputT = 13
	ETS_TG0_T0_LEVEL_INTR_SOURCE   PeriphInterrputT = 14
	ETS_TG0_T1_LEVEL_INTR_SOURCE   PeriphInterrputT = 15
	ETS_TG0_WDT_LEVEL_INTR_SOURCE  PeriphInterrputT = 16
	ETS_TG0_LACT_LEVEL_INTR_SOURCE PeriphInterrputT = 17
	ETS_TG1_T0_LEVEL_INTR_SOURCE   PeriphInterrputT = 18
	ETS_TG1_T1_LEVEL_INTR_SOURCE   PeriphInterrputT = 19
	ETS_TG1_WDT_LEVEL_INTR_SOURCE  PeriphInterrputT = 20
	ETS_TG1_LACT_LEVEL_INTR_SOURCE PeriphInterrputT = 21
	ETS_GPIO_INTR_SOURCE           PeriphInterrputT = 22
	ETS_GPIO_NMI_SOURCE            PeriphInterrputT = 23
	ETS_FROM_CPU_INTR0_SOURCE      PeriphInterrputT = 24
	ETS_FROM_CPU_INTR1_SOURCE      PeriphInterrputT = 25
	ETS_FROM_CPU_INTR2_SOURCE      PeriphInterrputT = 26
	ETS_FROM_CPU_INTR3_SOURCE      PeriphInterrputT = 27
	ETS_SPI0_INTR_SOURCE           PeriphInterrputT = 28
	ETS_SPI1_INTR_SOURCE           PeriphInterrputT = 29
	ETS_SPI2_INTR_SOURCE           PeriphInterrputT = 30
	ETS_SPI3_INTR_SOURCE           PeriphInterrputT = 31
	ETS_I2S0_INTR_SOURCE           PeriphInterrputT = 32
	ETS_I2S1_INTR_SOURCE           PeriphInterrputT = 33
	ETS_UART0_INTR_SOURCE          PeriphInterrputT = 34
	ETS_UART1_INTR_SOURCE          PeriphInterrputT = 35
	ETS_UART2_INTR_SOURCE          PeriphInterrputT = 36
	ETS_SDIO_HOST_INTR_SOURCE      PeriphInterrputT = 37
	ETS_ETH_MAC_INTR_SOURCE        PeriphInterrputT = 38
	ETS_PWM0_INTR_SOURCE           PeriphInterrputT = 39
	ETS_PWM1_INTR_SOURCE           PeriphInterrputT = 40
	ETS_LEDC_INTR_SOURCE           PeriphInterrputT = 43
	ETS_EFUSE_INTR_SOURCE          PeriphInterrputT = 44
	ETS_TWAI_INTR_SOURCE           PeriphInterrputT = 45
	ETS_RTC_CORE_INTR_SOURCE       PeriphInterrputT = 46
	ETS_RMT_INTR_SOURCE            PeriphInterrputT = 47
	ETS_PCNT_INTR_SOURCE           PeriphInterrputT = 48
	ETS_I2C_EXT0_INTR_SOURCE       PeriphInterrputT = 49
	ETS_I2C_EXT1_INTR_SOURCE       PeriphInterrputT = 50
	ETS_RSA_INTR_SOURCE            PeriphInterrputT = 51
	ETS_SPI1_DMA_INTR_SOURCE       PeriphInterrputT = 52
	ETS_SPI2_DMA_INTR_SOURCE       PeriphInterrputT = 53
	ETS_SPI3_DMA_INTR_SOURCE       PeriphInterrputT = 54
	ETS_WDT_INTR_SOURCE            PeriphInterrputT = 55
	ETS_TIMER1_INTR_SOURCE         PeriphInterrputT = 56
	ETS_TIMER2_INTR_SOURCE         PeriphInterrputT = 57
	ETS_TG0_T0_EDGE_INTR_SOURCE    PeriphInterrputT = 58
	ETS_TG0_T1_EDGE_INTR_SOURCE    PeriphInterrputT = 59
	ETS_TG0_WDT_EDGE_INTR_SOURCE   PeriphInterrputT = 60
	ETS_TG0_LACT_EDGE_INTR_SOURCE  PeriphInterrputT = 61
	ETS_TG1_T0_EDGE_INTR_SOURCE    PeriphInterrputT = 62
	ETS_TG1_T1_EDGE_INTR_SOURCE    PeriphInterrputT = 63
	ETS_TG1_WDT_EDGE_INTR_SOURCE   PeriphInterrputT = 64
	ETS_TG1_LACT_EDGE_INTR_SOURCE  PeriphInterrputT = 65
	ETS_MMU_IA_INTR_SOURCE         PeriphInterrputT = 66
	ETS_MPU_IA_INTR_SOURCE         PeriphInterrputT = 67
	ETS_CACHE_IA_INTR_SOURCE       PeriphInterrputT = 68
	ETS_MAX_INTR_SOURCE            PeriphInterrputT = 69
)

type ClockOutChannel c.Int

const (
	CLKOUT_CHANNEL_1   ClockOutChannel = 0
	CLKOUT_CHANNEL_2   ClockOutChannel = 1
	CLKOUT_CHANNEL_3   ClockOutChannel = 2
	CLKOUT_CHANNEL_MAX ClockOutChannel = 3
)

type ClockOutChannelT ClockOutChannel

type UhciDevS struct {
	Conf0 struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	DmaOutStatus struct {
		Val c.Uint32T
	}
	DmaOutPush struct {
		Val c.Uint32T
	}
	DmaInStatus struct {
		Val c.Uint32T
	}
	DmaInPop struct {
		Val c.Uint32T
	}
	DmaOutLink struct {
		Val c.Uint32T
	}
	DmaInLink struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	State0              c.Uint32T
	State1              c.Uint32T
	DmaOutEofDesAddr    c.Uint32T
	DmaInSucEofDesAddr  c.Uint32T
	DmaInErrEofDesAddr  c.Uint32T
	DmaOutEofBfrDesAddr c.Uint32T
	AhbTest             struct {
		Val c.Uint32T
	}
	DmaInDscr     c.Uint32T
	DmaInDscrBf0  c.Uint32T
	DmaInDscrBf1  c.Uint32T
	DmaOutDscr    c.Uint32T
	DmaOutDscrBf0 c.Uint32T
	DmaOutDscrBf1 c.Uint32T
	EscapeConf    struct {
		Val c.Uint32T
	}
	HungConf struct {
		Val c.Uint32T
	}
	AckNum    c.Uint32T
	RxHead    c.Uint32T
	QuickSent struct {
		Val c.Uint32T
	}
	QData [7]struct {
		WData [2]c.Uint32T
	}
	EscConf0 struct {
		Val c.Uint32T
	}
	EscConf1 struct {
		Val c.Uint32T
	}
	EscConf2 struct {
		Val c.Uint32T
	}
	EscConf3 struct {
		Val c.Uint32T
	}
	PktThres struct {
		Val c.Uint32T
	}
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	ReservedF8 c.Uint32T
	Date       c.Uint32T
}
type UhciDevT UhciDevS
type PeriphModuleT c.Int

const (
	PERIPH_LEDC_MODULE           PeriphModuleT = 0
	PERIPH_UART0_MODULE          PeriphModuleT = 1
	PERIPH_UART1_MODULE          PeriphModuleT = 2
	PERIPH_UART2_MODULE          PeriphModuleT = 3
	PERIPH_I2C0_MODULE           PeriphModuleT = 4
	PERIPH_I2C1_MODULE           PeriphModuleT = 5
	PERIPH_I2S0_MODULE           PeriphModuleT = 6
	PERIPH_I2S1_MODULE           PeriphModuleT = 7
	PERIPH_TIMG0_MODULE          PeriphModuleT = 8
	PERIPH_TIMG1_MODULE          PeriphModuleT = 9
	PERIPH_PWM0_MODULE           PeriphModuleT = 10
	PERIPH_PWM1_MODULE           PeriphModuleT = 11
	PERIPH_UHCI0_MODULE          PeriphModuleT = 12
	PERIPH_UHCI1_MODULE          PeriphModuleT = 13
	PERIPH_RMT_MODULE            PeriphModuleT = 14
	PERIPH_PCNT_MODULE           PeriphModuleT = 15
	PERIPH_SPI_MODULE            PeriphModuleT = 16
	PERIPH_HSPI_MODULE           PeriphModuleT = 17
	PERIPH_VSPI_MODULE           PeriphModuleT = 18
	PERIPH_SPI_DMA_MODULE        PeriphModuleT = 19
	PERIPH_SDMMC_MODULE          PeriphModuleT = 20
	PERIPH_SDIO_SLAVE_MODULE     PeriphModuleT = 21
	PERIPH_TWAI_MODULE           PeriphModuleT = 22
	PERIPH_CAN_MODULE            PeriphModuleT = 22
	PERIPH_EMAC_MODULE           PeriphModuleT = 23
	PERIPH_RNG_MODULE            PeriphModuleT = 24
	PERIPH_WIFI_MODULE           PeriphModuleT = 25
	PERIPH_BT_MODULE             PeriphModuleT = 26
	PERIPH_WIFI_BT_COMMON_MODULE PeriphModuleT = 27
	PERIPH_BT_BASEBAND_MODULE    PeriphModuleT = 28
	PERIPH_BT_LC_MODULE          PeriphModuleT = 29
	PERIPH_AES_MODULE            PeriphModuleT = 30
	PERIPH_SHA_MODULE            PeriphModuleT = 31
	PERIPH_RSA_MODULE            PeriphModuleT = 32
	PERIPH_SARADC_MODULE         PeriphModuleT = 33
	PERIPH_MODULE_MAX            PeriphModuleT = 34
)

/** Type of blk0_rdata0 register */

type EfuseBlk0Rdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk0_rdata1 register */

type EfuseBlk0Rdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk0_rdata2 register */

type EfuseBlk0Rdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk0_rdata3 register */

type EfuseBlk0Rdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk0_rdata4 register */

type EfuseBlk0Rdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk0_rdata5 register */

type EfuseBlk0Rdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk0_rdata6 register */

type EfuseBlk0Rdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata0 register */

type EfuseBlk0Wdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata1 register */

type EfuseBlk0Wdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata2 register */

type EfuseBlk0Wdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata3 register */

type EfuseBlk0Wdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata4 register */

type EfuseBlk0Wdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata5 register */

type EfuseBlk0Wdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk0_wdata6 register */

type EfuseBlk0Wdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata0 register */

type EfuseBlk1Rdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata1 register */

type EfuseBlk1Rdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata2 register */

type EfuseBlk1Rdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata3 register */

type EfuseBlk1Rdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata4 register */

type EfuseBlk1Rdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata5 register */

type EfuseBlk1Rdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata6 register */

type EfuseBlk1Rdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk1_rdata7 register */

type EfuseBlk1Rdata7RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata0 register */

type EfuseBlk2Rdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata1 register */

type EfuseBlk2Rdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata2 register */

type EfuseBlk2Rdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata3 register */

type EfuseBlk2Rdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata4 register */

type EfuseBlk2Rdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata5 register */

type EfuseBlk2Rdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata6 register */

type EfuseBlk2Rdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk2_rdata7 register */

type EfuseBlk2Rdata7RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata0 register */

type EfuseBlk3Rdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata1 register */

type EfuseBlk3Rdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata2 register */

type EfuseBlk3Rdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata3 register */

type EfuseBlk3Rdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata4 register */

type EfuseBlk3Rdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata5 register */

type EfuseBlk3Rdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata6 register */

type EfuseBlk3Rdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk3_rdata7 register */

type EfuseBlk3Rdata7RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata0 register */

type EfuseBlk1Wdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata1 register */

type EfuseBlk1Wdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata2 register */

type EfuseBlk1Wdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata3 register */

type EfuseBlk1Wdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata4 register */

type EfuseBlk1Wdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata5 register */

type EfuseBlk1Wdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata6 register */

type EfuseBlk1Wdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk1_wdata7 register */

type EfuseBlk1Wdata7RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata0 register */

type EfuseBlk2Wdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata1 register */

type EfuseBlk2Wdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata2 register */

type EfuseBlk2Wdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata3 register */

type EfuseBlk2Wdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata4 register */

type EfuseBlk2Wdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata5 register */

type EfuseBlk2Wdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata6 register */

type EfuseBlk2Wdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk2_wdata7 register */

type EfuseBlk2Wdata7RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata0 register */

type EfuseBlk3Wdata0RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata1 register */

type EfuseBlk3Wdata1RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata2 register */

type EfuseBlk3Wdata2RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata3 register */

type EfuseBlk3Wdata3RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata4 register */

type EfuseBlk3Wdata4RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata5 register */

type EfuseBlk3Wdata5RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata6 register */

type EfuseBlk3Wdata6RegT struct {
	Val c.Uint32T
}

/** Type of blk3_wdata7 register */

type EfuseBlk3Wdata7RegT struct {
	Val c.Uint32T
}

/** Type of clk register */

type EfuseClkRegT struct {
	Val c.Uint32T
}

/** Type of conf register */

type EfuseConfRegT struct {
	Val c.Uint32T
}

/** Type of status register */

type EfuseStatusRegT struct {
	Val c.Uint32T
}

/** Type of cmd register */

type EfuseCmdRegT struct {
	Val c.Uint32T
}

/** Type of int_raw register */

type EfuseIntRawRegT struct {
	Val c.Uint32T
}

/** Type of int_st register */

type EfuseIntStRegT struct {
	Val c.Uint32T
}

/** Type of int_ena register */

type EfuseIntEnaRegT struct {
	Val c.Uint32T
}

/** Type of int_clr register */

type EfuseIntClrRegT struct {
	Val c.Uint32T
}

/** Type of dac_conf register */

type EfuseDacConfRegT struct {
	Val c.Uint32T
}

/** Type of dec_status register */

type EfuseDecStatusRegT struct {
	Val c.Uint32T
}

/** Type of date register */

type EfuseDateRegT struct {
	Val c.Uint32T
}

type EfuseDevT struct {
	Blk0Rdata0  EfuseBlk0Rdata0RegT
	Blk0Rdata1  EfuseBlk0Rdata1RegT
	Blk0Rdata2  EfuseBlk0Rdata2RegT
	Blk0Rdata3  EfuseBlk0Rdata3RegT
	Blk0Rdata4  EfuseBlk0Rdata4RegT
	Blk0Rdata5  EfuseBlk0Rdata5RegT
	Blk0Rdata6  EfuseBlk0Rdata6RegT
	Blk0Wdata0  EfuseBlk0Wdata0RegT
	Blk0Wdata1  EfuseBlk0Wdata1RegT
	Blk0Wdata2  EfuseBlk0Wdata2RegT
	Blk0Wdata3  EfuseBlk0Wdata3RegT
	Blk0Wdata4  EfuseBlk0Wdata4RegT
	Blk0Wdata5  EfuseBlk0Wdata5RegT
	Blk0Wdata6  EfuseBlk0Wdata6RegT
	Blk1Rdata0  EfuseBlk1Rdata0RegT
	Blk1Rdata1  EfuseBlk1Rdata1RegT
	Blk1Rdata2  EfuseBlk1Rdata2RegT
	Blk1Rdata3  EfuseBlk1Rdata3RegT
	Blk1Rdata4  EfuseBlk1Rdata4RegT
	Blk1Rdata5  EfuseBlk1Rdata5RegT
	Blk1Rdata6  EfuseBlk1Rdata6RegT
	Blk1Rdata7  EfuseBlk1Rdata7RegT
	Blk2Rdata0  EfuseBlk2Rdata0RegT
	Blk2Rdata1  EfuseBlk2Rdata1RegT
	Blk2Rdata2  EfuseBlk2Rdata2RegT
	Blk2Rdata3  EfuseBlk2Rdata3RegT
	Blk2Rdata4  EfuseBlk2Rdata4RegT
	Blk2Rdata5  EfuseBlk2Rdata5RegT
	Blk2Rdata6  EfuseBlk2Rdata6RegT
	Blk2Rdata7  EfuseBlk2Rdata7RegT
	Blk3Rdata0  EfuseBlk3Rdata0RegT
	Blk3Rdata1  EfuseBlk3Rdata1RegT
	Blk3Rdata2  EfuseBlk3Rdata2RegT
	Blk3Rdata3  EfuseBlk3Rdata3RegT
	Blk3Rdata4  EfuseBlk3Rdata4RegT
	Blk3Rdata5  EfuseBlk3Rdata5RegT
	Blk3Rdata6  EfuseBlk3Rdata6RegT
	Blk3Rdata7  EfuseBlk3Rdata7RegT
	Blk1Wdata0  EfuseBlk1Wdata0RegT
	Blk1Wdata1  EfuseBlk1Wdata1RegT
	Blk1Wdata2  EfuseBlk1Wdata2RegT
	Blk1Wdata3  EfuseBlk1Wdata3RegT
	Blk1Wdata4  EfuseBlk1Wdata4RegT
	Blk1Wdata5  EfuseBlk1Wdata5RegT
	Blk1Wdata6  EfuseBlk1Wdata6RegT
	Blk1Wdata7  EfuseBlk1Wdata7RegT
	Blk2Wdata0  EfuseBlk2Wdata0RegT
	Blk2Wdata1  EfuseBlk2Wdata1RegT
	Blk2Wdata2  EfuseBlk2Wdata2RegT
	Blk2Wdata3  EfuseBlk2Wdata3RegT
	Blk2Wdata4  EfuseBlk2Wdata4RegT
	Blk2Wdata5  EfuseBlk2Wdata5RegT
	Blk2Wdata6  EfuseBlk2Wdata6RegT
	Blk2Wdata7  EfuseBlk2Wdata7RegT
	Blk3Wdata0  EfuseBlk3Wdata0RegT
	Blk3Wdata1  EfuseBlk3Wdata1RegT
	Blk3Wdata2  EfuseBlk3Wdata2RegT
	Blk3Wdata3  EfuseBlk3Wdata3RegT
	Blk3Wdata4  EfuseBlk3Wdata4RegT
	Blk3Wdata5  EfuseBlk3Wdata5RegT
	Blk3Wdata6  EfuseBlk3Wdata6RegT
	Blk3Wdata7  EfuseBlk3Wdata7RegT
	Clk         EfuseClkRegT
	Conf        EfuseConfRegT
	Status      EfuseStatusRegT
	Cmd         EfuseCmdRegT
	IntRaw      EfuseIntRawRegT
	IntSt       EfuseIntStRegT
	IntEna      EfuseIntEnaRegT
	IntClr      EfuseIntClrRegT
	DacConf     EfuseDacConfRegT
	DecStatus   EfuseDecStatusRegT
	Reserved120 [55]c.Uint32T
	Date        EfuseDateRegT
}

// llgo:type C
type XtHalVoidFunc func()

/*
 * This structure is used to represent each MPU entry (both foreground and
 * background). The internal representation of the structure is subject to
 * change, so it should only be accessed by the XTHAL_MPU_ENTRY_... macros
 * below.
 */

type XthalMPUEntry struct {
	As c.Uint32T
	At c.Uint32T
}

/*
 *  Kernel vector mode exception stack frame.
 *
 *  NOTE:  due to the limited range of addi used in the current
 *  kernel exception vector, and the fact that historically
 *  the vector is limited to 12 bytes, the size of this
 *  stack frame is limited to 128 bytes (currently at 64).
 */

type KernelFrame struct {
	Pc     c.Long
	Ps     c.Long
	Areg   [4]c.Long
	Sar    c.Long
	Lcount c.Long
	Lbeg   c.Long
	Lend   c.Long
	Acclo  c.Long
	Acchi  c.Long
	Mr     [4]c.Long
}

/*
 *  User vector mode exception stack frame:
 *
 *  WARNING:  if you modify this structure, you MUST modify the
 *  computation of the pad size (ALIGNPAD) accordingly.
 */

type UserFrame struct {
	Pc       c.Long
	Ps       c.Long
	Sar      c.Long
	Vpri     c.Long
	A2       c.Long
	A3       c.Long
	A4       c.Long
	A5       c.Long
	Exccause c.Long
	Lcount   c.Long
	Lbeg     c.Long
	Lend     c.Long
	Acclo    c.Long
	Acchi    c.Long
	Mr       [4]c.Long
	Pad      [2]c.Long
}

/*
 *  Save area for saving entire core state, such as across Power Shut-Off (PSO).
 */

type XtosCoreState struct {
	Signature       c.Long
	RestoreLabel    c.Long
	AftersaveLabel  c.Long
	Areg            [64]c.Long
	CallerRegs      [16]c.Long
	CallerRegsSaved c.Long
	Windowbase      c.Long
	Windowstart     c.Long
	Sar             c.Long
	Epc1            c.Long
	Ps              c.Long
	Excsave1        c.Long
	Depc            c.Long
	Epc             [6]c.Long
	Eps             [6]c.Long
	Excsave         [6]c.Long
	Lcount          c.Long
	Lbeg            c.Long
	Lend            c.Long
	Vecbase         c.Long
	Atomctl         c.Long
	Memctl          c.Long
	Ccount          c.Long
	Ccompare        [3]c.Long
	Intenable       c.Long
	Interrupt       c.Long
	Icount          c.Long
	Icountlevel     c.Long
	Debugcause      c.Long
	Dbreakc         [2]c.Long
	Dbreaka         [2]c.Long
	Ibreaka         [2]c.Long
	Ibreakenable    c.Long
	Misc            [4]c.Long
	Cpenable        c.Long
	Tlbs            [16]c.Long
	Ncp             [48]c.Char
	Cp0             [72]c.Char
}

// llgo:type C
type X_xtosHandlerFunc func()
type X_xtosHandler *X_xtosHandlerFunc

type EmacDmaDevS struct {
	Dmabusmode struct {
		Val c.Uint32T
	}
	Dmatxpolldemand c.Uint32T
	Dmarxpolldemand c.Uint32T
	Dmarxbaseaddr   c.Uint32T
	Dmatxbaseaddr   c.Uint32T
	Dmastatus       struct {
		Val c.Uint32T
	}
	DmaoperationMode struct {
		Val c.Uint32T
	}
	DmainEn struct {
		Val c.Uint32T
	}
	Dmamissedfr struct {
		Val c.Uint32T
	}
	Dmarintwdtimer struct {
		Val c.Uint32T
	}
	Reserved28       c.Uint32T
	Reserved2c       c.Uint32T
	Reserved30       c.Uint32T
	Reserved34       c.Uint32T
	Reserved38       c.Uint32T
	Reserved3c       c.Uint32T
	Reserved40       c.Uint32T
	Reserved44       c.Uint32T
	Dmatxcurrdesc    c.Uint32T
	Dmarxcurrdesc    c.Uint32T
	DmatxcurraddrBuf c.Uint32T
	DmarxcurraddrBuf c.Uint32T
}
type EmacDmaDevT EmacDmaDevS

type EmacMacDevS struct {
	Gmacconfig struct {
		Val c.Uint32T
	}
	Gmacff struct {
		Val c.Uint32T
	}
	Reserved1008 c.Uint32T
	Reserved100c c.Uint32T
	Emacgmiiaddr struct {
		Val c.Uint32T
	}
	Emacmiidata struct {
		Val c.Uint32T
	}
	Gmacfc struct {
		Val c.Uint32T
	}
	Reserved101c c.Uint32T
	Reserved1020 c.Uint32T
	Emacdebug    struct {
		Val c.Uint32T
	}
	PmtRwuffr c.Uint32T
	PmtCsr    struct {
		Val c.Uint32T
	}
	GmaclpiCrs struct {
		Val c.Uint32T
	}
	Gmaclpitimerscontrol struct {
		Val c.Uint32T
	}
	Emacints struct {
		Val c.Uint32T
	}
	Emacintmask struct {
		Val c.Uint32T
	}
	Emacaddr0high struct {
		Val c.Uint32T
	}
	Emacaddr0low  c.Uint32T
	Emacaddr1high struct {
		Val c.Uint32T
	}
	Emacaddr1low  c.Uint32T
	Emacaddr2high struct {
		Val c.Uint32T
	}
	Emacaddr2low  c.Uint32T
	Emacaddr3high struct {
		Val c.Uint32T
	}
	Emacaddr3low  c.Uint32T
	Emacaddr4high struct {
		Val c.Uint32T
	}
	Emacaddr4low  c.Uint32T
	Emacaddr5high struct {
		Val c.Uint32T
	}
	Emacaddr5low  c.Uint32T
	Emacaddr6high struct {
		Val c.Uint32T
	}
	Emacaddr6low  c.Uint32T
	Emacaddr7high struct {
		Val c.Uint32T
	}
	Emacaddr7low c.Uint32T
	Reserved1080 c.Uint32T
	Reserved1084 c.Uint32T
	Reserved1088 c.Uint32T
	Reserved108c c.Uint32T
	Reserved1090 c.Uint32T
	Reserved1094 c.Uint32T
	Reserved1098 c.Uint32T
	Reserved109c c.Uint32T
	Reserved10a0 c.Uint32T
	Reserved10a4 c.Uint32T
	Reserved10a8 c.Uint32T
	Reserved10ac c.Uint32T
	Reserved10b0 c.Uint32T
	Reserved10b4 c.Uint32T
	Reserved10b8 c.Uint32T
	Reserved10bc c.Uint32T
	Reserved10c0 c.Uint32T
	Reserved10c4 c.Uint32T
	Reserved10c8 c.Uint32T
	Reserved10cc c.Uint32T
	Reserved10d0 c.Uint32T
	Reserved10d4 c.Uint32T
	Emaccstatus  struct {
		Val c.Uint32T
	}
	Emacwdogto struct {
		Val c.Uint32T
	}
}
type EmacMacDevT EmacMacDevS

type EmacExtDevS struct {
	ExClkoutConf struct {
		Val c.Uint32T
	}
	ExOscclkConf struct {
		Val c.Uint32T
	}
	ExClkCtrl struct {
		Val c.Uint32T
	}
	ExPhyinfConf struct {
		Val c.Uint32T
	}
	PdSel struct {
		Val c.Uint32T
	}
	Reserved14 c.Uint32T
	Reserved18 c.Uint32T
	Reserved1c c.Uint32T
	Reserved20 c.Uint32T
	Reserved24 c.Uint32T
	Reserved28 c.Uint32T
	Reserved2c c.Uint32T
	Reserved30 c.Uint32T
	Reserved34 c.Uint32T
	Reserved38 c.Uint32T
	Reserved3c c.Uint32T
	Reserved40 c.Uint32T
	Reserved44 c.Uint32T
	Reserved48 c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	Reserved80 c.Uint32T
	Reserved84 c.Uint32T
	Reserved88 c.Uint32T
	Reserved8c c.Uint32T
	Reserved90 c.Uint32T
	Reserved94 c.Uint32T
	Reserved98 c.Uint32T
	Reserved9c c.Uint32T
	ReservedA0 c.Uint32T
	ReservedA4 c.Uint32T
	ReservedA8 c.Uint32T
	ReservedAc c.Uint32T
	ReservedB0 c.Uint32T
	ReservedB4 c.Uint32T
	ReservedB8 c.Uint32T
	ReservedBc c.Uint32T
	ReservedC0 c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	ReservedF8 c.Uint32T
	ExDate     c.Uint32T
}
type EmacExtDevT EmacExtDevS

type LedcDevS struct {
	ChannelGroup [2]struct {
		Channel [8]struct {
			Conf0 struct {
				Val c.Uint32T
			}
			Hpoint struct {
				Val c.Uint32T
			}
			Duty struct {
				Val c.Uint32T
			}
			Conf1 struct {
				Val c.Uint32T
			}
			DutyRd struct {
				Val c.Uint32T
			}
		}
	}
	TimerGroup [2]struct {
		Timer [4]struct {
			Conf struct {
				Val c.Uint32T
			}
			Value struct {
				Val c.Uint32T
			}
		}
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Conf struct {
		Val c.Uint32T
	}
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Date        c.Uint32T
}
type LedcDevT LedcDevS

/*
Stores a bunch of per-ledc-peripheral data.
*/
type LedcSignalConnT struct {
	SigOut0Idx c.Uint8T
}

/** Group: Prescaler configuration */
/** Type of clk_cfg register
 *  PWM clock prescaler register.
 */

type McpwmClkCfgRegT struct {
	Val c.Uint32T
}

/** Group: MCPWM Timer Configuration and status */
/** Type of timer_cfg0 register
 *  PWM timer period and update method configuration register.
 */

type McpwmTimerCfg0RegT struct {
	Val c.Uint32T
}

/** Type of timer_cfg1 register
 *  PWM timer working mode and start/stop control configuration register.
 */

type McpwmTimerCfg1RegT struct {
	Val c.Uint32T
}

/** Type of timer_sync register
 *  PWM timer sync function configuration register.
 */

type McpwmTimerSyncRegT struct {
	Val c.Uint32T
}

/** Type of timer_status register
 *  PWM timer status register.
 */

type McpwmTimerStatusRegT struct {
	Val c.Uint32T
}

/** Group: Common configuration for MCPWM timers */
/** Type of timer_synci_cfg register
 *  Synchronization input selection for three PWM timers.
 */

type McpwmTimerSynciCfgRegT struct {
	Val c.Uint32T
}

/** Type of operator_timersel register
 *  Select specific timer for PWM operators.
 */

type McpwmOperatorTimerselRegT struct {
	Val c.Uint32T
}

/** Group: MCPWM Operator Configuration and Status */
/** Type of gen_stmp_cfg register
 *  Transfer status and update method for time stamp registers A and B
 */

type McpwmGenStmpCfgRegT struct {
	Val c.Uint32T
}

/** Type of gen_tstmp register
 *  PWM generator shadow register for timer stamp
 */

type McpwmGenTstmpRegT struct {
	Val c.Uint32T
}

/** Type of gen_cfg0 register
 *  PWM generator event T0 and T1 handling
 */

type McpwmGenCfg0RegT struct {
	Val c.Uint32T
}

/** Type of gen_force register
 *  Permissives to force PWM0A and PWM0B outputs by software
 */

type McpwmGenForceRegT struct {
	Val c.Uint32T
}

/** Type of generator register
 *  Actions triggered by events on PWM0A
 */

type McpwmGenRegT struct {
	Val c.Uint32T
}

/** Type of dt_cfg register
 *  PWM generator dead time type selection and configuration
 */

type McpwmDtCfgRegT struct {
	Val c.Uint32T
}

/** Type of dt_fed_cfg register
 *  PWM generator shadow register for falling edge delay (FED).
 */

type McpwmDtFedCfgRegT struct {
	Val c.Uint32T
}

/** Type of dt_red_cfg register
 *  PWM generator shadow register for rising edge delay (RED).
 */

type McpwmDtRedCfgRegT struct {
	Val c.Uint32T
}

/** Type of carrier_cfg register
 *  PWM generator carrier enable and configuration
 */

type McpwmCarrierCfgRegT struct {
	Val c.Uint32T
}

/** Type of fh_cfg0 register
 *  Actions on PWM0A and PWM0B trip events
 */

type McpwmFhCfg0RegT struct {
	Val c.Uint32T
}

/** Type of fh_cfg1 register
 *  Software triggers for fault handler actions
 */

type McpwmFhCfg1RegT struct {
	Val c.Uint32T
}

/** Type of fh_status register
 *  Status of fault events.
 */

type McpwmFhStatusRegT struct {
	Val c.Uint32T
}

/** Group: Fault Detection Configuration and Status */
/** Type of fault_detect register
 *  Fault detection configuration and status
 */

type McpwmFaultDetectRegT struct {
	Val c.Uint32T
}

/** Group: Capture Configuration and Status */
/** Type of cap_timer_cfg register
 *  Configure capture timer
 */

type McpwmCapTimerCfgRegT struct {
	Val c.Uint32T
}

/** Type of cap_timer_phase register
 *  Phase for capture timer sync
 */

type McpwmCapTimerPhaseRegT struct {
	Val c.Uint32T
}

/** Type of cap_chn_cfg register
 *  Capture channel 0 configuration and enable
 */

type McpwmCapChnCfgRegT struct {
	Val c.Uint32T
}

/** Type of cap_chn register
 *  chn capture value status register
 */

type McpwmCapChnRegT struct {
	Val c.Uint32T
}

/** Type of cap_status register
 *  Edge of last capture trigger
 */

type McpwmCapStatusRegT struct {
	Val c.Uint32T
}

/** Group: Enable update of active registers */
/** Type of update_cfg register
 *  Enable update.
 */

type McpwmUpdateCfgRegT struct {
	Val c.Uint32T
}

/** Group: Manage Interrupts */
/** Type of int_ena register
 *  Interrupt enable bits
 */

type McpwmIntEnaRegT struct {
	Val c.Uint32T
}

/** Type of int_raw register
 *  Raw interrupt status
 */

type McpwmIntRawRegT struct {
	Val c.Uint32T
}

/** Type of int_st register
 *  Masked interrupt status
 */

type McpwmIntStRegT struct {
	Val c.Uint32T
}

/** Type of int_clr register
 *  Interrupt clear bits
 */

type McpwmIntClrRegT struct {
	Val c.Uint32T
}

/** Group: MCMCPWM APB configuration register */
/** Type of clk register
 *  MCPWM APB configuration register
 */

type McpwmClkRegT struct {
	Val c.Uint32T
}

/** Group: Version Register */
/** Type of version register
 *  Version register.
 */

type McpwmVersionRegT struct {
	Val c.Uint32T
}

type McpwmTimerRegsT struct {
	TimerCfg0   McpwmTimerCfg0RegT
	TimerCfg1   McpwmTimerCfg1RegT
	TimerSync   McpwmTimerSyncRegT
	TimerStatus McpwmTimerStatusRegT
}

type McpwmOperatorRegT struct {
	GenStmpCfg McpwmGenStmpCfgRegT
	Timestamp  [2]McpwmGenTstmpRegT
	GenCfg0    McpwmGenCfg0RegT
	GenForce   McpwmGenForceRegT
	Generator  [2]McpwmGenRegT
	DtCfg      McpwmDtCfgRegT
	DtFedCfg   McpwmDtFedCfgRegT
	DtRedCfg   McpwmDtRedCfgRegT
	CarrierCfg McpwmCarrierCfgRegT
	FhCfg0     McpwmFhCfg0RegT
	FhCfg1     McpwmFhCfg1RegT
	FhStatus   McpwmFhStatusRegT
}

type UartDevS struct {
	Fifo struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	ClkDiv struct {
		Val c.Uint32T
	}
	AutoBaud struct {
		Val c.Uint32T
	}
	Status struct {
		Val c.Uint32T
	}
	Conf0 struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	Lowpulse struct {
		Val c.Uint32T
	}
	Highpulse struct {
		Val c.Uint32T
	}
	RxdCnt struct {
		Val c.Uint32T
	}
	FlowConf struct {
		Val c.Uint32T
	}
	SleepConf struct {
		Val c.Uint32T
	}
	SwfcConf struct {
		Val c.Uint32T
	}
	IdleConf struct {
		Val c.Uint32T
	}
	Rs485Conf struct {
		Val c.Uint32T
	}
	AtCmdPrecnt struct {
		Val c.Uint32T
	}
	AtCmdPostcnt struct {
		Val c.Uint32T
	}
	AtCmdGaptout struct {
		Val c.Uint32T
	}
	AtCmdChar struct {
		Val c.Uint32T
	}
	MemConf struct {
		Val c.Uint32T
	}
	MemTxStatus struct {
		Val c.Uint32T
	}
	MemRxStatus struct {
		Val c.Uint32T
	}
	MemCntStatus struct {
		Val c.Uint32T
	}
	Pospulse struct {
		Val c.Uint32T
	}
	Negpulse struct {
		Val c.Uint32T
	}
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Date       c.Uint32T
	Id         c.Uint32T
}
type UartDevT UartDevS

type SdmmcDescS struct {
	Buffer1Ptr c.Pointer
}
type SdmmcDescT SdmmcDescS

type SdmmcHwCmdS struct {
	CmdIndex         c.Uint32T
	ResponseExpect   c.Uint32T
	ResponseLong     c.Uint32T
	CheckResponseCrc c.Uint32T
	DataExpected     c.Uint32T
	Rw               c.Uint32T
	StreamMode       c.Uint32T
	SendAutoStop     c.Uint32T
	WaitComplete     c.Uint32T
	StopAbortCmd     c.Uint32T
	SendInit         c.Uint32T
	CardNum          c.Uint32T
	UpdateClkReg     c.Uint32T
	ReadCeata        c.Uint32T
	CcsExpected      c.Uint32T
	EnableBoot       c.Uint32T
	ExpectBootAck    c.Uint32T
	DisableBoot      c.Uint32T
	BootMode         c.Uint32T
	VoltSwitch       c.Uint32T
	UseHoldReg       c.Uint32T
	Reserved         c.Uint32T
	StartCommand     c.Uint32T
}
type SdmmcHwCmdT SdmmcHwCmdS

/** Group: Configuration and Control Register */
/** Type of txconfig register
 *  Timer x configuration register
 */

type TimgTxconfigRegT struct {
	Val c.Uint32T
}

/** Type of txlo register
 *  Timer x current value, low 32 bits
 */

type TimgTxloRegT struct {
	Val c.Uint32T
}

/** Type of txhi register
 *  Timer x current value, high 32 bits
 */

type TimgTxhiRegT struct {
	Val c.Uint32T
}

/** Type of txupdate register
 *  Write to copy current timer value to TIMGn_Tx_(LO/HI)_REG
 */

type TimgTxupdateRegT struct {
	Val c.Uint32T
}

/** Type of txalarmlo register
 *  Timer x alarm value, low 32 bits
 */

type TimgTxalarmloRegT struct {
	Val c.Uint32T
}

/** Type of txalarmhi register
 *  Timer x alarm value, high bits
 */

type TimgTxalarmhiRegT struct {
	Val c.Uint32T
}

/** Type of txloadlo register
 *  Timer x reload value, low 32 bits
 */

type TimgTxloadloRegT struct {
	Val c.Uint32T
}

/** Type of txloadhi register
 *  Timer x reload value, high 32 bits
 */

type TimgTxloadhiRegT struct {
	Val c.Uint32T
}

/** Type of txload register
 *  Write to reload timer from TIMG_T0_(LOADLOLOADHI)_REG
 */

type TimgTxloadRegT struct {
	Val c.Uint32T
}

/** Group: Configuration and Control Register for WDT */
/** Type of wdtconfig0 register
 *  Watchdog timer configuration register
 */

type TimgWdtconfig0RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig1 register
 *  Watchdog timer prescaler register
 */

type TimgWdtconfig1RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig2 register
 *  Watchdog timer stage 0 timeout value
 */

type TimgWdtconfig2RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig3 register
 *  Watchdog timer stage 1 timeout value
 */

type TimgWdtconfig3RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig4 register
 *  Watchdog timer stage 2 timeout value
 */

type TimgWdtconfig4RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig5 register
 *  Watchdog timer stage 3 timeout value
 */

type TimgWdtconfig5RegT struct {
	Val c.Uint32T
}

/** Type of wdtfeed register
 *  Write to feed the watchdog timer
 */

type TimgWdtfeedRegT struct {
	Val c.Uint32T
}

/** Type of wdtwprotect register
 *  Watchdog write protect register
 */

type TimgWdtwprotectRegT struct {
	Val c.Uint32T
}

/** Group: Configuration and Control Register for RTC CALI */
/** Type of rtccalicfg register
 *  RTC calibration configuration register
 */

type TimgRtccalicfgRegT struct {
	Val c.Uint32T
}

/** Type of rtccalicfg1 register
 *  RTC calibration configuration1 register
 */

type TimgRtccalicfg1RegT struct {
	Val c.Uint32T
}

/** Group: Configuration and Control Register for LACT */
/** Type of lactconfig register
 *  LACT configuration register
 */

type TimgLactconfigRegT struct {
	Val c.Uint32T
}

/** Type of lactrtc register
 *  LACT RTC register
 */

type TimgLactrtcRegT struct {
	Val c.Uint32T
}

/** Type of lactlo register
 *  LACT low register
 */

type TimgLactloRegT struct {
	Val c.Uint32T
}

/** Type of lacthi register
 *  LACT high register
 */

type TimgLacthiRegT struct {
	Val c.Uint32T
}

/** Type of lactupdate register
 *  LACT update register
 */

type TimgLactupdateRegT struct {
	Val c.Uint32T
}

/** Type of lactalarmlo register
 *  LACT alarm low register
 */

type TimgLactalarmloRegT struct {
	Val c.Uint32T
}

/** Type of lactalarmhi register
 *  LACT alarm high register
 */

type TimgLactalarmhiRegT struct {
	Val c.Uint32T
}

/** Type of lactloadlo register
 *  LACT load low register
 */

type TimgLactloadloRegT struct {
	Val c.Uint32T
}

/** Type of lactloadhi register
 *  Timer LACT load high register
 */

type TimgLactloadhiRegT struct {
	Val c.Uint32T
}

/** Type of lactload register
 *  Timer LACT load register
 */

type TimgLactloadRegT struct {
	Val c.Uint32T
}

/** Group: Interrupt Register */
/** Type of int_ena_timers register
 *  Interrupt enable bits
 */

type TimgIntEnaTimersRegT struct {
	Val c.Uint32T
}

/** Type of int_raw_timers register
 *  Raw interrupt status
 */

type TimgIntRawTimersRegT struct {
	Val c.Uint32T
}

/** Type of int_st_timers register
 *  Masked interrupt status
 */

type TimgIntStTimersRegT struct {
	Val c.Uint32T
}

/** Type of int_clr_timers register
 *  Interrupt clear bits
 */

type TimgIntClrTimersRegT struct {
	Val c.Uint32T
}

/** Group: Version Register */
/** Type of timers_date register
 *  Version control register
 */

type TimgTimersDateRegT struct {
	Val c.Uint32T
}

/** Group: Configuration Register */
/** Type of regclk register
 *  Timer group clock gate register
 */

type TimgRegclkRegT struct {
	Val c.Uint32T
}

type TimgHwtimerRegT struct {
	Config  TimgTxconfigRegT
	Lo      TimgTxloRegT
	Hi      TimgTxhiRegT
	Update  TimgTxupdateRegT
	Alarmlo TimgTxalarmloRegT
	Alarmhi TimgTxalarmhiRegT
	Loadlo  TimgTxloadloRegT
	Loadhi  TimgTxloadhiRegT
	Load    TimgTxloadRegT
}

type TwaiControllerSignalConnT struct {
	Controllers [1]struct {
		Module     PeriphModuleT
		IrqId      c.Int
		TxSig      c.Int
		RxSig      c.Int
		ClkOutSig  c.Int
		BusOffSig  c.Int
		StandBySig c.Int
	}
}

/* The TWAI peripheral's registers are 8bits, however the ESP32 can only access
 * peripheral registers every 32bits. Therefore each TWAI register is mapped to
 * the least significant byte of every 32bits.
 */

type TwaiDevS struct {
	ModeReg struct {
		Val c.Uint32T
	}
	CommandReg struct {
		Val c.Uint32T
	}
	StatusReg struct {
		Val c.Uint32T
	}
	InterruptReg struct {
		Val c.Uint32T
	}
	InterruptEnableReg struct {
		Val c.Uint32T
	}
	Reserved14    c.Uint32T
	BusTiming0Reg struct {
		Val c.Uint32T
	}
	BusTiming1Reg struct {
		Val c.Uint32T
	}
	Reserved20               c.Uint32T
	Reserved24               c.Uint32T
	Reserved28               c.Uint32T
	ArbitrationLostCaptueReg struct {
		Val c.Uint32T
	}
	ErrorCodeCaptureReg struct {
		Val c.Uint32T
	}
	ErrorWarningLimitReg struct {
		Val c.Uint32T
	}
	RxErrorCounterReg struct {
		Val c.Uint32T
	}
	TxErrorCounterReg struct {
		Val c.Uint32T
	}
	RxMessageCounterReg struct {
		Val c.Uint32T
	}
	Reserved78      c.Uint32T
	ClockDividerReg struct {
		Val c.Uint32T
	}
}
type TwaiDevT TwaiDevS

/**
 * @brief Pin function information for a single RTCIO pad's.
 *
 * This is an internal function of the driver, and is not usually useful
 * for external use.
 */

type RtcIoDescT struct {
	Reg       c.Uint32T
	Mux       c.Uint32T
	Func      c.Uint32T
	Ie        c.Uint32T
	Pullup    c.Uint32T
	Pulldown  c.Uint32T
	Slpsel    c.Uint32T
	Slpie     c.Uint32T
	Slpoe     c.Uint32T
	Hold      c.Uint32T
	HoldForce c.Uint32T
	DrvV      c.Uint32T
	DrvS      c.Uint32T
	RtcNum    c.Int
}

type I2sDevS struct {
	FifoWr c.Uint32T
	FifoRd c.Uint32T
	Conf   struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Timing struct {
		Val c.Uint32T
	}
	FifoConf struct {
		Val c.Uint32T
	}
	RxEofNum       c.Uint32T
	ConfSingleData c.Uint32T
	ConfChan       struct {
		Val c.Uint32T
	}
	OutLink struct {
		Val c.Uint32T
	}
	InLink struct {
		Val c.Uint32T
	}
	OutEofDesAddr    c.Uint32T
	InEofDesAddr     c.Uint32T
	OutEofBfrDesAddr c.Uint32T
	AhbTest          struct {
		Val c.Uint32T
	}
	InLinkDscr     c.Uint32T
	InLinkDscrBf0  c.Uint32T
	InLinkDscrBf1  c.Uint32T
	OutLinkDscr    c.Uint32T
	OutLinkDscrBf0 c.Uint32T
	OutLinkDscrBf1 c.Uint32T
	LcConf         struct {
		Val c.Uint32T
	}
	OutFifoPush struct {
		Val c.Uint32T
	}
	InFifoPop struct {
		Val c.Uint32T
	}
	LcState0   c.Uint32T
	LcState1   c.Uint32T
	LcHungConf struct {
		Val c.Uint32T
	}
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	CvsdConf0  struct {
		Val c.Uint32T
	}
	CvsdConf1 struct {
		Val c.Uint32T
	}
	CvsdConf2 struct {
		Val c.Uint32T
	}
	PlcConf0 struct {
		Val c.Uint32T
	}
	PlcConf1 struct {
		Val c.Uint32T
	}
	PlcConf2 struct {
		Val c.Uint32T
	}
	EscoConf0 struct {
		Val c.Uint32T
	}
	ScoConf0 struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	PdConf struct {
		Val c.Uint32T
	}
	Conf2 struct {
		Val c.Uint32T
	}
	ClkmConf struct {
		Val c.Uint32T
	}
	SampleRateConf struct {
		Val c.Uint32T
	}
	PdmConf struct {
		Val c.Uint32T
	}
	PdmFreqConf struct {
		Val c.Uint32T
	}
	State struct {
		Val c.Uint32T
	}
	ReservedC0 c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	ReservedF8 c.Uint32T
	Date       c.Uint32T
}
type I2sDevT I2sDevS

/*
Stores a bunch of per-I2S-peripheral data.
*/
type I2sSignalConnT struct {
	MckOutSig c.Uint8T
	MckInSig  c.Uint8T
	MTxBckSig c.Uint8T
	MRxBckSig c.Uint8T
	MTxWsSig  c.Uint8T
	MRxWsSig  c.Uint8T
	STxBckSig c.Uint8T
	SRxBckSig c.Uint8T
	STxWsSig  c.Uint8T
	SRxWsSig  c.Uint8T
	Irq       c.Uint8T
}

type GpioDevS struct {
	BtSelect c.Uint32T
	Out      c.Uint32T
	OutW1ts  c.Uint32T
	OutW1tc  c.Uint32T
	Out1     struct {
		Val c.Uint32T
	}
	Out1W1ts struct {
		Val c.Uint32T
	}
	Out1W1tc struct {
		Val c.Uint32T
	}
	SdioSelect struct {
		Val c.Uint32T
	}
	Enable     c.Uint32T
	EnableW1ts c.Uint32T
	EnableW1tc c.Uint32T
	Enable1    struct {
		Val c.Uint32T
	}
	Enable1W1ts struct {
		Val c.Uint32T
	}
	Enable1W1tc struct {
		Val c.Uint32T
	}
	Strap struct {
		Val c.Uint32T
	}
	In  c.Uint32T
	In1 struct {
		Val c.Uint32T
	}
	Status     c.Uint32T
	StatusW1ts c.Uint32T
	StatusW1tc c.Uint32T
	Status1    struct {
		Val c.Uint32T
	}
	Status1W1ts struct {
		Val c.Uint32T
	}
	Status1W1tc struct {
		Val c.Uint32T
	}
	Reserved5c c.Uint32T
	AcpuInt    c.Uint32T
	AcpuNmiInt c.Uint32T
	PcpuInt    c.Uint32T
	PcpuNmiInt c.Uint32T
	CpusdioInt c.Uint32T
	AcpuInt1   struct {
		Val c.Uint32T
	}
	AcpuNmiInt1 struct {
		Val c.Uint32T
	}
	PcpuInt1 struct {
		Val c.Uint32T
	}
	PcpuNmiInt1 struct {
		Val c.Uint32T
	}
	CpusdioInt1 struct {
		Val c.Uint32T
	}
	Pin [40]struct {
		Val c.Uint32T
	}
	CaliConf struct {
		Val c.Uint32T
	}
	CaliData struct {
		Val c.Uint32T
	}
	FuncInSelCfg [256]struct {
		Val c.Uint32T
	}
	FuncOutSelCfg [40]struct {
		Val c.Uint32T
	}
}
type GpioDevT GpioDevS

type SlcDevS struct {
	Conf0 struct {
		Val c.Uint32T
	}
	Slc0IntRaw struct {
		Val c.Uint32T
	}
	Slc0IntSt struct {
		Val c.Uint32T
	}
	Slc0IntEna struct {
		Val c.Uint32T
	}
	Slc0IntClr struct {
		Val c.Uint32T
	}
	Slc1IntRaw struct {
		Val c.Uint32T
	}
	Slc1IntSt struct {
		Val c.Uint32T
	}
	Slc1IntEna struct {
		Val c.Uint32T
	}
	Slc1IntClr struct {
		Val c.Uint32T
	}
	RxStatus struct {
		Val c.Uint32T
	}
	Slc0RxfifoPush struct {
		Val c.Uint32T
	}
	Slc1RxfifoPush struct {
		Val c.Uint32T
	}
	TxStatus struct {
		Val c.Uint32T
	}
	Slc0TxfifoPop struct {
		Val c.Uint32T
	}
	Slc1TxfifoPop struct {
		Val c.Uint32T
	}
	Slc0RxLink struct {
		Val c.Uint32T
	}
	Slc0TxLink struct {
		Val c.Uint32T
	}
	Slc1RxLink struct {
		Val c.Uint32T
	}
	Slc1TxLink struct {
		Val c.Uint32T
	}
	IntvecTohost struct {
		Val c.Uint32T
	}
	Slc0Token0 struct {
		Val c.Uint32T
	}
	Slc0Token1 struct {
		Val c.Uint32T
	}
	Slc1Token0 struct {
		Val c.Uint32T
	}
	Slc1Token1 struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	Slc0State0 c.Uint32T
	Slc0State1 c.Uint32T
	Slc1State0 c.Uint32T
	Slc1State1 c.Uint32T
	BridgeConf struct {
		Val c.Uint32T
	}
	Slc0ToEofDesAddr    c.Uint32T
	Slc0TxEofDesAddr    c.Uint32T
	Slc0ToEofBfrDesAddr c.Uint32T
	Slc1ToEofDesAddr    c.Uint32T
	Slc1TxEofDesAddr    c.Uint32T
	Slc1ToEofBfrDesAddr c.Uint32T
	AhbTest             struct {
		Val c.Uint32T
	}
	SdioSt struct {
		Val c.Uint32T
	}
	RxDscrConf struct {
		Val c.Uint32T
	}
	Slc0TxlinkDscr      c.Uint32T
	Slc0TxlinkDscrBf0   c.Uint32T
	Slc0TxlinkDscrBf1   c.Uint32T
	Slc0RxlinkDscr      c.Uint32T
	Slc0RxlinkDscrBf0   c.Uint32T
	Slc0RxlinkDscrBf1   c.Uint32T
	Slc1TxlinkDscr      c.Uint32T
	Slc1TxlinkDscrBf0   c.Uint32T
	Slc1TxlinkDscrBf1   c.Uint32T
	Slc1RxlinkDscr      c.Uint32T
	Slc1RxlinkDscrBf0   c.Uint32T
	Slc1RxlinkDscrBf1   c.Uint32T
	Slc0TxErreofDesAddr c.Uint32T
	Slc1TxErreofDesAddr c.Uint32T
	TokenLat            struct {
		Val c.Uint32T
	}
	TxDscrConf struct {
		Val c.Uint32T
	}
	CmdInfor0   c.Uint32T
	CmdInfor1   c.Uint32T
	Slc0LenConf struct {
		Val c.Uint32T
	}
	Slc0Length struct {
		Val c.Uint32T
	}
	Slc0TxpktHDscr  c.Uint32T
	Slc0TxpktEDscr  c.Uint32T
	Slc0RxpktHDscr  c.Uint32T
	Slc0RxpktEDscr  c.Uint32T
	Slc0TxpktuHDscr c.Uint32T
	Slc0TxpktuEDscr c.Uint32T
	Slc0RxpktuHDscr c.Uint32T
	Slc0RxpktuEDscr c.Uint32T
	Reserved10c     c.Uint32T
	Reserved110     c.Uint32T
	SeqPosition     struct {
		Val c.Uint32T
	}
	Slc0DscrRecConf struct {
		Val c.Uint32T
	}
	SdioCrcSt0 struct {
		Val c.Uint32T
	}
	SdioCrcSt1 struct {
		Val c.Uint32T
	}
	Slc0EofStartDes  c.Uint32T
	Slc0PushDscrAddr c.Uint32T
	Slc0DoneDscrAddr c.Uint32T
	Slc0SubStartDes  c.Uint32T
	Slc0DscrCnt      struct {
		Val c.Uint32T
	}
	Slc0LenLimConf struct {
		Val c.Uint32T
	}
	Slc0IntSt1 struct {
		Val c.Uint32T
	}
	Slc0IntEna1 struct {
		Val c.Uint32T
	}
	Slc1IntSt1 struct {
		Val c.Uint32T
	}
	Slc1IntEna1 struct {
		Val c.Uint32T
	}
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Date        c.Uint32T
	Id          c.Uint32T
}
type SlcDevT SlcDevS

type HostDevS struct {
	Reserved0 c.Uint32T
	Reserved4 c.Uint32T
	Reserved8 c.Uint32T
	ReservedC c.Uint32T
	Func20    struct {
		Val c.Uint32T
	}
	Func21 struct {
		Val c.Uint32T
	}
	Reserved18 c.Uint32T
	Reserved1c c.Uint32T
	Func22     struct {
		Val c.Uint32T
	}
	Reserved24  c.Uint32T
	Reserved28  c.Uint32T
	Reserved2c  c.Uint32T
	Reserved30  c.Uint32T
	GpioStatus0 c.Uint32T
	GpioStatus1 struct {
		Val c.Uint32T
	}
	GpioIn0 c.Uint32T
	GpioIn1 struct {
		Val c.Uint32T
	}
	Slc0TokenRdata struct {
		Val c.Uint32T
	}
	Slc0Pf     c.Uint32T
	Slc1Pf     c.Uint32T
	Slc0IntRaw struct {
		Val c.Uint32T
	}
	Slc1IntRaw struct {
		Val c.Uint32T
	}
	Slc0IntSt struct {
		Val c.Uint32T
	}
	Slc1IntSt struct {
		Val c.Uint32T
	}
	PktLen struct {
		Val c.Uint32T
	}
	StateW0 struct {
		Val c.Uint32T
	}
	StateW1 struct {
		Val c.Uint32T
	}
	ConfW0 struct {
		Val c.Uint32T
	}
	ConfW1 struct {
		Val c.Uint32T
	}
	ConfW2 struct {
		Val c.Uint32T
	}
	ConfW3 struct {
		Val c.Uint32T
	}
	ConfW4 struct {
		Val c.Uint32T
	}
	ConfW5 struct {
		Val c.Uint32T
	}
	WinCmd c.Uint32T
	ConfW6 struct {
		Val c.Uint32T
	}
	ConfW7 struct {
		Val c.Uint32T
	}
	PktLen0 struct {
		Val c.Uint32T
	}
	PktLen1 struct {
		Val c.Uint32T
	}
	PktLen2 struct {
		Val c.Uint32T
	}
	ConfW8 struct {
		Val c.Uint32T
	}
	ConfW9 struct {
		Val c.Uint32T
	}
	ConfW10 struct {
		Val c.Uint32T
	}
	ConfW11 struct {
		Val c.Uint32T
	}
	ConfW12 struct {
		Val c.Uint32T
	}
	ConfW13 struct {
		Val c.Uint32T
	}
	ConfW14 struct {
		Val c.Uint32T
	}
	ConfW15 struct {
		Val c.Uint32T
	}
	CheckSum0      c.Uint32T
	CheckSum1      c.Uint32T
	Slc1TokenRdata struct {
		Val c.Uint32T
	}
	Slc0TokenWdata struct {
		Val c.Uint32T
	}
	Slc1TokenWdata struct {
		Val c.Uint32T
	}
	TokenCon struct {
		Val c.Uint32T
	}
	Slc0IntClr struct {
		Val c.Uint32T
	}
	Slc1IntClr struct {
		Val c.Uint32T
	}
	Slc0Func1IntEna struct {
		Val c.Uint32T
	}
	Slc1Func1IntEna struct {
		Val c.Uint32T
	}
	Slc0Func2IntEna struct {
		Val c.Uint32T
	}
	Slc1Func2IntEna struct {
		Val c.Uint32T
	}
	Slc0IntEna struct {
		Val c.Uint32T
	}
	Slc1IntEna struct {
		Val c.Uint32T
	}
	Slc0RxInfor struct {
		Val c.Uint32T
	}
	Slc1RxInfor struct {
		Val c.Uint32T
	}
	Slc0LenWd   c.Uint32T
	ApbwinWdata c.Uint32T
	ApbwinConf  struct {
		Val c.Uint32T
	}
	ApbwinRdata c.Uint32T
	Slc0Rdclr   struct {
		Val c.Uint32T
	}
	Slc1Rdclr struct {
		Val c.Uint32T
	}
	Slc0IntEna1 struct {
		Val c.Uint32T
	}
	Slc1IntEna1 struct {
		Val c.Uint32T
	}
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Date        c.Uint32T
	Id          c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Conf        struct {
		Val c.Uint32T
	}
	InfSt struct {
		Val c.Uint32T
	}
}
type HostDevT HostDevS

type HinfDevS struct {
	CfgData0 struct {
		Val c.Uint32T
	}
	CfgData1 struct {
		Val c.Uint32T
	}
	Reserved8  c.Uint32T
	ReservedC  c.Uint32T
	Reserved10 c.Uint32T
	Reserved14 c.Uint32T
	Reserved18 c.Uint32T
	CfgData7   struct {
		Val c.Uint32T
	}
	CisConf0  c.Uint32T
	CisConf1  c.Uint32T
	CisConf2  c.Uint32T
	CisConf3  c.Uint32T
	CisConf4  c.Uint32T
	CisConf5  c.Uint32T
	CisConf6  c.Uint32T
	CisConf7  c.Uint32T
	CfgData16 struct {
		Val c.Uint32T
	}
	Reserved44 c.Uint32T
	Reserved48 c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	Reserved80 c.Uint32T
	Reserved84 c.Uint32T
	Reserved88 c.Uint32T
	Reserved8c c.Uint32T
	Reserved90 c.Uint32T
	Reserved94 c.Uint32T
	Reserved98 c.Uint32T
	Reserved9c c.Uint32T
	ReservedA0 c.Uint32T
	ReservedA4 c.Uint32T
	ReservedA8 c.Uint32T
	ReservedAc c.Uint32T
	ReservedB0 c.Uint32T
	ReservedB4 c.Uint32T
	ReservedB8 c.Uint32T
	ReservedBc c.Uint32T
	ReservedC0 c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	ReservedF8 c.Uint32T
	Date       c.Uint32T
}
type HinfDevT HinfDevS

type I2cDevS struct {
	SclLowPeriod struct {
		Val c.Uint32T
	}
	Ctr struct {
		Val c.Uint32T
	}
	StatusReg struct {
		Val c.Uint32T
	}
	Timeout struct {
		Val c.Uint32T
	}
	SlaveAddr struct {
		Val c.Uint32T
	}
	FifoSt struct {
		Val c.Uint32T
	}
	FifoConf struct {
		Val c.Uint32T
	}
	FifoData struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntStatus struct {
		Val c.Uint32T
	}
	SdaHold struct {
		Val c.Uint32T
	}
	SdaSample struct {
		Val c.Uint32T
	}
	SclHighPeriod struct {
		Val c.Uint32T
	}
	Reserved3c   c.Uint32T
	SclStartHold struct {
		Val c.Uint32T
	}
	SclRstartSetup struct {
		Val c.Uint32T
	}
	SclStopHold struct {
		Val c.Uint32T
	}
	SclStopSetup struct {
		Val c.Uint32T
	}
	SclFilterCfg struct {
		Val c.Uint32T
	}
	SdaFilterCfg struct {
		Val c.Uint32T
	}
	Command [16]struct {
		Val c.Uint32T
	}
	Reserved98 c.Uint32T
	Reserved9c c.Uint32T
	ReservedA0 c.Uint32T
	ReservedA4 c.Uint32T
	ReservedA8 c.Uint32T
	ReservedAc c.Uint32T
	ReservedB0 c.Uint32T
	ReservedB4 c.Uint32T
	ReservedB8 c.Uint32T
	ReservedBc c.Uint32T
	ReservedC0 c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	Date       c.Uint32T
	ReservedFc c.Uint32T
	RamData    [32]c.Uint32T
}
type I2cDevT I2cDevS

type I2cSignalConnT struct {
	SdaOutSig c.Uint8T
	SdaInSig  c.Uint8T
	SclOutSig c.Uint8T
	SclInSig  c.Uint8T
	IomuxFunc c.Uint8T
	Irq       c.Uint8T
}

type SysconDevS struct {
	ClkConf struct {
		Val c.Uint32T
	}
	XtalTickConf struct {
		Val c.Uint32T
	}
	PllTickConf struct {
		Val c.Uint32T
	}
	Ck8mTickConf struct {
		Val c.Uint32T
	}
	SaradcCtrl struct {
		Val c.Uint32T
	}
	SaradcCtrl2 struct {
		Val c.Uint32T
	}
	SaradcFsm struct {
		Val c.Uint32T
	}
	SaradcSar1PattTab [4]c.Uint32T
	SaradcSar2PattTab [4]c.Uint32T
	ApllTickConf      struct {
		Val c.Uint32T
	}
	Reserved40 c.Uint32T
	Reserved44 c.Uint32T
	Reserved48 c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Date       c.Uint32T
}
type SysconDevT SysconDevS

type SpiDevS struct {
	Cmd struct {
		Val c.Uint32T
	}
	Addr c.Uint32T
	Ctrl struct {
		Val c.Uint32T
	}
	Ctrl1 struct {
		Val c.Uint32T
	}
	RdStatus struct {
		Val c.Uint32T
	}
	Ctrl2 struct {
		Val c.Uint32T
	}
	Clock struct {
		Val c.Uint32T
	}
	User struct {
		Val c.Uint32T
	}
	User1 struct {
		Val c.Uint32T
	}
	User2 struct {
		Val c.Uint32T
	}
	MosiDlen struct {
		Val c.Uint32T
	}
	MisoDlen struct {
		Val c.Uint32T
	}
	SlvWrStatus c.Uint32T
	Pin         struct {
		Val c.Uint32T
	}
	Slave struct {
		Val c.Uint32T
	}
	Slave1 struct {
		Val c.Uint32T
	}
	Slave2 struct {
		Val c.Uint32T
	}
	Slave3 struct {
		Val c.Uint32T
	}
	SlvWrbufDlen struct {
		Val c.Uint32T
	}
	SlvRdbufDlen struct {
		Val c.Uint32T
	}
	CacheFctrl struct {
		Val c.Uint32T
	}
	CacheSctrl struct {
		Val c.Uint32T
	}
	SramCmd struct {
		Val c.Uint32T
	}
	SramDrdCmd struct {
		Val c.Uint32T
	}
	SramDwrCmd struct {
		Val c.Uint32T
	}
	SlvRdBit struct {
		Val c.Uint32T
	}
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	DataBuf    [16]c.Uint32T
	TxCrc      c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	Ext0       struct {
		Val c.Uint32T
	}
	Ext1 struct {
		Val c.Uint32T
	}
	Ext2 struct {
		Val c.Uint32T
	}
	Ext3 struct {
		Val c.Uint32T
	}
	DmaConf struct {
		Val c.Uint32T
	}
	DmaOutLink struct {
		Val c.Uint32T
	}
	DmaInLink struct {
		Val c.Uint32T
	}
	DmaStatus struct {
		Val c.Uint32T
	}
	DmaIntEna struct {
		Val c.Uint32T
	}
	DmaIntRaw struct {
		Val c.Uint32T
	}
	DmaIntSt struct {
		Val c.Uint32T
	}
	DmaIntClr struct {
		Val c.Uint32T
	}
	DmaInErrEofDesAddr  c.Uint32T
	DmaInSucEofDesAddr  c.Uint32T
	DmaInlinkDscr       c.Uint32T
	DmaInlinkDscrBf0    c.Uint32T
	DmaInlinkDscrBf1    c.Uint32T
	DmaOutEofBfrDesAddr c.Uint32T
	DmaOutEofDesAddr    c.Uint32T
	DmaOutlinkDscr      c.Uint32T
	DmaOutlinkDscrBf0   c.Uint32T
	DmaOutlinkDscrBf1   c.Uint32T
	DmaRxStatus         c.Uint32T
	DmaTxStatus         c.Uint32T
	Reserved150         [171]c.Uint32T
	Date                struct {
		Val c.Uint32T
	}
}
type SpiDevT SpiDevS

/*
Stores a bunch of per-spi-peripheral data.
*/
type SpiSignalConnT struct {
	SpiclkOut      c.Uint8T
	SpiclkIn       c.Uint8T
	SpidOut        c.Uint8T
	SpiqOut        c.Uint8T
	SpiwpOut       c.Uint8T
	SpihdOut       c.Uint8T
	SpidIn         c.Uint8T
	SpiqIn         c.Uint8T
	SpiwpIn        c.Uint8T
	SpihdIn        c.Uint8T
	SpicsOut       [3]c.Uint8T
	SpicsIn        c.Uint8T
	SpidqsOut      c.Uint8T
	SpicdOut       c.Uint8T
	SpiclkIomuxPin c.Uint8T
	SpidIomuxPin   c.Uint8T
	SpiqIomuxPin   c.Uint8T
	SpiwpIomuxPin  c.Uint8T
	SpihdIomuxPin  c.Uint8T
	Spics0IomuxPin c.Uint8T
	Irq            c.Uint8T
	IrqDma         c.Uint8T
	Func           c.Int
	Hw             *SpiDevT
}

type TxAmpduEntryS struct {
	SubLen  c.Uint32T
	DiliNum c.Uint32T
	c.Uint32T
	NullByte c.Uint32T
	Data     c.Uint32T
	Enc      c.Uint32T
	Seq      c.Uint32T
}
type TxAmpduEntryT TxAmpduEntryS

type LldescChainS struct {
	Head *LldescT
	Tail *LldescT
}
type LldescChainT LldescChainS
type ETSSTATUS c.Int

const (
	ETS_OK      ETSSTATUS = 0
	ETS_FAILED  ETSSTATUS = 1
	ETS_PENDING ETSSTATUS = 2
	ETS_BUSY    ETSSTATUS = 3
	ETS_CANCEL  ETSSTATUS = 4
)

type ETSSignal c.Uint32T
type ETSParam c.Uint32T

type ETSEventTag struct {
	Unused [8]uint8
}
type ETSEvent ETSEventTag

// llgo:type C
type ETSTask func(*ETSEvent)

// llgo:type C
type EtsIdleCbT func(c.Pointer)

// llgo:type C
type ETSTimerFunc func(c.Pointer)

type X_ETSTIMER_ struct {
	TimerNext   *X_ETSTIMER_
	TimerExpire c.Uint32T
	TimerPeriod c.Uint32T
	TimerFunc   *ETSTimerFunc
	TimerArg    c.Pointer
}
type ETSTimer X_ETSTIMER_

// llgo:type C
type EtsIsrT func(c.Pointer)
type SLEEPMODE c.Int

const (
	AWAKE       SLEEPMODE = 0
	LIGHT_SLEEP SLEEPMODE = 1
	DEEP_SLEEP  SLEEPMODE = 2
)

type RESETREASON c.Int

const (
	NO_MEAN                RESETREASON = 0
	POWERON_RESET          RESETREASON = 1
	SW_RESET               RESETREASON = 3
	OWDT_RESET             RESETREASON = 4
	DEEPSLEEP_RESET        RESETREASON = 5
	SDIO_RESET             RESETREASON = 6
	TG0WDT_SYS_RESET       RESETREASON = 7
	TG1WDT_SYS_RESET       RESETREASON = 8
	RTCWDT_SYS_RESET       RESETREASON = 9
	INTRUSION_RESET        RESETREASON = 10
	TGWDT_CPU_RESET        RESETREASON = 11
	SW_CPU_RESET           RESETREASON = 12
	RTCWDT_CPU_RESET       RESETREASON = 13
	EXT_CPU_RESET          RESETREASON = 14
	RTCWDT_BROWN_OUT_RESET RESETREASON = 15
	RTCWDT_RTC_RESET       RESETREASON = 16
)

type WAKEUPREASON c.Int

const (
	NO_SLEEP        WAKEUPREASON = 0
	EXT_EVENT0_TRIG WAKEUPREASON = 1
	EXT_EVENT1_TRIG WAKEUPREASON = 2
	GPIO_TRIG       WAKEUPREASON = 4
	TIMER_EXPIRE    WAKEUPREASON = 8
	SDIO_TRIG       WAKEUPREASON = 16
	MAC_TRIG        WAKEUPREASON = 32
	UART0_TRIG      WAKEUPREASON = 64
	UART1_TRIG      WAKEUPREASON = 128
	TOUCH_TRIG      WAKEUPREASON = 256
	SAR_TRIG        WAKEUPREASON = 512
	BT_TRIG         WAKEUPREASON = 1024
)

type WAKEUPENABLE c.Int

const (
	DISEN_WAKEUP       WAKEUPENABLE = 0
	EXT_EVENT0_TRIG_EN WAKEUPENABLE = 1
	EXT_EVENT1_TRIG_EN WAKEUPENABLE = 2
	GPIO_TRIG_EN       WAKEUPENABLE = 4
	TIMER_EXPIRE_EN    WAKEUPENABLE = 8
	SDIO_TRIG_EN       WAKEUPENABLE = 16
	MAC_TRIG_EN        WAKEUPENABLE = 32
	UART0_TRIG_EN      WAKEUPENABLE = 64
	UART1_TRIG_EN      WAKEUPENABLE = 128
	TOUCH_TRIG_EN      WAKEUPENABLE = 256
	SAR_TRIG_EN        WAKEUPENABLE = 512
	BT_TRIG_EN         WAKEUPENABLE = 1024
)

type RTCINTREASON c.Int

const (
	NO_INT             RTCINTREASON = 0
	WAKEUP_INT         RTCINTREASON = 1
	REJECT_INT         RTCINTREASON = 2
	SDIO_IDLE_INT      RTCINTREASON = 4
	RTC_WDT_INT        RTCINTREASON = 8
	RTC_TIME_VALID_INT RTCINTREASON = 16
)

type RTCINTEN c.Int

const (
	DISEN_INT             RTCINTEN = 0
	WAKEUP_INT_EN         RTCINTEN = 1
	REJECT_INT_EN         RTCINTEN = 2
	SDIO_IDLE_INT_EN      RTCINTEN = 4
	RTC_WDT_INT_EN        RTCINTEN = 8
	RTC_TIME_VALID_INT_EN RTCINTEN = 16
)
