#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar  5 09:49:05 2025
# Process ID: 37884
# Current directory: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7232 E:\Desktop\LLM\competition\FPGA_GC\KV260\matmul\matmul.xpr
# Log file: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/vivado.log
# Journal file: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul\vivado.jou
# Running On: DESKTOP-66QCD9K, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1751.996 ; gain = 570.387
update_compile_order -fileset sources_1
open_bd_design {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/bd/matmul/matmul.bd}
Reading block design file <E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/bd/matmul/matmul.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_96M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <matmul> from block design file <E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/bd/matmul/matmul.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1867.379 ; gain = 83.785
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.3 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
close_bd_design [get_bd_designs matmul]
Wrote  : <E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/bd/matmul/ui/bd_5888ea4.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'fifo_generator' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'w_s_data' on this module [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'w_q_data' on this module [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'x_s_data' on this module [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v:34]
ERROR: [VRFC 10-3180] cannot find port 'x_q_data' on this module [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v:33]
ERROR: [VRFC 10-8530] module 'matmul_default' is ignored due to previous errors [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:1]
ERROR: [VRFC 10-8530] module 'AdderTree(DATA_WIDTH=16,LENGTH=64)' is ignored due to previous errors [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
ERROR: [VRFC 10-8530] module 'FDRE_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v:27]
ERROR: [VRFC 10-8530] module 'DSP48E2(ACASCREG=0,ALUMODEREG=0,AMULTSEL="AD",AREG=0,BCASCREG=0,BREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,INMODEREG=0,MREG=0,OPMODEREG=0,PREG=0,USE_PATTERN_DETECT="PATDET")' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/DSP48E2.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.723 ; gain = 3.422
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1965.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matmul_tb_behav -key {Behavioral:sim_1:Functional:matmul_tb} -tclbatch {matmul_tb.tcl} -protoinst "protoinst_files/matmul.protoinst" -view {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
open_wave_config E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg
source matmul_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matmul_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2036.047 ; gain = 70.410
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/state}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2036.047 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = xxxxxxxx
DONE = x
$finish called at time : 280 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2036.047 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2036.047 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/din_xq}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/din_wq}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/dout_valid}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/cnt}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/din_valid}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2036.047 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = xxxxxxxx
DONE = 1
$finish called at time : 360 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 101
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2036.047 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/x_out_data}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/DONE}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/din_req}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = xxxxxxxx
DONE = 1
$finish called at time : 360 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 101
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2036.047 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/din_xs_matmul}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/din_ws_matmul}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 44000000
DONE = 1
$finish called at time : 360 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 101
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2036.047 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2036.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2036.047 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/o_cache_valid}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.121 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2060.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2060.395 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2063.371 ; gain = 2.977
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2066.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2066.152 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2066.152 ; gain = 2.781
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2073.570 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2073.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.906 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43940000
DONE = 1
$finish called at time : 525 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2097.906 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/o_cache}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2107.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.836 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43940000
DONE = 1
$finish called at time : 525 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2107.977 ; gain = 0.141
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/scale_valid}} {{/matmul_tb/uut/xw_valid}} {{/matmul_tb/uut/o_cache_valid}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2108.121 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43940000
DONE = 1
$finish called at time : 525 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2108.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2110.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2110.273 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2118.777 ; gain = 8.504
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2139.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2139.207 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2139.207 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2142.137 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.137 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 433c0000
DONE = 1
$finish called at time : 510 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2142.230 ; gain = 0.094
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2142.387 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.387 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2142.387 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/x_q_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2154.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2154.324 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.520 ; gain = 6.195
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2208.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2208.703 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2209.051 ; gain = 0.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top matmul -part xck26-sfvc784-2LV-c -lint 
Command: synth_design -top matmul -part xck26-sfvc784-2LV-c -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17808
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2581.336 ; gain = 372.273
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:28]
WARNING: [Synth 8-11065] parameter 'LOAD_DATA' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:29]
WARNING: [Synth 8-11065] parameter 'UPDATE_ACC' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:30]
WARNING: [Synth 8-11065] parameter 'NEXT_GROUP' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:31]
WARNING: [Synth 8-11065] parameter 'WIRE_OUT' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:32]
INFO: [Synth 8-6157] synthesizing module 'matmul' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized0' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized1' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized2' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized3' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized4' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized5' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized5' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized4' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized3' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized2' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized1' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized0' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (1#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6157] synthesizing module 'float_mult' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_mult' (2#1) [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'int_to_float' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/int_to_float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'int_to_float' (3#1) [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/int_to_float_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float_add' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_add' (4#1) [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_add_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:173]
WARNING: [Synth 8-7137] Register DONE_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:216]
WARNING: [Synth 8-7137] Register x_out_data_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:215]
WARNING: [Synth 8-7137] Register x_out_en_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:214]
WARNING: [Synth 8-7137] Register i_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:175]
WARNING: [Synth 8-7137] Register state_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:173]
WARNING: [Synth 8-7137] Register o_cache_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:160]
WARNING: [Synth 8-7137] Register DONE_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:216]
WARNING: [Synth 8-7137] Register x_out_data_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:215]
WARNING: [Synth 8-7137] Register x_out_en_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:214]
WARNING: [Synth 8-7137] Register i_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:175]
WARNING: [Synth 8-7137] Register state_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:173]
WARNING: [Synth 8-7137] Register o_cache_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:160]
INFO: [Synth 8-6155] done synthesizing module 'matmul' (5#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2701.746 ; gain = 492.684
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  5 14:58:43 2025
| Host         : DESKTOP-66QCD9K running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
| ASSIGN-6 | 1            | 0        |
| ASSIGN-7 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'xw_sum_32' are not set. First unset bit index is 22. 
RTL Name 'xw_sum_32', Hierarchy 'matmul', File 'E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'valid_signal' was assigned but not read. 
RTL Name 'valid_signal', Hierarchy 'matmul', File 'E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v', Line 58.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'din_req'.
RTL Name 'din_req', Hierarchy 'matmul', File 'E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v', Line 17.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'dout_valid'.
RTL Name 'dout_valid', Hierarchy 'matmul', File 'E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v', Line 47.
INFO: [Synth 37-85] Total of 4 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2701.746 ; gain = 492.684
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2701.746 ; gain = 492.684
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: matmul
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.141 ; gain = 105.328
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:28]
WARNING: [Synth 8-11065] parameter 'LOAD_DATA' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:29]
WARNING: [Synth 8-11065] parameter 'UPDATE_ACC' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:30]
WARNING: [Synth 8-11065] parameter 'NEXT_GROUP' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:31]
WARNING: [Synth 8-11065] parameter 'WIRE_OUT' becomes localparam in 'matmul' with formal parameter declaration list [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:32]
INFO: [Synth 8-6157] synthesizing module 'matmul' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized0' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized1' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized2' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized3' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized4' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized5' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized5' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized4' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized3' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized2' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized1' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized0' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
INFO: [Synth 8-6157] synthesizing module 'float_mult' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_mult' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'int_to_float' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/int_to_float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'int_to_float' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/int_to_float_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float_add' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_add' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/.Xil/Vivado-37884-DESKTOP-66QCD9K/realtime/float_add_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:173]
INFO: [Synth 8-6155] done synthesizing module 'matmul' (0#1) [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:1]
WARNING: [Synth 8-7137] Register DONE_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:216]
WARNING: [Synth 8-7137] Register x_out_data_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:215]
WARNING: [Synth 8-7137] Register x_out_en_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:214]
WARNING: [Synth 8-7137] Register i_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:175]
WARNING: [Synth 8-7137] Register state_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:173]
WARNING: [Synth 8-7137] Register o_cache_reg in module matmul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v:160]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3658.613 ; gain = 206.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3680.129 ; gain = 228.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3680.129 ; gain = 228.316
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_scale_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3715.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3781.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4558.367 ; gain = 1106.555
33 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4558.367 ; gain = 1856.621
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Wed Mar  5 15:00:07 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4647.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4647.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4953.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matmul_tb_behav -key {Behavioral:sim_1:Functional:matmul_tb} -tclbatch {matmul_tb.tcl} -protoinst "protoinst_files/matmul.protoinst" -view {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
open_wave_config E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg
source matmul_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matmul_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 4970.402 ; gain = 23.586
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/din_req}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/cnt}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4972.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4972.391 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 4974.035 ; gain = 1.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Wed Mar  5 15:05:04 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4974.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4974.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matmul_tb_behav -key {Behavioral:sim_1:Functional:matmul_tb} -tclbatch {matmul_tb.tcl} -protoinst "protoinst_files/matmul.protoinst" -view {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
open_wave_config E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg
source matmul_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matmul_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 5632.625 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/state}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 5632.625 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 5632.625 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/cnt}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 5632.625 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: matmul
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Wed Mar  5 15:18:57 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5632.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
boost::filesystem::remove: : "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: : "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
boost::filesystem::remove: : "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
boost::filesystem::remove: : "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
boost::filesystem::remove: : "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 15:23:55 2025...
