<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gclk Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Gclk Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___g_c_l_k.html">Generic Clock Generator</a> &#124; <a class="el" href="group___s_a_m_l21___g_c_l_k.html">Generic Clock Generator</a> &#124; <a class="el" href="group___s_a_m_r21___g_c_l_k.html">Generic Clock Generator</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>GCLK hardware registers.  
 <a href="struct_gclk.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6625eefafb87e98956f3ef6e9b3470b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___c_t_r_l___type.html">GCLK_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a6625eefafb87e98956f3ef6e9b3470b9">CTRL</a></td></tr>
<tr class="memdesc:a6625eefafb87e98956f3ef6e9b3470b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0 (R/W 8) Control.  <a href="#a6625eefafb87e98956f3ef6e9b3470b9">More...</a><br /></td></tr>
<tr class="separator:a6625eefafb87e98956f3ef6e9b3470b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abd65232ccb4f986d0e884e31b37c6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_g_c_l_k___s_t_a_t_u_s___type.html">GCLK_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a3abd65232ccb4f986d0e884e31b37c6b">STATUS</a></td></tr>
<tr class="memdesc:a3abd65232ccb4f986d0e884e31b37c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1 (R/ 8) Status.  <a href="#a3abd65232ccb4f986d0e884e31b37c6b">More...</a><br /></td></tr>
<tr class="separator:a3abd65232ccb4f986d0e884e31b37c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c060e40f0f959a293301c86eea0d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html">GCLK_CLKCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a63c060e40f0f959a293301c86eea0d31">CLKCTRL</a></td></tr>
<tr class="memdesc:a63c060e40f0f959a293301c86eea0d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2 (R/W 16) Generic Clock Control.  <a href="#a63c060e40f0f959a293301c86eea0d31">More...</a><br /></td></tr>
<tr class="separator:a63c060e40f0f959a293301c86eea0d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25fe955229fab71288dcc86fe3e672b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html">GCLK_GENCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#aa25fe955229fab71288dcc86fe3e672b">GENCTRL</a></td></tr>
<tr class="memdesc:aa25fe955229fab71288dcc86fe3e672b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4 (R/W 32) Generic Clock Generator Control.  <a href="#aa25fe955229fab71288dcc86fe3e672b">More...</a><br /></td></tr>
<tr class="separator:aa25fe955229fab71288dcc86fe3e672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48268a120aa8b1327323004b3248bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___g_e_n_d_i_v___type.html">GCLK_GENDIV_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#aa48268a120aa8b1327323004b3248bdc">GENDIV</a></td></tr>
<tr class="memdesc:aa48268a120aa8b1327323004b3248bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x8 (R/W 32) Generic Clock Generator Division.  <a href="#aa48268a120aa8b1327323004b3248bdc">More...</a><br /></td></tr>
<tr class="separator:aa48268a120aa8b1327323004b3248bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3758c91d5112bbcf08043ed8f9aaec4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___c_t_r_l_a___type.html">GCLK_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a3758c91d5112bbcf08043ed8f9aaec4f">CTRLA</a></td></tr>
<tr class="memdesc:a3758c91d5112bbcf08043ed8f9aaec4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 8) Control.  <a href="#a3758c91d5112bbcf08043ed8f9aaec4f">More...</a><br /></td></tr>
<tr class="separator:a3758c91d5112bbcf08043ed8f9aaec4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf913e5f065495ef736361f6866c2b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a0bf913e5f065495ef736361f6866c2b3">Reserved1</a> [0x3]</td></tr>
<tr class="separator:a0bf913e5f065495ef736361f6866c2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d917b55cadd613559ba44f2e9547eef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_g_c_l_k___s_y_n_c_b_u_s_y___type.html">GCLK_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a1d917b55cadd613559ba44f2e9547eef">SYNCBUSY</a></td></tr>
<tr class="memdesc:a1d917b55cadd613559ba44f2e9547eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/ 32) Synchronization Busy.  <a href="#a1d917b55cadd613559ba44f2e9547eef">More...</a><br /></td></tr>
<tr class="separator:a1d917b55cadd613559ba44f2e9547eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3ca831a03d97ae97291d354c9aebb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#a3a3ca831a03d97ae97291d354c9aebb1">Reserved2</a> [0x18]</td></tr>
<tr class="separator:a3a3ca831a03d97ae97291d354c9aebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac34210cfe1313227411202ec22e070"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#afac34210cfe1313227411202ec22e070">Reserved3</a> [0x3C]</td></tr>
<tr class="separator:afac34210cfe1313227411202ec22e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf4df82835a4a8454842a271ecb24ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___p_c_h_c_t_r_l___type.html">GCLK_PCHCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_gclk.html#accf4df82835a4a8454842a271ecb24ae">PCHCTRL</a> [36]</td></tr>
<tr class="memdesc:accf4df82835a4a8454842a271ecb24ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x80 (R/W 32) Peripheral Clock Control.  <a href="#accf4df82835a4a8454842a271ecb24ae">More...</a><br /></td></tr>
<tr class="separator:accf4df82835a4a8454842a271ecb24ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>GCLK hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2gclk_8h_source.html#l00302">302</a> of file <a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a63c060e40f0f959a293301c86eea0d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c060e40f0f959a293301c86eea0d31">&#9670;&nbsp;</a></span>CLKCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html">GCLK_CLKCTRL_Type</a> CLKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2 (R/W 16) Generic Clock Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2gclk_8h_source.html#l00305">305</a> of file <a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>.</p>

</div>
</div>
<a id="a6625eefafb87e98956f3ef6e9b3470b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6625eefafb87e98956f3ef6e9b3470b9">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___c_t_r_l___type.html">GCLK_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0 (R/W 8) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2gclk_8h_source.html#l00303">303</a> of file <a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>.</p>

</div>
</div>
<a id="a3758c91d5112bbcf08043ed8f9aaec4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3758c91d5112bbcf08043ed8f9aaec4f">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___c_t_r_l_a___type.html">GCLK_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 8) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2gclk__100_8h_source.html#l00220">220</a> of file <a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aa25fe955229fab71288dcc86fe3e672b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25fe955229fab71288dcc86fe3e672b">&#9670;&nbsp;</a></span>GENCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html">GCLK_GENCTRL_Type</a> GENCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4 (R/W 32) Generic Clock Generator Control. </p>
<p>Offset: 0x20 (R/W 32) Generic Clock Generator Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2gclk_8h_source.html#l00306">306</a> of file <a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>.</p>

</div>
</div>
<a id="aa48268a120aa8b1327323004b3248bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48268a120aa8b1327323004b3248bdc">&#9670;&nbsp;</a></span>GENDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___g_e_n_d_i_v___type.html">GCLK_GENDIV_Type</a> GENDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x8 (R/W 32) Generic Clock Generator Division. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2gclk_8h_source.html#l00307">307</a> of file <a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>.</p>

</div>
</div>
<a id="accf4df82835a4a8454842a271ecb24ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf4df82835a4a8454842a271ecb24ae">&#9670;&nbsp;</a></span>PCHCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_g_c_l_k___p_c_h_c_t_r_l___type.html">GCLK_PCHCTRL_Type</a> PCHCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x80 (R/W 32) Peripheral Clock Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2gclk__100_8h_source.html#l00226">226</a> of file <a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a0bf913e5f065495ef736361f6866c2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf913e5f065495ef736361f6866c2b3">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2gclk__100_8h_source.html#l00221">221</a> of file <a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a3a3ca831a03d97ae97291d354c9aebb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a3ca831a03d97ae97291d354c9aebb1">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2gclk__100_8h_source.html#l00223">223</a> of file <a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="afac34210cfe1313227411202ec22e070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac34210cfe1313227411202ec22e070">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2gclk__100_8h_source.html#l00225">225</a> of file <a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a3abd65232ccb4f986d0e884e31b37c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3abd65232ccb4f986d0e884e31b37c6b">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_g_c_l_k___s_t_a_t_u_s___type.html">GCLK_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1 (R/ 8) Status. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2gclk_8h_source.html#l00304">304</a> of file <a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a>.</p>

</div>
</div>
<a id="a1d917b55cadd613559ba44f2e9547eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d917b55cadd613559ba44f2e9547eef">&#9670;&nbsp;</a></span>SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_g_c_l_k___s_y_n_c_b_u_s_y___type.html">GCLK_SYNCBUSY_Type</a> SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/ 32) Synchronization Busy. </p>

<p class="definition">Definition at line <a class="el" href="component_2gclk__100_8h_source.html#l00222">222</a> of file <a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2gclk_8h_source.html">gclk.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2gclk__100_8h_source.html">gclk_100.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:19 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
