<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="54" Path="/home/adrian/vivado_projects_2022/tetra_v3_test/tetra_v3_clean.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="1e18ad487a3f406f99e236e06808f90a"/>
    <Option Name="Part" Val="xczu28dr-ffvg1517-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirIES" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirIES" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:zcu111:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="ExampleProject" Val="TRUE"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_repo"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/../tetra_v3_clean/tetra_v3_clean.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zcu111"/>
    <Option Name="WTXSimLaunchSim" Val="30"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="114"/>
    <Option Name="WTModelSimExportSim" Val="114"/>
    <Option Name="WTQuestaExportSim" Val="114"/>
    <Option Name="WTIesExportSim" Val="114"/>
    <Option Name="WTVcsExportSim" Val="114"/>
    <Option Name="WTRivieraExportSim" Val="114"/>
    <Option Name="WTActivehdlExportSim" Val="114"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/mymux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../blast_module_eth_v2/blast_module_eth_v2.srcs/sources_1/new/mymux.vhd"/>
          <Attr Name="ImportTime" Val="1616952960"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/mux_4port.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../single_chan_v5/single_chan_v5.srcs/sources_1/new/mux_4port.vhd"/>
          <Attr Name="ImportTime" Val="1654614554"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/d_flip/d_flip.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/d_flip/d_flip.vhdl"/>
          <Attr Name="ImportTime" Val="1661303605"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rising_edge/rise_edge.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/rising_edge/rise_edge.vhdl"/>
          <Attr Name="ImportTime" Val="1660694954"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mux/mux.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/mux/mux.vhdl"/>
          <Attr Name="ImportTime" Val="1652027390"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gigabit_udp_tx/add_crc32.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/gigabit_udp_tx/add_crc32.vhd"/>
          <Attr Name="ImportTime" Val="1652027396"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gigabit_udp_tx/add_preamble.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/gigabit_udp_tx/add_preamble.vhd"/>
          <Attr Name="ImportTime" Val="1652027396"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gigabit_udp_tx/byte_data.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/gigabit_udp_tx/byte_data.vhd"/>
          <Attr Name="ImportTime" Val="1669951996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gigabit_udp_tx/rgmii_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/gigabit_udp_tx/rgmii_rx.vhd"/>
          <Attr Name="ImportTime" Val="1669952010"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gigabit_udp_tx/rgmii_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/gigabit_udp_tx/rgmii_tx.vhd"/>
          <Attr Name="ImportTime" Val="1670354801"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gigabit_udp_tx/eth_top_v2.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/gigabit_udp_tx/eth_top_v2.vhd"/>
          <Attr Name="ImportTime" Val="1670360016"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/and2.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/and2.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/regN/and2.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/regN/and2.vhdl"/>
          <Attr Name="ImportTime" Val="1652027376"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/counterN.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/counterN.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/d_ff.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/d_ff.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/regN/d_ff.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/regN/d_ff.vhdl"/>
          <Attr Name="ImportTime" Val="1652027378"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/edge_detect.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/edge_detect.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/regN.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/regN.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/regN/regN.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../ghdl/regN/regN.vhdl"/>
          <Attr Name="ImportTime" Val="1652027378"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/falling_edge_detect.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/falling_edge_detect.vhdl"/>
          <Attr Name="ImportTime" Val="1615249806"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/eth_buffer.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/eth_buffer.vhdl"/>
          <Attr Name="ImportTime" Val="1615311884"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/bram_lutwave.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../bram_rf/bram_rf.srcs/sources_1/bd/bram_lutwave/bram_lutwave.bd"/>
          <Attr Name="ImportTime" Val="1571929666"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_zynq_ultra_ps_e_0_0/bram_lutwave_zynq_ultra_ps_e_0_0.xci">
          <Proxy FileSetName="bram_lutwave_zynq_ultra_ps_e_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_usp_rf_data_converter_0_0/bram_lutwave_usp_rf_data_converter_0_0.xci">
          <Proxy FileSetName="bram_lutwave_usp_rf_data_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_rst_ps8_0_99M_0/bram_lutwave_rst_ps8_0_99M_0.xci">
          <Proxy FileSetName="bram_lutwave_rst_ps8_0_99M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_clk_wiz_0_0/bram_lutwave_clk_wiz_0_0.xci">
          <Proxy FileSetName="bram_lutwave_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_rst_ps8_0_99M_1/bram_lutwave_rst_ps8_0_99M_1.xci">
          <Proxy FileSetName="bram_lutwave_rst_ps8_0_99M_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_xbar_2/bram_lutwave_xbar_2.xci">
          <Proxy FileSetName="bram_lutwave_xbar_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_xbar_3/bram_lutwave_xbar_3.xci">
          <Proxy FileSetName="bram_lutwave_xbar_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_dsp_regs_0_0/bram_lutwave_dsp_regs_0_0.xci">
          <Proxy FileSetName="bram_lutwave_dsp_regs_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_ctrl_0_7/bram_lutwave_axi_bram_ctrl_0_7.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_ctrl_0_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_5/bram_lutwave_blk_mem_gen_0_5.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_0_4/bram_lutwave_mymux_0_4.xci">
          <Proxy FileSetName="bram_lutwave_mymux_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_gpio_0_9/bram_lutwave_axi_gpio_0_9.xci">
          <Proxy FileSetName="bram_lutwave_axi_gpio_0_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_0_0/bram_lutwave_mux_4port_0_0.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_mealy_x16_w_0_0/bram_lutwave_axi_bram_mealy_x16_w_0_0.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_mealy_x16_w_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_0_1/bram_lutwave_mux_4port_0_1.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_rst_ps8_0_99M1_0/bram_lutwave_rst_ps8_0_99M1_0.xci">
          <Proxy FileSetName="bram_lutwave_rst_ps8_0_99M1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_ddr4_0_0/bram_lutwave_ddr4_0_0.xci">
          <Proxy FileSetName="bram_lutwave_ddr4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_0_8/bram_lutwave_mymux_0_8.xci">
          <Proxy FileSetName="bram_lutwave_mymux_0_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_0_9/bram_lutwave_mymux_0_9.xci">
          <Proxy FileSetName="bram_lutwave_mymux_0_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_1_0/bram_lutwave_mymux_1_0.xci">
          <Proxy FileSetName="bram_lutwave_mymux_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_2_0/bram_lutwave_mymux_2_0.xci">
          <Proxy FileSetName="bram_lutwave_mymux_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_gpio_0_10/bram_lutwave_axi_gpio_0_10.xci">
          <Proxy FileSetName="bram_lutwave_axi_gpio_0_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_fifo_generator_0_0/bram_lutwave_fifo_generator_0_0.xci">
          <Proxy FileSetName="bram_lutwave_fifo_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_util_vector_logic_0_0/bram_lutwave_util_vector_logic_0_0.xci">
          <Proxy FileSetName="bram_lutwave_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_d_flip_0_0/bram_lutwave_d_flip_0_0.xci">
          <Proxy FileSetName="bram_lutwave_d_flip_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_d_flip_0_2/bram_lutwave_d_flip_0_2.xci">
          <Proxy FileSetName="bram_lutwave_d_flip_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_1/bram_lutwave_c_counter_binary_0_1.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_util_vector_logic_0_1/bram_lutwave_util_vector_logic_0_1.xci">
          <Proxy FileSetName="bram_lutwave_util_vector_logic_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_2/bram_lutwave_c_counter_binary_0_2.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_1_0/bram_lutwave_c_counter_binary_1_0.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_util_vector_logic_0_2/bram_lutwave_util_vector_logic_0_2.xci">
          <Proxy FileSetName="bram_lutwave_util_vector_logic_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_3_0/bram_lutwave_mymux_3_0.xci">
          <Proxy FileSetName="bram_lutwave_mymux_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_arlen_0/bram_lutwave_mymux_arlen_0.xci">
          <Proxy FileSetName="bram_lutwave_mymux_arlen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_arsize_0/bram_lutwave_mymux_arsize_0.xci">
          <Proxy FileSetName="bram_lutwave_mymux_arsize_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_util_reduced_logic_0_0/bram_lutwave_util_reduced_logic_0_0.xci">
          <Proxy FileSetName="bram_lutwave_util_reduced_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_3/bram_lutwave_c_counter_binary_0_3.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_2_0/bram_lutwave_c_counter_binary_2_0.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_rise_edge_0_0/bram_lutwave_rise_edge_0_0.xci">
          <Proxy FileSetName="bram_lutwave_rise_edge_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blast_module_v6_cord_0_0/bram_lutwave_blast_module_v6_cord_0_0.xci">
          <Proxy FileSetName="bram_lutwave_blast_module_v6_cord_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_ctrl_0_11/bram_lutwave_axi_bram_ctrl_0_11.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_ctrl_0_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_9/bram_lutwave_blk_mem_gen_0_9.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_4/bram_lutwave_c_counter_binary_0_4.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_0_0/bram_lutwave_mux_0_0.xci">
          <Proxy FileSetName="bram_lutwave_mux_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_5/bram_lutwave_c_counter_binary_0_5.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_0/bram_lutwave_c_shift_ram_0_0.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_wide_ctrl_0/bram_lutwave_axi_wide_ctrl_0.xci">
          <Proxy FileSetName="bram_lutwave_axi_wide_ctrl_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_dsp_regs_0_1/bram_lutwave_dsp_regs_0_1.xci">
          <Proxy FileSetName="bram_lutwave_dsp_regs_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_ctrl_0_12/bram_lutwave_axi_bram_ctrl_0_12.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_ctrl_0_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_10/bram_lutwave_blk_mem_gen_0_10.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_0_2/bram_lutwave_mux_4port_0_2.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_0_10/bram_lutwave_mymux_0_10.xci">
          <Proxy FileSetName="bram_lutwave_mymux_0_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_mealy_x16_w_0_1/bram_lutwave_axi_bram_mealy_x16_w_0_1.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_mealy_x16_w_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_1_0/bram_lutwave_mux_4port_1_0.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_dphi_bram_0/bram_lutwave_axi_dphi_bram_0.xci">
          <Proxy FileSetName="bram_lutwave_axi_dphi_bram_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_11/bram_lutwave_blk_mem_gen_0_11.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_6/bram_lutwave_c_counter_binary_0_6.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blast_module_v6_cord_0_1/bram_lutwave_blast_module_v6_cord_0_1.xci">
          <Proxy FileSetName="bram_lutwave_blast_module_v6_cord_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_1/bram_lutwave_c_shift_ram_0_1.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_0_1/bram_lutwave_mux_0_1.xci">
          <Proxy FileSetName="bram_lutwave_mux_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_7/bram_lutwave_c_counter_binary_0_7.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_0_2/bram_lutwave_mux_0_2.xci">
          <Proxy FileSetName="bram_lutwave_mux_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_8/bram_lutwave_c_counter_binary_0_8.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_0_3/bram_lutwave_mux_0_3.xci">
          <Proxy FileSetName="bram_lutwave_mux_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_9/bram_lutwave_c_counter_binary_0_9.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_wide_ctrl_1/bram_lutwave_axi_wide_ctrl_1.xci">
          <Proxy FileSetName="bram_lutwave_axi_wide_ctrl_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_dsp_regs_0_2/bram_lutwave_dsp_regs_0_2.xci">
          <Proxy FileSetName="bram_lutwave_dsp_regs_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_ctrl_0_13/bram_lutwave_axi_bram_ctrl_0_13.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_ctrl_0_13"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_12/bram_lutwave_blk_mem_gen_0_12.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_0_3/bram_lutwave_mux_4port_0_3.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_0_11/bram_lutwave_mymux_0_11.xci">
          <Proxy FileSetName="bram_lutwave_mymux_0_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_mealy_x16_w_0_2/bram_lutwave_axi_bram_mealy_x16_w_0_2.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_mealy_x16_w_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_1_1/bram_lutwave_mux_4port_1_1.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_dphi_bram_1/bram_lutwave_axi_dphi_bram_1.xci">
          <Proxy FileSetName="bram_lutwave_axi_dphi_bram_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_13/bram_lutwave_blk_mem_gen_0_13.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_13"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_10/bram_lutwave_c_counter_binary_0_10.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blast_module_v6_cord_0_2/bram_lutwave_blast_module_v6_cord_0_2.xci">
          <Proxy FileSetName="bram_lutwave_blast_module_v6_cord_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_2/bram_lutwave_c_shift_ram_0_2.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_wide_ctrl_2/bram_lutwave_axi_wide_ctrl_2.xci">
          <Proxy FileSetName="bram_lutwave_axi_wide_ctrl_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_dsp_regs_0_3/bram_lutwave_dsp_regs_0_3.xci">
          <Proxy FileSetName="bram_lutwave_dsp_regs_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_ctrl_0_14/bram_lutwave_axi_bram_ctrl_0_14.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_ctrl_0_14"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_14/bram_lutwave_blk_mem_gen_0_14.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_14"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_0_4/bram_lutwave_mux_4port_0_4.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mymux_0_12/bram_lutwave_mymux_0_12.xci">
          <Proxy FileSetName="bram_lutwave_mymux_0_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_bram_mealy_x16_w_0_3/bram_lutwave_axi_bram_mealy_x16_w_0_3.xci">
          <Proxy FileSetName="bram_lutwave_axi_bram_mealy_x16_w_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_mux_4port_1_2/bram_lutwave_mux_4port_1_2.xci">
          <Proxy FileSetName="bram_lutwave_mux_4port_1_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_axi_dphi_bram_2/bram_lutwave_axi_dphi_bram_2.xci">
          <Proxy FileSetName="bram_lutwave_axi_dphi_bram_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_15/bram_lutwave_blk_mem_gen_0_15.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_15"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_counter_binary_0_11/bram_lutwave_c_counter_binary_0_11.xci">
          <Proxy FileSetName="bram_lutwave_c_counter_binary_0_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blast_module_v6_cord_0_3/bram_lutwave_blast_module_v6_cord_0_3.xci">
          <Proxy FileSetName="bram_lutwave_blast_module_v6_cord_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_3/bram_lutwave_c_shift_ram_0_3.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_ethernet_top_2_0_0/bram_lutwave_ethernet_top_2_0_0.xci">
          <Proxy FileSetName="bram_lutwave_ethernet_top_2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_buffer_0_0/bram_lutwave_eth_buffer_0_0.xci">
          <Proxy FileSetName="bram_lutwave_eth_buffer_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_16/bram_lutwave_blk_mem_gen_0_16.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_16"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_regs_0_0/bram_lutwave_eth_regs_0_0.xci">
          <Proxy FileSetName="bram_lutwave_eth_regs_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_clk_wiz_0_1/bram_lutwave_clk_wiz_0_1.xci">
          <Proxy FileSetName="bram_lutwave_clk_wiz_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_buffer_0_1/bram_lutwave_eth_buffer_0_1.xci">
          <Proxy FileSetName="bram_lutwave_eth_buffer_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_17/bram_lutwave_blk_mem_gen_0_17.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_17"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_regs_0_1/bram_lutwave_eth_regs_0_1.xci">
          <Proxy FileSetName="bram_lutwave_eth_regs_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_ethernet_top_2_0_1/bram_lutwave_ethernet_top_2_0_1.xci">
          <Proxy FileSetName="bram_lutwave_ethernet_top_2_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_buffer_0_2/bram_lutwave_eth_buffer_0_2.xci">
          <Proxy FileSetName="bram_lutwave_eth_buffer_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_18/bram_lutwave_blk_mem_gen_0_18.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_18"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_regs_0_2/bram_lutwave_eth_regs_0_2.xci">
          <Proxy FileSetName="bram_lutwave_eth_regs_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_ethernet_top_2_0_2/bram_lutwave_ethernet_top_2_0_2.xci">
          <Proxy FileSetName="bram_lutwave_ethernet_top_2_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_buffer_0_3/bram_lutwave_eth_buffer_0_3.xci">
          <Proxy FileSetName="bram_lutwave_eth_buffer_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_blk_mem_gen_0_19/bram_lutwave_blk_mem_gen_0_19.xci">
          <Proxy FileSetName="bram_lutwave_blk_mem_gen_0_19"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_eth_regs_0_3/bram_lutwave_eth_regs_0_3.xci">
          <Proxy FileSetName="bram_lutwave_eth_regs_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_ethernet_top_2_0_3/bram_lutwave_ethernet_top_2_0_3.xci">
          <Proxy FileSetName="bram_lutwave_ethernet_top_2_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_accum_0_0/bram_lutwave_c_accum_0_0.xci">
          <Proxy FileSetName="bram_lutwave_c_accum_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_accum_0_1/bram_lutwave_c_accum_0_1.xci">
          <Proxy FileSetName="bram_lutwave_c_accum_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_6/bram_lutwave_c_shift_ram_0_6.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_accum_0_2/bram_lutwave_c_accum_0_2.xci">
          <Proxy FileSetName="bram_lutwave_c_accum_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_5/bram_lutwave_c_shift_ram_0_5.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_4/bram_lutwave_c_shift_ram_0_4.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_shift_ram_0_7/bram_lutwave_c_shift_ram_0_7.xci">
          <Proxy FileSetName="bram_lutwave_c_shift_ram_0_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bram_lutwave.bd" FileRelPathName="ip/bram_lutwave_c_accum_0_3/bram_lutwave_c_accum_0_3.xci">
          <Proxy FileSetName="bram_lutwave_c_accum_0_3"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/hdl/bram_lutwave_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../phil_cody_adrian_golden_ddcfixed_may242022/silver_blast_bramctrlr/silver_blast_bramctrlr.srcs/sources_1/bd/bram_lutwave/hdl/bram_lutwave_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1653515056"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/delay.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../single_chan_v5/single_chan_v5.srcs/sources_1/new/delay.vhd"/>
          <Attr Name="ImportTime" Val="1654792233"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/bram_addr.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../phil_cody_adrian_golden_ddcfixed_may242022/silver_blast_bramctrlr/silver_blast_bramctrlr.srcs/sources_1/new/bram_addr.vhd"/>
          <Attr Name="ImportTime" Val="1652389441"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/redge_latch.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../blast_module_eth_v2p2_signed_ddc_sync/blast_module_eth_v2p2_signed_ddc_sync.srcs/sources_1/new/redge_latch.vhd"/>
          <Attr Name="ImportTime" Val="1621356290"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/timestamp.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../blast_module_eth_v2p2_signed_ddc_sync/blast_module_eth_v2p2_signed_ddc_sync.srcs/sources_1/new/timestamp.vhd"/>
          <Attr Name="ImportTime" Val="1628196612"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/treasure/redge_pulser.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../treasure/redge_pulser.vhd"/>
          <Attr Name="ImportTime" Val="1612576014"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/treasure/last_count.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../treasure/last_count.vhd"/>
          <Attr Name="ImportTime" Val="1612575984"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/treasure/byte_slice.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../treasure/byte_slice.vhd"/>
          <Attr Name="ImportTime" Val="1612575984"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/or2.vhdl">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/or2.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/eth_buffer/accumN.vhdl">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/eth_buffer/accumN.vhdl"/>
          <Attr Name="ImportTime" Val="1612551644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_0/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_0/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015706"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_0/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_0/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015706"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_1/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_1/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015711"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_1/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_1/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015711"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_2/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_2/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015715"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_2/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_2/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015715"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_3/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_3/blast_module_v6_cordic_ddc_dist_mem_gen_i0_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015718"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_3/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../tetra_v2/tetra_v2.srcs/sources_1/bd/bram_lutwave/ip/bram_lutwave_blast_module_v6_cord_0_3/blast_module_v6_cordic_ddc_dist_mem_gen_i1_vivado.coe"/>
          <Attr Name="ImportTime" Val="1665015718"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="bram_lutwave_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../bram_rf_adc_2/bram_rf_adc_2.srcs/constrs_1/new/constraints.xdc"/>
          <Attr Name="ImportTime" Val="1578436240"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constraints.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="eth_buffer"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopArchitecture" Val="struct"/>
        <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/imports/eth_buffer/eth_buffer.vhdl"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <File Path="$PSRCDIR/utils_1/imports/impl_3/bram_lutwave_wrapper_routed.dcp">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../tools/Xilinx/Vivado/2018.3/bin/cordic_tdm_gold/cordic_tdm_gold.runs/impl_3/bram_lutwave_wrapper_routed.dcp"/>
          <Attr Name="ImportTime" Val="1587330937"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedInSteps" Val="impl_3"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_zynq_ultra_ps_e_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_zynq_ultra_ps_e_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_zynq_ultra_ps_e_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_usp_rf_data_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_usp_rf_data_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_usp_rf_data_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_rst_ps8_0_99M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_rst_ps8_0_99M_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_rst_ps8_0_99M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_rst_ps8_0_99M_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_rst_ps8_0_99M_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_rst_ps8_0_99M_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_xbar_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_xbar_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_xbar_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_xbar_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_xbar_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_xbar_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_dsp_regs_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_dsp_regs_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_dsp_regs_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_ctrl_0_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_ctrl_0_7">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_ctrl_0_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_5">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_0_4">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_gpio_0_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_gpio_0_9">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_gpio_0_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_mealy_x16_w_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_mealy_x16_w_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_mealy_x16_w_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_rst_ps8_0_99M1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_rst_ps8_0_99M1_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_rst_ps8_0_99M1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_ddr4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_ddr4_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_ddr4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_0_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_0_8">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_0_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_0_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_0_9">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_0_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_1_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_2_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_gpio_0_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_gpio_0_10">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_gpio_0_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_fifo_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_fifo_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_fifo_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_d_flip_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_d_flip_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_d_flip_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_d_flip_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_d_flip_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_d_flip_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_util_vector_logic_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_util_vector_logic_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_util_vector_logic_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_1_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_util_vector_logic_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_util_vector_logic_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_util_vector_logic_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_3_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_arlen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_arlen_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_arlen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_arsize_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_arsize_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_arsize_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_util_reduced_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_util_reduced_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_util_reduced_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_2_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_rise_edge_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_rise_edge_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_rise_edge_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blast_module_v6_cord_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blast_module_v6_cord_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blast_module_v6_cord_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_ctrl_0_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_ctrl_0_11">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_ctrl_0_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_9">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_4">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_5">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_wide_ctrl_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_wide_ctrl_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_wide_ctrl_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_dsp_regs_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_dsp_regs_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_dsp_regs_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_ctrl_0_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_ctrl_0_12">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_ctrl_0_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_10">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_0_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_0_10">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_0_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_mealy_x16_w_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_mealy_x16_w_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_mealy_x16_w_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_1_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_dphi_bram_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_dphi_bram_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_dphi_bram_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_11">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_6">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blast_module_v6_cord_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blast_module_v6_cord_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blast_module_v6_cord_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_7">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_8">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_9">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_wide_ctrl_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_wide_ctrl_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_wide_ctrl_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_dsp_regs_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_dsp_regs_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_dsp_regs_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_ctrl_0_13" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_ctrl_0_13">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_ctrl_0_13"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_12">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_0_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_0_11">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_0_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_mealy_x16_w_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_mealy_x16_w_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_mealy_x16_w_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_1_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_dphi_bram_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_dphi_bram_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_dphi_bram_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_13" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_13">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_13"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_10">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blast_module_v6_cord_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blast_module_v6_cord_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blast_module_v6_cord_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_wide_ctrl_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_wide_ctrl_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_wide_ctrl_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_dsp_regs_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_dsp_regs_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_dsp_regs_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_ctrl_0_14" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_ctrl_0_14">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_ctrl_0_14"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_14" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_14">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_14"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_0_4">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mymux_0_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mymux_0_12">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mymux_0_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_bram_mealy_x16_w_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_bram_mealy_x16_w_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_bram_mealy_x16_w_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_mux_4port_1_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_mux_4port_1_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_mux_4port_1_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_axi_dphi_bram_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_axi_dphi_bram_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_axi_dphi_bram_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_15" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_15">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_15"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_counter_binary_0_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_counter_binary_0_11">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_counter_binary_0_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blast_module_v6_cord_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blast_module_v6_cord_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blast_module_v6_cord_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_ethernet_top_2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_ethernet_top_2_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_ethernet_top_2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_buffer_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_buffer_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_buffer_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_16" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_16">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_16"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_regs_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_regs_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_regs_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_clk_wiz_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_clk_wiz_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_clk_wiz_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_buffer_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_buffer_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_buffer_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_17" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_17">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_17"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_regs_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_regs_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_regs_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_ethernet_top_2_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_ethernet_top_2_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_ethernet_top_2_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_buffer_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_buffer_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_buffer_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_18">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_regs_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_regs_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_regs_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_ethernet_top_2_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_ethernet_top_2_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_ethernet_top_2_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_buffer_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_buffer_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_buffer_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_blk_mem_gen_0_19" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_blk_mem_gen_0_19">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_blk_mem_gen_0_19"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_eth_regs_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_eth_regs_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_eth_regs_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_ethernet_top_2_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_ethernet_top_2_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_ethernet_top_2_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_accum_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_accum_0_0">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_accum_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_accum_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_accum_0_1">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_accum_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_6">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_5">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_4">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_shift_ram_0_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_shift_ram_0_7">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_shift_ram_0_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_accum_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_accum_0_2">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_accum_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bram_lutwave_c_accum_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bram_lutwave_c_accum_0_3">
      <Config>
        <Option Name="TopModule" Val="bram_lutwave_c_accum_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="15">
    <Run Id="synth_2" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../phil_cody_adrian_golden_ddcfixed_may242022/silver_blast_bramctrlr/silver_blast_bramctrlr.srcs/utils_1/imports/synth_2">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_zynq_ultra_ps_e_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_zynq_ultra_ps_e_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_zynq_ultra_ps_e_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_zynq_ultra_ps_e_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_usp_rf_data_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_usp_rf_data_converter_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_usp_rf_data_converter_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_usp_rf_data_converter_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rst_ps8_0_99M_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_rst_ps8_0_99M_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rst_ps8_0_99M_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rst_ps8_0_99M_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_clk_wiz_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_clk_wiz_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_clk_wiz_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rst_ps8_0_99M_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_rst_ps8_0_99M_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rst_ps8_0_99M_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rst_ps8_0_99M_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_xbar_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_xbar_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_xbar_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_xbar_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_xbar_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_xbar_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_xbar_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_xbar_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_dsp_regs_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_7_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_ctrl_0_7" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_7_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_5_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_5" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_5_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_4_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_0_4" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_4_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_gpio_0_9_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_gpio_0_9" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_gpio_0_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_gpio_0_9_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_mealy_x16_w_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rst_ps8_0_99M1_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_rst_ps8_0_99M1_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rst_ps8_0_99M1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rst_ps8_0_99M1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ddr4_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_ddr4_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ddr4_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ddr4_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_8_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_0_8" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_8_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_9_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_0_9" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_9_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_1_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_1_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_2_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_2_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_gpio_0_10_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_gpio_0_10" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_gpio_0_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_gpio_0_10_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_fifo_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_fifo_generator_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_fifo_generator_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_fifo_generator_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_util_vector_logic_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_vector_logic_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_d_flip_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_d_flip_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_d_flip_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_d_flip_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_d_flip_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_d_flip_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_d_flip_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_d_flip_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_vector_logic_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_util_vector_logic_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_vector_logic_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_vector_logic_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_1_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_1_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_vector_logic_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_util_vector_logic_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_vector_logic_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_vector_logic_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_3_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_3_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_arlen_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_arlen_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_arlen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_arlen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_arsize_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_arsize_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_arsize_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_arsize_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_reduced_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_util_reduced_logic_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_reduced_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_reduced_logic_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_2_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_2_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rise_edge_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_rise_edge_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rise_edge_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rise_edge_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blast_module_v6_cord_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_11_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_ctrl_0_11" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_11_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_9_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_9" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_9_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_4_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_4" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_4_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_5_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_5" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_5_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_wide_ctrl_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_wide_ctrl_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_wide_ctrl_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_wide_ctrl_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_dsp_regs_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_12_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_ctrl_0_12" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_12_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_10_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_10" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_10_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_10_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_0_10" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_10_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_mealy_x16_w_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_1_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_1_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_dphi_bram_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_dphi_bram_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_dphi_bram_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_dphi_bram_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_11_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_11" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_11_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_6_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_6" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_6_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blast_module_v6_cord_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_7_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_7" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_7_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_8_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_8" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_8_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_9_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_9" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_9_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_wide_ctrl_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_wide_ctrl_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_wide_ctrl_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_wide_ctrl_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_dsp_regs_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_13_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_ctrl_0_13" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_13" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_13_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_12_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_12" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_12_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_11_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_0_11" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_11_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_mealy_x16_w_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_1_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_1_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_1_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_1_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_dphi_bram_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_dphi_bram_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_dphi_bram_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_dphi_bram_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_13_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_13" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_13" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_13_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_10_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_10" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_10_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blast_module_v6_cord_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_wide_ctrl_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_wide_ctrl_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_wide_ctrl_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_wide_ctrl_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_dsp_regs_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_14_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_ctrl_0_14" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_14" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_14_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_14_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_14" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_14" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_14_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_4_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_0_4" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_4_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_12_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mymux_0_12" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_12_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_bram_mealy_x16_w_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_1_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_mux_4port_1_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_1_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_1_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_dphi_bram_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_axi_dphi_bram_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_dphi_bram_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_dphi_bram_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_15_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_15" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_15" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_15_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_11_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_counter_binary_0_11" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_11_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blast_module_v6_cord_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_ethernet_top_2_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_buffer_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_16_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_16" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_16" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_16_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_regs_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_clk_wiz_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_clk_wiz_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_clk_wiz_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_clk_wiz_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_buffer_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_17_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_17" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_17" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_17_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_regs_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_ethernet_top_2_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_buffer_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_18_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_18" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_18" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_18_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_regs_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_ethernet_top_2_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_buffer_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_19_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_blk_mem_gen_0_19" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_19" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_19_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_eth_regs_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_ethernet_top_2_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_0_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_accum_0_0" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_1_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_accum_0_1" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_6_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_6" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_6_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_5_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_5" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_5_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_4_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_4" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_4_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_7_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_shift_ram_0_7" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_7_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_2_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_accum_0_2" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_3_synth_1" Type="Ft3:Synth" SrcSet="bram_lutwave_c_accum_0_3" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_3" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" IncrementalCheckpoint="$PPRDIR/../tetra_v3_clean/tetra_v3_clean.srcs/utils_1/imports/impl_3/bram_lutwave_wrapper_routed.dcp" WriteIncrSynthDcp="false" State="current" SynthRun="synth_2" IncludeInArchive="true" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3_clean/tetra_v3_clean.srcs/utils_1/imports/impl_3">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_zynq_ultra_ps_e_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_zynq_ultra_ps_e_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_zynq_ultra_ps_e_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_zynq_ultra_ps_e_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_usp_rf_data_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_usp_rf_data_converter_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_usp_rf_data_converter_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_usp_rf_data_converter_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rst_ps8_0_99M_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rst_ps8_0_99M_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_rst_ps8_0_99M_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rst_ps8_0_99M_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_clk_wiz_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_clk_wiz_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_clk_wiz_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rst_ps8_0_99M_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rst_ps8_0_99M_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_rst_ps8_0_99M_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rst_ps8_0_99M_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_xbar_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_xbar_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_xbar_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_xbar_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_xbar_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_xbar_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_xbar_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_xbar_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_dsp_regs_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_7_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_ctrl_0_7_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_7_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_5_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_5_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_4_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_4_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_gpio_0_9_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_gpio_0_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_gpio_0_9_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_gpio_0_9_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_mealy_x16_w_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rst_ps8_0_99M1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rst_ps8_0_99M1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_rst_ps8_0_99M1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rst_ps8_0_99M1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ddr4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ddr4_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_ddr4_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ddr4_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_8_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_0_8_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_8_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_9_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_0_9_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_9_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_gpio_0_10_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_gpio_0_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_gpio_0_10_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_gpio_0_10_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_fifo_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_fifo_generator_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_fifo_generator_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_fifo_generator_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_vector_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_util_vector_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_vector_logic_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_d_flip_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_d_flip_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_d_flip_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_d_flip_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_d_flip_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_d_flip_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_d_flip_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_d_flip_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_vector_logic_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_vector_logic_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_util_vector_logic_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_vector_logic_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_vector_logic_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_vector_logic_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_util_vector_logic_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_vector_logic_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_arlen_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_arlen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_arlen_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_arlen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_arsize_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_arsize_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_arsize_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_arsize_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_util_reduced_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_util_reduced_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_util_reduced_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_util_reduced_logic_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_rise_edge_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_rise_edge_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_rise_edge_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_rise_edge_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blast_module_v6_cord_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_11_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_ctrl_0_11_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_11_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_9_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_9_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_9_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_4_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_4_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_5_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_5_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_wide_ctrl_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_wide_ctrl_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_wide_ctrl_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_wide_ctrl_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_dsp_regs_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_12_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_ctrl_0_12_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_12_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_10_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_10_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_10_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_10_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_0_10_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_10_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_mealy_x16_w_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_dphi_bram_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_dphi_bram_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_dphi_bram_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_dphi_bram_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_11_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_11_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_11_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_6_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_6_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_6_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blast_module_v6_cord_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_7_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_7_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_7_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_8_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_8_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_8_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_9_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_9_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_9_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_wide_ctrl_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_wide_ctrl_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_wide_ctrl_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_wide_ctrl_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_dsp_regs_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_13_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_13" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_ctrl_0_13_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_13_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_12_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_12_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_12_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_11_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_0_11_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_11_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_mealy_x16_w_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_1_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_1_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_1_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_1_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_dphi_bram_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_dphi_bram_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_dphi_bram_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_dphi_bram_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_13_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_13" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_13_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_13_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_10_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_10_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_10_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blast_module_v6_cord_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_wide_ctrl_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_wide_ctrl_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_wide_ctrl_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_wide_ctrl_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_dsp_regs_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_dsp_regs_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_dsp_regs_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_dsp_regs_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_ctrl_0_14_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_ctrl_0_14" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_ctrl_0_14_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_ctrl_0_14_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_14_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_14" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_14_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_14_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_0_4_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_0_4_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mymux_0_12_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mymux_0_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mymux_0_12_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mymux_0_12_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_bram_mealy_x16_w_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_bram_mealy_x16_w_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_bram_mealy_x16_w_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_bram_mealy_x16_w_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_mux_4port_1_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_mux_4port_1_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_mux_4port_1_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_mux_4port_1_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_axi_dphi_bram_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_axi_dphi_bram_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_axi_dphi_bram_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_axi_dphi_bram_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_15_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_15" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_15_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_15_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_counter_binary_0_11_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_counter_binary_0_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_counter_binary_0_11_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_counter_binary_0_11_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blast_module_v6_cord_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blast_module_v6_cord_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blast_module_v6_cord_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blast_module_v6_cord_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_ethernet_top_2_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_buffer_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_16_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_16" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_16_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_16_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_regs_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_clk_wiz_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_clk_wiz_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_clk_wiz_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_clk_wiz_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_buffer_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_17_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_17" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_17_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_17_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_regs_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_ethernet_top_2_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_buffer_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_18_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_18" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_18_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_18_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_regs_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_ethernet_top_2_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_buffer_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_buffer_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_buffer_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_buffer_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_blk_mem_gen_0_19_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_blk_mem_gen_0_19" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_blk_mem_gen_0_19_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_blk_mem_gen_0_19_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_eth_regs_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_eth_regs_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_eth_regs_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_eth_regs_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_ethernet_top_2_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_ethernet_top_2_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_ethernet_top_2_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_ethernet_top_2_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_accum_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_accum_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_6_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_6_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_6_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_5_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_5_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_4_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_4_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_shift_ram_0_7_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_shift_ram_0_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_shift_ram_0_7_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_shift_ram_0_7_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_accum_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="bram_lutwave_c_accum_0_3_impl_1" Type="Ft2:EntireDesign" Part="xczu28dr-ffvg1517-2-e" ConstrsSet="bram_lutwave_c_accum_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="bram_lutwave_c_accum_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../tetra_v3/tetra_v3.srcs/utils_1/imports/bram_lutwave_c_accum_0_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="10"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="11"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="12"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="13"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="14"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="15"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="16"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="17"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="18"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="19"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="20"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="21"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="22"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="23"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="24"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="25"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="26"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="27"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="28"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="29"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="3"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="30"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="31"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="32"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="33"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="34"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="35"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="36"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="37"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="38"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="39"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="4"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="40"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="41"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="42"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="43"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="44"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="45"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="46"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="47"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="48"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="49"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="5"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="50"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="6"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="9"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0"/>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1"/>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0"/>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1"/>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
            <GadgetParam Name="VIEW.TYPE" Type="string" Value="graph"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1"/>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
