<stg><name>load_data<1920, 16, 10, 45, 22, 17, 1></name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %scaleI_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %scaleI

]]></Node>
<StgValue><ssdm name="scaleI_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %inCurrRow_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %inCurrRow

]]></Node>
<StgValue><ssdm name="inCurrRow_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8 %zext_ln731 = zext i16 %inCurrRow_read

]]></Node>
<StgValue><ssdm name="zext_ln731"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="33" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9 %zext_ln731_1 = zext i17 %scaleI_read

]]></Node>
<StgValue><ssdm name="zext_ln731_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731

]]></Node>
<StgValue><ssdm name="mul_ln731"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16 %tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %inCurrRow_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17 %icmp_ln41_1 = icmp_eq  i15 %tmp, i15

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731

]]></Node>
<StgValue><ssdm name="mul_ln731"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731

]]></Node>
<StgValue><ssdm name="mul_ln731"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %prevIceil_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %prevIceil_read

]]></Node>
<StgValue><ssdm name="prevIceil_read_1"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %prevIceil_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %prevIceil_read_5

]]></Node>
<StgValue><ssdm name="prevIceil_read_3"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6 %rows_cast3 = zext i16 %rows_read

]]></Node>
<StgValue><ssdm name="rows_cast3"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_split15, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731

]]></Node>
<StgValue><ssdm name="mul_ln731"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11 %iSmallFloor = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln731, i32, i32

]]></Node>
<StgValue><ssdm name="iSmallFloor"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12 %zext_ln36 = zext i17 %iSmallFloor

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13 %add_ln41 = add i18 %zext_ln36, i18

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14 %zext_ln41 = zext i18 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15 %icmp_ln41 = icmp_sgt  i32 %zext_ln41, i32 %prevIceil_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %or_ln41 = or i1 %icmp_ln41, i1 %icmp_ln41_1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %add_ln41_1 = add i17 %rows_cast3, i17

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:20 %sext_ln41 = sext i17 %add_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:21 %icmp_ln41_2 = icmp_slt  i18 %zext_ln36, i18 %sext_ln41

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:22 %and_ln41 = and i1 %or_ln41, i1 %icmp_ln41_2

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:23 %br_ln41 = br i1 %and_ln41, void %._crit_edge.loopexit, void %bb.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
bb.preheader:0 %br_ln44 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb:0 %i = phi i16 %add_ln44, void %bb.split, i16, void %bb.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="16">
<![CDATA[
bb:1 %zext_ln44 = zext i16 %i

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb:2 %icmp_ln44 = icmp_eq  i16 %i, i16 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb:3 %add_ln44 = add i16 %i, i16

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:4 %br_ln44 = br i1 %icmp_ln44, void %bb.split, void %._crit_edge.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb.split:0 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb.split:1 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split:2 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb.split:3 %strmFlowU_split15_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowU_split15

]]></Node>
<StgValue><ssdm name="strmFlowU_split15_read"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split:4 %buf_addr = getelementptr i16 %buf_r, i64, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
bb.split:5 %store_ln205 = store i16 %strmFlowU_split15_read, i11 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
bb.split:6 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.loopexit:0 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %flagLoaded_write_assign = phi i1, void %_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i1, void %._crit_edge.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="flagLoaded_write_assign"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %phi_ln58 = phi i32 %prevIceil_read_3, void %_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i32 %zext_ln41, void %._crit_edge.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln58"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="33" op_0_bw="33" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:2 %newret = insertvalue i33, i1 %flagLoaded_write_assign

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:3 %newret2 = insertvalue i33 %newret, i32 %phi_ln58

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="33">
<![CDATA[
._crit_edge.loopexit:4 %ret_ln58 = ret i33 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
