module write_fftram(
	input                         clk,
	input                         rst_n,
	input                         valid,//fftè¾“å‡ºæ•°æ®æœ‰æ•ˆæ ‡å¿—
	input						  disp_frame_fini,//VGAä¸?å¸§ç»“æŸçš„æ ‡å¿—
	input		[11:0]           length,//é¢‘è°±é•¿åº¦
	output    reg             fft_buf_wr,
	output	    [10:0]         fft_buf_addr,
	output		[11:0]           length_buf

);

//çŠ¶æ?æœº

localparam       S_IDLE    = 0;//åˆå§‹çŠ¶æ??
localparam       S_WRITE  = 1;//å‘fftramå†™çŠ¶æ€?
localparam       S_WAIT    = 2;//ç­‰å¾…çŠ¶æ??




reg valid_1;

always@(posedge clk) valid_1 <= valid;


wire valid_up;
assign  valid_up=(~valid_1)&&(valid);

reg[10:0] sample_cnt;//é‡‡æ ·ä¸ªæ•°
reg[31:0] wait_cnt;
reg[2:0] state;//çŠ¶æ?æœºå¯„å­˜å™?
assign fft_buf_addr = sample_cnt;
assign length_buf = length;
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)
	begin
		state <= S_IDLE;
		wait_cnt <= 32'd0;
		sample_cnt <= 11'd0;
		fft_buf_wr <= 1'b0;
	end
	else
		case(state)
			S_IDLE:state <= S_WRITE;
			S_WRITE:
				begin
					if(sample_cnt == 11'd2047)//åªå¾€fftramä¸­å†™å‰?1000ä¸ªç‚¹
						begin
							sample_cnt <= 11'd0;
							fft_buf_wr <= 1'b0;
							state <= S_WAIT;
						end
					else
						begin
							sample_cnt <= sample_cnt + 11'd1;
							fft_buf_wr <= 1'b1;                                //åœ¨å¾€fftramå†™æ•°æ®æ—¶ï¼Œå†™å¯„å­˜å™¨ä¸ºé«˜ç”µå¹?
						end
					
				end		
			S_WAIT:
				begin
					if(disp_frame_fini &&valid_up )         //     ä¸?å¸§ç»“æŸæ—¶å¹¶ä¸”fftè¾“å‡ºæœ‰æ•ˆä¸Šå‡æ²¿æ—¶ï¼ˆå³åˆšå¼€å§‹è¾“å‡ºï¼‰
						state<=S_IDLE;                                                             
					else
						;
				end
			default:
				state <= S_IDLE;
		endcase
end
endmodule