library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.all;

entity counter_updown_tb is
end counter_updown_tb;

architecture Behavioral of counter_updown_tb is
component counter_updown is
        port ( clk : in STD_LOGIC;
               count_en : in STD_LOGIC;
               resetn : in STD_LOGIC;
               sel : in STD_LOGIC;
               cout : out STD_LOGIC;
               sum : out STD_LOGIC_VECTOR (2 downto 0));
    end component;
    
    signal clk : STD_LOGIC := '0';
    signal count_en : STD_LOGIC := '0';
    signal resetn : STD_LOGIC := '0';
    signal sel : STD_LOGIC := '1';
    signal cout : STD_LOGIC;
    signal sum : STD_LOGIC_VECTOR (2 downto 0); 
    
    constant CLOCK_PERIOD : time := 10 ns;   
            
begin
    test : counter_updown
        port map ( clk => clk,
                   count_en => count_en, 
                   resetn => resetn,
                   sel => sel,
                   cout => cout,
                   sum => sum
                   );
                 
     stimulus : process
     begin
        --dummy start counter
         resetn<='1';
         count_en <= '1';
         clk <='1';
         sel <= '1';
         for i in 0 to 4 loop
            clk <= not clk;
            wait for CLOCK_PERIOD;
         end loop;
         
        --Test count_en=0
         count_en <= '0';
         for i in 0 to 9 loop
           clk <= not clk;
           wait for CLOCK_PERIOD;
         end loop;
        
        --Test count_up
        sel <= '1';
        count_en <= '1';
        for i in 0 to 17 loop
           clk <= not clk;
           wait for CLOCK_PERIOD;
        end loop;
        
        --Test count_en=0
         count_en <= '0';
         for i in 0 to 9 loop
           clk <= not clk;
           wait for CLOCK_PERIOD;
         end loop;
                
        --Test count_down
        count_en <= '1';
        sel <= '0';
        for i in 0 to 17 loop
           clk <= not clk;
           wait for CLOCK_PERIOD;
        end loop;

        --Test resetn=0
        resetn <= '0';
        for i in 0 to 9 loop
           clk <= not clk;
           wait for CLOCK_PERIOD;
        end loop;
        wait;
     end process;
end Behavioral;