// SPDX-FileCopyrightText: Copyright (c) 2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
// SPDX-License-Identifier: Apache-2.0
//! CPU-based timing simulation reference implementation.
//!
//! This simulates gate-level netlists with per-gate delays, tracking arrival
//! times during simulation. It serves as a reference for validating the GPU
//! timing implementation.
//!
//! Usage:
//!   cargo run -r --bin timing_sim_cpu -- <netlist.gv> <input.vcd> [options]

use gem::aig::{DriverType, AIG};
use gem::aigpdk::AIGPDKLeafPins;
use gem::flatten::PackedDelay;
use gem::liberty_parser::TimingLibrary;
use gem::sky130::{detect_library_from_file, extract_cell_type, CellLibrary, SKY130LeafPins};
use netlistdb::{Direction, GeneralPinName, NetlistDB};
use serde::{Deserialize, Serialize};
use std::collections::HashMap;
use std::fs::File;
use std::io::{BufReader, Seek, SeekFrom, Write};
use std::path::PathBuf;
use sverilogparse::SVerilogRange;
use vcd_ng::{FFValueChange, FastFlow, FastFlowToken, Parser, Scope, ScopeItem, Var};

#[derive(clap::Parser, Debug)]
#[command(name = "timing_sim_cpu")]
#[command(about = "CPU timing simulation with per-gate delays")]
struct Args {
    /// Gate-level verilog path synthesized in AIGPDK or SKY130 library.
    /// Optional if --config provides netlist_path.
    netlist_verilog: Option<PathBuf>,

    /// VCD input signal path (optional in self-test mode or --config mode)
    input_vcd: Option<PathBuf>,

    /// Top module type in netlist.
    #[clap(long)]
    top_module: Option<String>,

    /// The scope path of top module in the input VCD.
    #[clap(long)]
    input_vcd_scope: Option<String>,

    /// Clock period in picoseconds (default: 1000 = 1ns).
    #[clap(long, default_value = "1000")]
    clock_period: u64,

    /// Path to Liberty library file.
    #[clap(long)]
    liberty: Option<PathBuf>,

    /// Maximum cycles to simulate.
    #[clap(long)]
    max_cycles: Option<usize>,

    /// Report timing violations during simulation.
    #[clap(long)]
    report_violations: bool,

    /// Verbose output with per-cycle timing.
    #[clap(long)]
    verbose: bool,

    /// Output events JSON file for UART TX decoding.
    #[clap(long)]
    output_events: Option<PathBuf>,

    /// UART baud rate (default: 115200).
    #[clap(long, default_value = "115200")]
    baud_rate: u32,

    /// UART TX GPIO index (default: 6 for Caravel).
    #[clap(long, default_value = "6")]
    uart_tx_gpio: usize,

    /// Firmware binary to load into QSPI flash for functional simulation.
    #[clap(long)]
    firmware: Option<PathBuf>,

    /// Firmware offset in flash (default: 0x100000 for ChipFlow).
    #[clap(long, default_value = "1048576")]
    firmware_offset: usize,

    /// Flash clock GPIO index (default: 0 for Caravel).
    #[clap(long, default_value = "0")]
    flash_clk_gpio: usize,

    /// Flash CSN GPIO index (default: 1 for Caravel).
    #[clap(long, default_value = "1")]
    flash_csn_gpio: usize,

    /// Flash D0 GPIO index (default: 2 for Caravel).
    #[clap(long, default_value = "2")]
    flash_d0_gpio: usize,

    /// JSON watchlist file with signals to trace.
    /// Format: {"signals": [{"name": "label", "net": "net_name"}, ...]}
    #[clap(long)]
    watchlist: Option<PathBuf>,

    /// Output file for signal trace (CSV format).
    #[clap(long)]
    trace_output: Option<PathBuf>,

    /// Run in self-test mode (programmatic testbench, no VCD required).
    /// Simulates reset sequence and runs with firmware from --firmware.
    #[clap(long)]
    self_test: bool,

    /// Reset GPIO index for self-test mode (default: 40 for Caravel).
    #[clap(long, default_value = "40")]
    reset_gpio: usize,

    /// Number of reset cycles in self-test mode (default: 10).
    #[clap(long, default_value = "10")]
    reset_cycles: usize,

    /// Clock GPIO index for self-test mode (default: 38 for Caravel).
    #[clap(long, default_value = "38")]
    clock_gpio: usize,

    /// Testbench configuration JSON file (generated by chipflow-gen-testbench).
    /// When provided, runs in programmatic mode without VCD.
    #[clap(long)]
    config: Option<PathBuf>,

    /// Reset polarity: true = GPIO high means reset active.
    #[clap(long)]
    reset_active_high: bool,
}

/// Testbench configuration loaded from JSON.
#[derive(Debug, Clone, Deserialize)]
struct TestbenchConfig {
    netlist_path: Option<String>,
    liberty_path: Option<String>,
    clock_gpio: usize,
    reset_gpio: usize,
    reset_active_high: bool,
    reset_cycles: usize,
    num_cycles: usize,
    flash: Option<FlashConfig>,
    uart: Option<UartConfig>,
    #[serde(default)]
    gpios: Vec<GpioConfig>,
    sram_init: Option<SramInitConfig>,
    output_events: Option<String>,
}

#[derive(Debug, Clone, Deserialize)]
struct FlashConfig {
    clk_gpio: usize,
    csn_gpio: usize,
    d0_gpio: usize,
    firmware: String,
    firmware_offset: usize,
}

#[derive(Debug, Clone, Deserialize)]
struct UartConfig {
    tx_gpio: usize,
    rx_gpio: usize,
    baud_rate: u32,
}

#[derive(Debug, Clone, Deserialize)]
struct GpioConfig {
    name: String,
    pins: Vec<usize>,
}

#[derive(Debug, Clone, Deserialize)]
struct SramInitConfig {
    elf_path: String,
}

/// UART TX decoder state machine.
#[derive(Debug, Clone, Copy, PartialEq)]
enum UartState {
    Idle,
    StartBit { start_cycle: usize },
    DataBits { start_cycle: usize, bits_received: u8, value: u8 },
    StopBit { start_cycle: usize, value: u8 },
}

/// Decoded UART event.
#[derive(Debug, Serialize)]
struct UartEvent {
    timestamp: usize,
    peripheral: String,
    event: String,
    payload: u8,
}

/// QSPI Flash simulator for functional simulation.
struct QspiFlash {
    data: Vec<u8>,
    // State (pub for debugging)
    pub last_clk: bool,
    last_csn: bool,
    bit_count: u8,
    pub byte_count: u32,
    curr_byte: u8,
    out_buffer: u8,
    pub command: u8,
    addr: u32,
    data_width: u8, // 1 for single SPI, 4 for quad
}

impl QspiFlash {
    fn new() -> Self {
        // 16MB flash, initialized to 0xFF (erased state)
        Self {
            data: vec![0xFF; 16 * 1024 * 1024],
            last_clk: false,
            last_csn: true,
            bit_count: 0,
            byte_count: 0,
            curr_byte: 0,
            out_buffer: 0,
            command: 0,
            addr: 0,
            data_width: 1,
        }
    }

    fn load_firmware(&mut self, path: &std::path::Path, offset: usize) -> std::io::Result<usize> {
        use std::io::Read;
        let mut file = File::open(path)?;
        let mut buf = Vec::new();
        file.read_to_end(&mut buf)?;
        let len = buf.len();
        if offset + len > self.data.len() {
            return Err(std::io::Error::new(
                std::io::ErrorKind::InvalidInput,
                "Firmware too large for flash",
            ));
        }
        self.data[offset..offset + len].copy_from_slice(&buf);
        Ok(len)
    }

    fn process_byte(&mut self) {
        self.out_buffer = 0;
        if self.byte_count == 0 {
            // Command byte
            self.addr = 0;
            self.data_width = 1;
            self.command = self.curr_byte;
            match self.command {
                0xAB => {} // Power up
                0x03 | 0x9F | 0xFF | 0x35 | 0x31 | 0x50 | 0x05 | 0x01 | 0x06 => {} // Various
                0xEB => self.data_width = 4, // Quad read
                _ => {} // Ignore unknown commands
            }
        } else {
            match self.command {
                0x03 => {
                    // Single read: 3 address bytes, then data
                    if self.byte_count <= 3 {
                        self.addr |= (self.curr_byte as u32) << ((3 - self.byte_count) * 8);
                    }
                    if self.byte_count >= 3 {
                        let idx = (self.addr & 0x00FFFFFF) as usize;
                        self.out_buffer = if idx < self.data.len() {
                            self.data[idx]
                        } else {
                            0xFF
                        };
                        self.addr = self.addr.wrapping_add(1) & 0x00FFFFFF;
                    }
                }
                0xEB => {
                    // Quad read: 3 address bytes + 1 mode + 2 dummy, then data
                    if self.byte_count <= 3 {
                        self.addr |= (self.curr_byte as u32) << ((3 - self.byte_count) * 8);
                    }
                    if self.byte_count >= 6 {
                        let idx = (self.addr & 0x00FFFFFF) as usize;
                        self.out_buffer = if idx < self.data.len() {
                            self.data[idx]
                        } else {
                            0xFF
                        };
                        self.addr = self.addr.wrapping_add(1) & 0x00FFFFFF;
                    }
                }
                0x9F => {
                    // Read ID
                    const FLASH_ID: [u8; 4] = [0xCA, 0x7C, 0xA7, 0xFF];
                    self.out_buffer = FLASH_ID[(self.byte_count as usize) % FLASH_ID.len()];
                }
                _ => {}
            }
        }
    }

    /// Step the flash simulation. Returns the value to drive on d_i (4 bits).
    fn step(&mut self, clk: bool, csn: bool, d_o: u8) -> u8 {
        static mut STEP_COUNT: u64 = 0;
        static mut LAST_LOG: u64 = 0;
        unsafe { STEP_COUNT += 1; }

        let mut d_i = 0u8;

        // Log CSN transitions
        if !csn && self.last_csn {
            // Falling edge of CSN - flash selected
            clilog::info!("FLASH: CSN low (selected) at step {}", unsafe { STEP_COUNT });
        }

        if csn && !self.last_csn {
            // Rising edge of CSN - deselect, reset state
            if self.command != 0 {
                clilog::info!("FLASH: CSN high (deselected), cmd=0x{:02X}, bytes={}",
                             self.command, self.byte_count);
            }
            self.bit_count = 0;
            self.byte_count = 0;
            self.data_width = 1;
        } else if clk && !self.last_clk && !csn {
            // Rising clock edge while selected - sample input
            if self.data_width == 4 {
                self.curr_byte = (self.curr_byte << 4) | (d_o & 0xF);
            } else {
                self.curr_byte = (self.curr_byte << 1) | (d_o & 0x1);
            }
            self.out_buffer = self.out_buffer << self.data_width;
            self.bit_count += self.data_width;
            if self.bit_count >= 8 {
                let old_cmd = self.command;
                let old_addr = self.addr;
                self.process_byte();
                self.byte_count += 1;
                self.bit_count = 0;

                // Log command and first data bytes
                if self.byte_count == 1 {
                    clilog::info!("FLASH: Command 0x{:02X}", self.command);
                } else if self.byte_count == 4 && (self.command == 0x03 || self.command == 0xEB) {
                    clilog::info!("FLASH: Read addr=0x{:06X}, first data=0x{:02X}",
                                 self.addr.wrapping_sub(1) & 0xFFFFFF, self.out_buffer);
                } else if self.byte_count >= 4 && self.byte_count <= 8
                          && (self.command == 0x03 || self.command == 0xEB) {
                    // Log a few more data bytes
                    unsafe {
                        if STEP_COUNT - LAST_LOG > 100 {
                            clilog::info!("FLASH: Read byte {} = 0x{:02X} from addr 0x{:06X}",
                                         self.byte_count, self.out_buffer,
                                         self.addr.wrapping_sub(1) & 0xFFFFFF);
                            LAST_LOG = STEP_COUNT;
                        }
                    }
                }
            }
        } else if !clk && self.last_clk && !csn {
            // Falling clock edge while selected - output data
            if self.data_width == 4 {
                d_i = (self.out_buffer >> 4) & 0xF;
            } else {
                d_i = ((self.out_buffer >> 7) & 0x1) << 1; // MISO on d[1]
            }
        }

        self.last_clk = clk;
        self.last_csn = csn;
        d_i
    }
}

/// SRAM cell information for simulation.
/// Tracks the pin IDs for a CF_SRAM_1024x32 cell and its memory contents.
struct SramCell {
    cell_id: usize,
    // Control pins
    clk_pin: usize,
    en_pin: usize,
    r_wb_pin: usize,  // 1=read, 0=write
    // Address pins (10 bits for 1024 words)
    addr_pins: Vec<usize>,
    // Byte enable pins (32 bits)
    ben_pins: Vec<usize>,
    // Data input pins (32 bits)
    di_pins: Vec<usize>,
    // Data output pins (32 bits)
    do_pins: Vec<usize>,
    // Memory contents (1024 x 32-bit words)
    memory: Vec<u32>,
    // Last clock state for edge detection
    last_clk: bool,
}

impl SramCell {
    fn new(cell_id: usize) -> Self {
        Self {
            cell_id,
            clk_pin: usize::MAX,
            en_pin: usize::MAX,
            r_wb_pin: usize::MAX,
            addr_pins: Vec::new(),
            ben_pins: Vec::new(),
            di_pins: Vec::new(),
            do_pins: Vec::new(),
            memory: vec![0; 1024],  // 1024 words, initialized to 0
            last_clk: false,
        }
    }

    /// Collect pin IDs from the netlist for this SRAM cell.
    fn collect_pins(&mut self, netlistdb: &NetlistDB) {
        for pinid in netlistdb.cell2pin.iter_set(self.cell_id) {
            let pin_name = netlistdb.pinnames[pinid].1.as_str();
            let idx = netlistdb.pinnames[pinid].2;

            match pin_name {
                "CLKin" => self.clk_pin = pinid,
                "EN" => self.en_pin = pinid,
                "R_WB" => self.r_wb_pin = pinid,
                "AD" => {
                    // Address is a bus - ensure we have space and insert at correct index
                    if let Some(i) = idx {
                        let i = i as usize;
                        if self.addr_pins.len() <= i {
                            self.addr_pins.resize(i + 1, usize::MAX);
                        }
                        self.addr_pins[i] = pinid;
                    }
                }
                "BEN" => {
                    if let Some(i) = idx {
                        let i = i as usize;
                        if self.ben_pins.len() <= i {
                            self.ben_pins.resize(i + 1, usize::MAX);
                        }
                        self.ben_pins[i] = pinid;
                    }
                }
                "DI" => {
                    if let Some(i) = idx {
                        let i = i as usize;
                        if self.di_pins.len() <= i {
                            self.di_pins.resize(i + 1, usize::MAX);
                        }
                        self.di_pins[i] = pinid;
                    }
                }
                "DO" => {
                    if let Some(i) = idx {
                        let i = i as usize;
                        if self.do_pins.len() <= i {
                            self.do_pins.resize(i + 1, usize::MAX);
                        }
                        self.do_pins[i] = pinid;
                    }
                }
                _ => {} // Ignore test pins (SM, TM, WLBI, ScanIn*, etc.)
            }
        }
    }

    /// Read address from current circuit state.
    fn read_addr(&self, circ_state: &[u8]) -> usize {
        let mut addr = 0usize;
        for (i, &pin) in self.addr_pins.iter().enumerate() {
            if pin != usize::MAX && circ_state[pin] != 0 {
                addr |= 1 << i;
            }
        }
        addr
    }

    /// Read data input from current circuit state.
    fn read_di(&self, circ_state: &[u8]) -> u32 {
        let mut data = 0u32;
        for (i, &pin) in self.di_pins.iter().enumerate() {
            if pin != usize::MAX && circ_state[pin] != 0 {
                data |= 1 << i;
            }
        }
        data
    }

    /// Read byte enable from current circuit state.
    fn read_ben(&self, circ_state: &[u8]) -> u32 {
        let mut ben = 0u32;
        for (i, &pin) in self.ben_pins.iter().enumerate() {
            if pin != usize::MAX && circ_state[pin] != 0 {
                ben |= 1 << i;
            }
        }
        ben
    }

    /// Write data output to circuit state.
    fn write_do(&self, circ_state: &mut [u8], data: u32) {
        for (i, &pin) in self.do_pins.iter().enumerate() {
            if pin != usize::MAX {
                circ_state[pin] = ((data >> i) & 1) as u8;
            }
        }
    }

    /// Simulate one clock cycle. Returns true if a read/write occurred.
    fn step(&mut self, circ_state: &mut [u8]) -> bool {
        let clk = self.clk_pin != usize::MAX && circ_state[self.clk_pin] != 0;
        let rising_edge = clk && !self.last_clk;
        self.last_clk = clk;

        if !rising_edge {
            return false;
        }

        // Check enable
        let en = self.en_pin != usize::MAX && circ_state[self.en_pin] != 0;
        if !en {
            return false;
        }

        let r_wb = self.r_wb_pin != usize::MAX && circ_state[self.r_wb_pin] != 0;
        let addr = self.read_addr(circ_state);

        if addr >= 1024 {
            return false;  // Invalid address
        }

        if r_wb {
            // Read operation: DO = memory[addr]
            let data = self.memory[addr];
            self.write_do(circ_state, data);
        } else {
            // Write operation: memory[addr] = (memory[addr] & ~BEN) | (DI & BEN)
            let di = self.read_di(circ_state);
            let ben = self.read_ben(circ_state);
            self.memory[addr] = (self.memory[addr] & !ben) | (di & ben);
        }

        true
    }
}

/// Watchlist signal entry.
#[derive(Debug, Clone, Deserialize)]
struct WatchlistSignal {
    /// Display name for the signal.
    name: String,
    /// Net name pattern to match in the netlist.
    net: String,
    /// Signal type (reg, comb, mem).
    #[serde(rename = "type", default)]
    signal_type: String,
}

/// Watchlist configuration loaded from JSON.
#[derive(Debug, Clone, Deserialize)]
struct Watchlist {
    signals: Vec<WatchlistSignal>,
}

/// Resolved watchlist entry with pin ID.
#[derive(Debug, Clone)]
struct WatchlistEntry {
    name: String,
    pin: usize,
}

/// Timing state for CPU simulation.
struct TimingState {
    /// Current logic value for each AIG pin (0 or 1).
    values: Vec<u8>,
    /// Arrival time for each AIG pin (in picoseconds).
    arrivals: Vec<u64>,
    /// Gate delays for each AIG pin.
    delays: Vec<PackedDelay>,
    /// Setup time for DFFs.
    setup_time_ps: u64,
    /// Hold time for DFFs.
    hold_time_ps: u64,
}

impl TimingState {
    fn new(num_aigpins: usize, lib: &TimingLibrary) -> Self {
        let dff_timing = lib.dff_timing();

        Self {
            values: vec![0; num_aigpins + 1],
            arrivals: vec![0; num_aigpins + 1],
            delays: vec![PackedDelay::default(); num_aigpins + 1],
            setup_time_ps: dff_timing.as_ref().map(|t| t.max_setup()).unwrap_or(0),
            hold_time_ps: dff_timing.as_ref().map(|t| t.max_hold()).unwrap_or(0),
        }
    }

    /// Initialize delays from AIG driver types.
    fn init_delays(&mut self, aig: &AIG, lib: &TimingLibrary) {
        let and_delay = lib.and_gate_delay("AND2_00_0").unwrap_or((1, 1));
        let dff_timing = lib.dff_timing();
        let sram_timing = lib.sram_timing();

        for i in 1..=aig.num_aigpins {
            let delay = match &aig.drivers[i] {
                DriverType::AndGate(_, _) => PackedDelay::from_u64(and_delay.0, and_delay.1),
                DriverType::InputPort(_) | DriverType::InputClockFlag(_, _) | DriverType::Tie0 => {
                    PackedDelay::default()
                }
                DriverType::DFF(_) => dff_timing
                    .as_ref()
                    .map(|t| PackedDelay::from_u64(t.clk_to_q_rise_ps, t.clk_to_q_fall_ps))
                    .unwrap_or_default(),
                DriverType::SRAM(_) => sram_timing
                    .as_ref()
                    .map(|t| {
                        PackedDelay::from_u64(
                            t.read_clk_to_data_rise_ps,
                            t.read_clk_to_data_fall_ps,
                        )
                    })
                    .unwrap_or(PackedDelay::new(1, 1)),
            };
            self.delays[i] = delay;
        }
    }

    /// Evaluate an AND gate with timing.
    fn eval_and(&mut self, idx: usize, a_iv: usize, b_iv: usize) {
        let a_idx = a_iv >> 1;
        let b_idx = b_iv >> 1;
        let a_inv = (a_iv & 1) != 0;
        let b_inv = (b_iv & 1) != 0;

        let a_val = if a_idx == 0 {
            0
        } else {
            self.values[a_idx] ^ (a_inv as u8)
        };
        let b_val = if b_idx == 0 {
            0
        } else {
            self.values[b_idx] ^ (b_inv as u8)
        };

        self.values[idx] = a_val & b_val;

        // Arrival time is max of inputs plus gate delay
        let a_arr = if a_idx == 0 { 0 } else { self.arrivals[a_idx] };
        let b_arr = if b_idx == 0 { 0 } else { self.arrivals[b_idx] };
        let delay = self.delays[idx].max_delay() as u64;
        self.arrivals[idx] = a_arr.max(b_arr) + delay;
    }

    /// Reset arrival times to zero (for new cycle).
    fn reset_arrivals(&mut self) {
        for arr in &mut self.arrivals {
            *arr = 0;
        }
    }
}

/// Statistics from timing simulation.
#[derive(Debug, Default)]
struct TimingStats {
    cycles_simulated: usize,
    max_combinational_delay: u64,
    setup_violations: usize,
    hold_violations: usize,
    worst_setup_slack: i64,
    worst_hold_slack: i64,
}

/// Trace a clock pin back through buffers/inverters to find the primary input (cell 0).
/// Returns Some(pinid) if a primary input is found, None otherwise.
fn trace_clock_to_primary_input(
    netlistdb: &NetlistDB,
    start_pinid: usize,
    cell_library: CellLibrary,
    verbose: bool,
) -> Option<usize> {
    let mut current_pinid = start_pinid;
    let mut visited = std::collections::HashSet::new();
    let mut depth = 0;

    loop {
        if visited.contains(&current_pinid) {
            if verbose {
                clilog::debug!("  Clock trace: cycle detected at depth {}", depth);
            }
            return None;
        }
        visited.insert(current_pinid);

        if visited.len() > 10000 {
            if verbose {
                clilog::debug!("  Clock trace: safety limit exceeded at depth {}", depth);
            }
            return None;
        }

        // If this is an input pin, follow the net to its driver
        if netlistdb.pindirect[current_pinid] == Direction::I {
            let netid = netlistdb.pin2net[current_pinid];
            if Some(netid) == netlistdb.net_zero || Some(netid) == netlistdb.net_one {
                if verbose {
                    clilog::debug!("  Clock trace: hit constant net at depth {}", depth);
                }
                return None;
            }

            // Find driver pin on the net
            let net_pins_start = netlistdb.net2pin.start[netid];
            let net_pins_end = if netid + 1 < netlistdb.net2pin.start.len() {
                netlistdb.net2pin.start[netid + 1]
            } else {
                netlistdb.net2pin.items.len()
            };

            let mut driver_pin = None;
            for &np in &netlistdb.net2pin.items[net_pins_start..net_pins_end] {
                // Check for output (driver) pin
                if netlistdb.pindirect[np] == Direction::O {
                    driver_pin = Some(np);
                    break;
                }
                // Check for primary input (cell 0)
                if netlistdb.pin2cell[np] == 0 {
                    driver_pin = Some(np);
                    break;
                }
            }

            match driver_pin {
                Some(dp) => {
                    current_pinid = dp;
                    depth += 1;
                }
                None => {
                    if verbose {
                        clilog::debug!("  Clock trace: no driver found for net {} at depth {}", netid, depth);
                    }
                    return None;
                }
            }
            continue;
        }

        // This is an output pin - check if it's from cell 0 (primary input)
        let cellid = netlistdb.pin2cell[current_pinid];
        if cellid == 0 {
            use netlistdb::GeneralPinName;
            if verbose && depth <= 5 {
                clilog::debug!(
                    "  Clock trace: found primary input {} at depth {}",
                    netlistdb.pinnames[current_pinid].dbg_fmt_pin(),
                    depth
                );
            }
            return Some(current_pinid);
        }

        // Check if this cell is a buffer/inverter that we can trace through
        let celltype = netlistdb.celltypes[cellid].as_str();

        let is_buffer_or_inv = match cell_library {
            CellLibrary::SKY130 => {
                let ct = extract_cell_type(celltype);
                ct.starts_with("inv")
                    || ct.starts_with("clkinv")
                    || ct.starts_with("buf")
                    || ct.starts_with("clkbuf")
                    || ct.starts_with("clkdlybuf")
            }
            _ => matches!(celltype, "INV" | "BUF"),
        };

        if !is_buffer_or_inv {
            if verbose && depth <= 5 {
                clilog::debug!(
                    "  Clock trace: hit non-buffer cell {} ({}) at depth {}",
                    cellid,
                    celltype,
                    depth
                );
            }
            return None;
        }

        // Find the input pin "A" of the buffer/inverter
        let mut input_pin = None;
        for ipin in netlistdb.cell2pin.iter_set(cellid) {
            if netlistdb.pindirect[ipin] == Direction::I {
                let pin_name = netlistdb.pinnames[ipin].1.as_str();
                if pin_name == "A" {
                    input_pin = Some(ipin);
                    break;
                }
            }
        }

        match input_pin {
            Some(ip) => {
                current_pinid = ip;
                depth += 1;
            }
            None => return None,
        }
    }
}

/// Run programmatic simulation from a config file.
fn run_programmatic_simulation(
    config: TestbenchConfig,
    args: &Args,
    netlistdb: &NetlistDB,
    aig: &AIG,
    lib: &TimingLibrary,
    cell_library: CellLibrary,
    sram_cells: &mut Vec<SramCell>,
    watchlist_entries: Vec<WatchlistEntry>,
    mut trace_file: Option<File>,
) {
    clilog::info!("Programmatic simulation: clock_gpio={}, reset_gpio={}, reset_active_high={}",
                  config.clock_gpio, config.reset_gpio, config.reset_active_high);

    // Find GPIO pins
    let find_gpio_in = |idx: usize| -> Option<usize> {
        let gpio_name = format!("gpio_in[{}]", idx);
        for pinid in 0..netlistdb.num_pins {
            if netlistdb.pin2cell[pinid] == 0 {
                let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                if pin_name.contains(&gpio_name) || pin_name.ends_with(&format!("gpio_in:{}", idx)) {
                    return Some(pinid);
                }
            }
        }
        None
    };

    let find_gpio_out = |idx: usize| -> Option<usize> {
        let gpio_name = format!("gpio_out[{}]", idx);
        for pinid in 0..netlistdb.num_pins {
            if netlistdb.pin2cell[pinid] == 0 {
                let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                if pin_name.contains(&gpio_name) || pin_name.ends_with(&format!("gpio_out:{}", idx)) {
                    return Some(pinid);
                }
            }
        }
        None
    };

    // Find clock and reset input pins
    let clock_pin = find_gpio_in(config.clock_gpio).expect("Clock GPIO pin not found");
    let reset_pin = find_gpio_in(config.reset_gpio).expect("Reset GPIO pin not found");

    clilog::info!("Clock input pin: {} (gpio_in[{}])", clock_pin, config.clock_gpio);
    clilog::info!("Reset input pin: {} (gpio_in[{}])", reset_pin, config.reset_gpio);

    // Initialize flash model
    let mut flash = if let Some(ref flash_cfg) = config.flash {
        let mut fl = QspiFlash::new();
        let firmware_path = std::path::Path::new(&flash_cfg.firmware);
        match fl.load_firmware(firmware_path, flash_cfg.firmware_offset) {
            Ok(size) => clilog::info!("Loaded {} bytes firmware at offset 0x{:X}", size, flash_cfg.firmware_offset),
            Err(e) => panic!("Failed to load firmware: {}", e),
        }
        Some(fl)
    } else {
        None
    };

    // Flash GPIO pins
    let flash_clk_out = config.flash.as_ref().and_then(|f| find_gpio_out(f.clk_gpio));
    let flash_csn_out = config.flash.as_ref().and_then(|f| find_gpio_out(f.csn_gpio));
    let flash_d_out: Vec<Option<usize>> = if let Some(ref f) = config.flash {
        (0..4).map(|i| find_gpio_out(f.d0_gpio + i)).collect()
    } else {
        vec![None; 4]
    };
    let flash_d_in: Vec<Option<usize>> = if let Some(ref f) = config.flash {
        (0..4).map(|i| find_gpio_in(f.d0_gpio + i)).collect()
    } else {
        vec![None; 4]
    };

    // Find GPIO output enable pins
    let find_gpio_oeb = |idx: usize| -> Option<usize> {
        let gpio_name = format!("gpio_oeb[{}]", idx);
        for pinid in 0..netlistdb.num_pins {
            let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
            if pin_name.contains(&gpio_name) {
                return Some(pinid);
            }
        }
        None
    };

    let flash_clk_oeb = config.flash.as_ref().and_then(|f| find_gpio_oeb(f.clk_gpio));
    let flash_csn_oeb = config.flash.as_ref().and_then(|f| find_gpio_oeb(f.csn_gpio));

    if config.flash.is_some() {
        clilog::info!("Flash pins: clk_out={:?}, csn_out={:?}, d_out={:?}, d_in={:?}",
                      flash_clk_out, flash_csn_out, flash_d_out, flash_d_in);
        clilog::info!("Flash OEB pins: clk_oeb={:?}, csn_oeb={:?}",
                      flash_clk_oeb, flash_csn_oeb);
    }

    // UART TX monitoring
    let uart_tx_pin = config.uart.as_ref().and_then(|u| find_gpio_out(u.tx_gpio));
    let uart_baud_rate = config.uart.as_ref().map(|u| u.baud_rate).unwrap_or(115200);
    if let Some(pin) = uart_tx_pin {
        clilog::info!("UART TX pin: {} (gpio_out[{}])", pin, config.uart.as_ref().unwrap().tx_gpio);
    }

    // Find Wishbone signals for debugging - look for DFF Q outputs
    let find_net_pin = |net_pattern: &str| -> Option<usize> {
        // Look for a cell output pin (Q) that drives the signal
        for pinid in 0..netlistdb.num_pins {
            let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
            // For DFF outputs, the cell name contains the signal name and pin is Q
            if pin_name.contains(net_pattern) && pin_name.ends_with(":Q") {
                return Some(pinid);
            }
        }
        // Fallback: any pin containing the pattern (for non-DFF signals)
        for pinid in 0..netlistdb.num_pins {
            let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
            if pin_name.contains(net_pattern) {
                return Some(pinid);
            }
        }
        None
    };

    let ibus_cyc_pin = find_net_pin("ibus__cyc");
    let ibus_stb_pin = find_net_pin("ibus__stb");
    let dbus_cyc_pin = find_net_pin("dbus__cyc");
    // Find reset synchronizer signals
    let rst_sync_stage0_pin = find_net_pin("rst_n_sync.stage0");
    let rst_sync_rst_pin = find_net_pin("rst_n_sync.rst");
    clilog::info!("Reset sync: stage0={:?}, rst={:?}", rst_sync_stage0_pin, rst_sync_rst_pin);
    // Find address bits to see where CPU is fetching from
    let ibus_adr: Vec<Option<usize>> = (0..24).map(|i| {
        find_net_pin(&format!("ibus__adr[{}]", i))
    }).collect();
    clilog::info!("Wishbone debug: ibus_cyc={:?}, ibus_stb={:?}, dbus_cyc={:?}",
                  ibus_cyc_pin, ibus_stb_pin, dbus_cyc_pin);
    clilog::info!("ibus_adr pins found: {}/24", ibus_adr.iter().filter(|x| x.is_some()).count());

    // Find sink__payload bits - this holds the reset vector (0x0FFFFC = 0x100000 - 4)
    let sink_payload: Vec<Option<usize>> = (0..32).map(|i| {
        find_net_pin(&format!("soc.cpu.sink__payload[{}]", i))
    }).collect();
    let sink_found = sink_payload.iter().filter(|x| x.is_some()).count();
    clilog::info!("sink__payload pins found: {}/32", sink_found);
    // Also try without soc.cpu prefix
    let sink_payload_20_pin = find_net_pin("sink__payload[20]");

    // Debug: show which ibus_adr pins were found and their initial values
    for (i, opt_pin) in ibus_adr.iter().enumerate() {
        if let Some(pin) = opt_pin {
            let pin_name = netlistdb.pinnames[*pin].dbg_fmt_pin();
            // Only print a few to avoid spam
            if i == 0 || i == 18 || i == 20 {
                clilog::info!("ibus_adr[{}] = pin {} ({})", i, pin, pin_name);
            }
        }
    }

    // Initialize timing state
    let mut state = TimingState::new(aig.num_aigpins, lib);
    state.init_delays(aig, lib);

    // Initialize circuit state
    let mut circ_state = vec![0u8; netlistdb.num_pins];

    // Initialize constant nets
    if let Some(netid) = netlistdb.net_one {
        for pinid in netlistdb.net2pin.iter_set(netid) {
            circ_state[pinid] = 1;
        }
    }

    // Initialize gpio_loopback_one and gpio_loopback_zero (Caravel constant inputs)
    // These provide constant 1 and 0 values to the design logic
    for pinid in 0..netlistdb.num_pins {
        let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
        if pin_name.contains("gpio_loopback_one") {
            circ_state[pinid] = 1;
        }
        // gpio_loopback_zero is already 0 from initialization
    }
    clilog::info!("Initialized gpio_loopback_one pins to 1");

    // Build reverse mapping from AIG pin to netlist pin
    let mut aigpin_to_netpin: Vec<usize> = vec![usize::MAX; aig.num_aigpins + 1];
    for (pinid, &aigpin_iv) in aig.pin2aigpin_iv.iter().enumerate() {
        if aigpin_iv != usize::MAX {
            let aigpin = aigpin_iv >> 1;
            if aigpin > 0 && aigpin <= aig.num_aigpins {
                aigpin_to_netpin[aigpin] = pinid;
            }
        }
    }

    // UART state
    let clock_hz = 1_000_000_000_000u64 / args.clock_period;
    let cycles_per_bit = (clock_hz / uart_baud_rate as u64) as usize;
    let mut uart_state = UartState::Idle;
    let mut uart_events: Vec<UartEvent> = Vec::new();
    let mut uart_last_tx = 1u8;

    let max_cycles = config.num_cycles;
    let reset_cycles = config.reset_cycles;

    clilog::info!("Starting programmatic simulation: {} reset cycles, {} total cycles",
                  reset_cycles, max_cycles);

    // Helper closure to evaluate combinational logic
    let eval_combinational = |state: &mut TimingState, circ_state: &[u8]| {
        for i in 1..=aig.num_aigpins {
            match &aig.drivers[i] {
                DriverType::AndGate(a, b) => {
                    state.eval_and(i, *a, *b);
                }
                DriverType::InputPort(pinid) => {
                    state.values[i] = circ_state[*pinid];
                }
                DriverType::DFF(cell_idx) => {
                    for pinid in netlistdb.cell2pin.iter_set(*cell_idx) {
                        if netlistdb.pinnames[pinid].1.as_str() == "Q" {
                            state.values[i] = circ_state[pinid];
                            break;
                        }
                    }
                }
                DriverType::SRAM(_) => {
                    let netpin = aigpin_to_netpin[i];
                    if netpin != usize::MAX {
                        state.values[i] = circ_state[netpin];
                    }
                }
                DriverType::InputClockFlag(_, _) | DriverType::Tie0 => {}
            }
        }
    };

    // Helper closure to update circ_state from AIG
    let update_circ_from_aig = |state: &TimingState, circ_state: &mut [u8]| {
        for (pinid, &aigpin_iv) in aig.pin2aigpin_iv.iter().enumerate() {
            if aigpin_iv != usize::MAX {
                let idx = aigpin_iv >> 1;
                let inv = (aigpin_iv & 1) != 0;
                if idx > 0 && idx <= aig.num_aigpins {
                    circ_state[pinid] = state.values[idx] ^ (inv as u8);
                }
            }
        }
    };

    // Simulation loop - aligned with CXXRTL's main.cc structure
    //
    // CXXRTL order per tick:
    // 1. Step models (flash, uart, gpio)
    // 2. Set clock = false (falling edge)
    // 3. agent.step() (evaluate)
    // 4. Set clock = true (rising edge)
    // 5. agent.step() (evaluate) - DFFs latch here
    //
    // Reset sequence: rst_n=false for 1 tick, then rst_n=true
    //

    // Set reset active FIRST (rst_n = false in CXXRTL, gpio=1 for us with invert)
    // Note: CXXRTL uses rst_n directly, we go through GPIO with inversion
    // reset_active_high=true means GPIO=1 = reset active = internal rst_n=0
    let reset_active_val = if config.reset_active_high { 1 } else { 0 };
    let reset_inactive_val = if config.reset_active_high { 0 } else { 1 };

    circ_state[reset_pin] = reset_active_val;
    clilog::info!("Reset: setting gpio_in[{}] = {} (reset active)", config.reset_gpio, reset_active_val);

    // Initial evaluation (like CXXRTL's initial agent.step())
    // This evaluates with reset already active
    eval_combinational(&mut state, &circ_state);
    update_circ_from_aig(&state, &mut circ_state);

    for cycle in 0..max_cycles {
        // Apply reset polarity from config
        // reset_active_high=true: gpio=1 during reset, gpio=0 during run
        // reset_active_high=false: gpio=0 during reset, gpio=1 during run
        let new_reset = if cycle < config.reset_cycles as usize {
            reset_active_val
        } else {
            reset_inactive_val
        };
        if cycle <= 20 && (cycle == 0 || cycle == config.reset_cycles as usize) {
            let is_reset = new_reset == reset_active_val;
            clilog::info!("cycle {}: gpio_rst={} → {}", cycle, new_reset,
                         if is_reset { "RESET" } else { "RUN" });
        }
        circ_state[reset_pin] = new_reset;

        // === TICK START (matches CXXRTL tick lambda) ===
        //
        // CXXRTL tick order:
        // 1. flash.step(timestamp)
        // 2. clock = false
        // 3. agent.step() - evaluate combinational
        // 4. clock = true
        // 5. agent.step() - evaluate + latch DFFs on rising edge
        //
        // The flash model samples the SPI clock (flash_clk output from design),
        // not the system clock. We step it once per tick with current signal state.

        // 1. Step flash model ONCE at start of tick (like CXXRTL)
        if let Some(ref mut fl) = flash {
            let clk = flash_clk_out.map(|p| circ_state[p] != 0).unwrap_or(false);
            let csn = flash_csn_out.map(|p| circ_state[p] != 0).unwrap_or(true);
            let mut d_out = 0u8;
            for (i, opt_pin) in flash_d_out.iter().enumerate() {
                if let Some(pin) = opt_pin {
                    if circ_state[*pin] != 0 {
                        d_out |= 1 << i;
                    }
                }
            }
            let d_in = fl.step(clk, csn, d_out);
            for (i, opt_pin) in flash_d_in.iter().enumerate() {
                if let Some(pin) = opt_pin {
                    circ_state[*pin] = ((d_in >> i) & 1) as u8;
                }
            }

            // Debug: show flash control signals periodically
            let clk_oeb = flash_clk_oeb.map(|p| circ_state[p]).unwrap_or(255);
            let csn_oeb = flash_csn_oeb.map(|p| circ_state[p]).unwrap_or(255);
            if cycle <= 5 || cycle == reset_cycles || cycle == reset_cycles + 1 || cycle == reset_cycles + 10
               || cycle == reset_cycles + 100 || cycle == reset_cycles + 1000 {
                clilog::info!("cycle {}: flash clk={}, csn={}, d_out={:04b}, clk_oeb={}, csn_oeb={}",
                             cycle, clk, csn, d_out, clk_oeb, csn_oeb);
            }
        }

        // 2. Clock LOW (falling edge)
        circ_state[clock_pin] = 0;

        // 3. Evaluate (agent.step equivalent on falling edge)
        eval_combinational(&mut state, &circ_state);
        update_circ_from_aig(&state, &mut circ_state);

        // 4. Clock HIGH (rising edge)
        circ_state[clock_pin] = 1;

        // 5. Latch DFFs FIRST on rising edge (before combinational eval)
        // This matches CXXRTL's agent.step() which latches then evaluates
        let mut dffs_in_reset = 0usize;
        let mut dffs_total = 0usize;
        let mut dffs_with_reset_b = 0usize;

        // Handle DFFs: latch D→Q on rising clock edge
        for cellid in 1..netlistdb.num_cells {
            let celltype = netlistdb.celltypes[cellid].as_str();
            let is_dff = match cell_library {
                CellLibrary::SKY130 => {
                    let ct = extract_cell_type(celltype);
                    matches!(ct, "dfxtp" | "dfrtp" | "dfrbp" | "dfstp" | "dfbbp" | "edfxtp" | "sdfxtp")
                }
                _ => matches!(celltype, "DFF" | "DFFSR"),
            };

            if is_dff {
                let mut pinid_d = usize::MAX;
                let mut pinid_q = usize::MAX;
                let mut pinid_de = usize::MAX;
                let mut pinid_reset_b = usize::MAX;
                let mut pinid_set_b = usize::MAX;
                for pinid in netlistdb.cell2pin.iter_set(cellid) {
                    match netlistdb.pinnames[pinid].1.as_str() {
                        "D" => pinid_d = pinid,
                        "Q" => pinid_q = pinid,
                        "DE" => pinid_de = pinid,
                        "RESET_B" => pinid_reset_b = pinid,
                        "SET_B" => pinid_set_b = pinid,
                        _ => {}
                    }
                }
                if pinid_d != usize::MAX && pinid_q != usize::MAX {
                    dffs_total += 1;
                    if pinid_reset_b != usize::MAX {
                        dffs_with_reset_b += 1;
                    }

                    // Debug: trace ibus_adr[20] DFF specifically
                    let cell_name = format!("{:?}", netlistdb.cellnames[cellid]);
                    if cell_name.contains("ibus__adr[20]") && cycle <= 3 {
                        let de_val = if pinid_de != usize::MAX { Some(circ_state[pinid_de]) } else { None };
                        clilog::info!("cycle {}: ibus_adr[20] DE pin: {:?} (should_latch={})",
                                     cycle, de_val, de_val.map_or(true, |v| v != 0));
                        let d_aigpin = aig.pin2aigpin_iv.get(pinid_d).copied().unwrap_or(usize::MAX);
                        let d_aigpin_idx = d_aigpin >> 1;
                        let d_inv = (d_aigpin & 1) != 0;
                        let d_aig_val = if d_aigpin != usize::MAX && d_aigpin_idx <= aig.num_aigpins {
                            Some(state.values[d_aigpin_idx] ^ (d_inv as u8))
                        } else { None };

                        // Trace the AND gate inputs
                        if let DriverType::AndGate(a_iv, b_iv) = &aig.drivers[d_aigpin_idx] {
                            let a_idx = a_iv >> 1;
                            let a_inv = (a_iv & 1) != 0;
                            let b_idx = b_iv >> 1;
                            let b_inv = (b_iv & 1) != 0;
                            let a_val = if a_idx > 0 && a_idx <= aig.num_aigpins {
                                state.values[a_idx] ^ (a_inv as u8)
                            } else { 0 ^ (a_inv as u8) };
                            let b_val = if b_idx > 0 && b_idx <= aig.num_aigpins {
                                state.values[b_idx] ^ (b_inv as u8)
                            } else { 0 ^ (b_inv as u8) };
                            let a_driver = if a_idx > 0 && a_idx <= aig.num_aigpins {
                                format!("{:?}", aig.drivers[a_idx])
                            } else { "Const0".to_string() };
                            let b_driver = if b_idx > 0 && b_idx <= aig.num_aigpins {
                                format!("{:?}", aig.drivers[b_idx])
                            } else { "Const0".to_string() };
                            clilog::info!("cycle {}: ibus_adr[20] DFF: D={:?}, AND({},{})={}*{}={}",
                                         cycle, d_aig_val, a_idx, b_idx, a_val, b_val, a_val & b_val);
                            // Try to identify what DFF A is
                            let a_cell_name = if let DriverType::DFF(cell_idx) = &aig.drivers[a_idx] {
                                format!("{:?}", netlistdb.cellnames[*cell_idx])
                            } else { "not_dff".to_string() };
                            clilog::info!("  A[{}]: inv={}, raw={}, driver={}, cell={}",
                                         a_idx, a_inv,
                                         if a_idx > 0 && a_idx <= aig.num_aigpins { state.values[a_idx] } else { 0 },
                                         a_driver, a_cell_name);
                            clilog::info!("  B[{}]: inv={}, raw={}, driver={}", b_idx, b_inv,
                                         if b_idx > 0 && b_idx <= aig.num_aigpins { state.values[b_idx] } else { 0 },
                                         b_driver);
                            // Trace B's AND gate inputs if it's an AND gate
                            if let DriverType::AndGate(b_a_iv, b_b_iv) = &aig.drivers[b_idx] {
                                let ba_idx = b_a_iv >> 1;
                                let ba_inv = (b_a_iv & 1) != 0;
                                let bb_idx = b_b_iv >> 1;
                                let bb_inv = (b_b_iv & 1) != 0;
                                let ba_val = if ba_idx > 0 && ba_idx <= aig.num_aigpins { state.values[ba_idx] } else { 0 };
                                let bb_val = if bb_idx > 0 && bb_idx <= aig.num_aigpins { state.values[bb_idx] } else { 0 };
                                let ba_driver = if ba_idx > 0 && ba_idx <= aig.num_aigpins {
                                    format!("{:?}", aig.drivers[ba_idx])
                                } else { "Const0".to_string() };
                                let bb_driver = if bb_idx > 0 && bb_idx <= aig.num_aigpins {
                                    format!("{:?}", aig.drivers[bb_idx])
                                } else { "Const0".to_string() };
                                clilog::info!("    B.A[{}]: inv={}, raw={}, driver={}", ba_idx, ba_inv, ba_val, ba_driver);
                                clilog::info!("    B.B[{}]: inv={}, raw={}, driver={}", bb_idx, bb_inv, bb_val, bb_driver);

                                // Trace deeper - B.A's inputs
                                if let DriverType::AndGate(baa_iv, bab_iv) = &aig.drivers[ba_idx] {
                                    let baa_idx = baa_iv >> 1;
                                    let bab_idx = bab_iv >> 1;
                                    let baa_val = if baa_idx > 0 && baa_idx <= aig.num_aigpins { state.values[baa_idx] } else { 0 };
                                    let bab_val = if bab_idx > 0 && bab_idx <= aig.num_aigpins { state.values[bab_idx] } else { 0 };
                                    let baa_driver = if baa_idx > 0 && baa_idx <= aig.num_aigpins {
                                        format!("{:?}", aig.drivers[baa_idx])
                                    } else { "Const0".to_string() };
                                    let bab_driver = if bab_idx > 0 && bab_idx <= aig.num_aigpins {
                                        format!("{:?}", aig.drivers[bab_idx])
                                    } else { "Const0".to_string() };
                                    // Try to get cell name for DFF
                                    let bab_cell_name = if let DriverType::DFF(cell_idx) = &aig.drivers[bab_idx] {
                                        format!("{:?}", netlistdb.cellnames[*cell_idx])
                                    } else { "not_dff".to_string() };
                                    clilog::info!("      B.A.A[{}]: inv={}, raw={}, driver={}", baa_idx, (baa_iv & 1) != 0, baa_val, baa_driver);
                                    clilog::info!("      B.A.B[{}]: inv={}, raw={}, driver={}, cell={}", bab_idx, (bab_iv & 1) != 0, bab_val, bab_driver, bab_cell_name);

                                    // Trace even deeper - B.A.A's inputs (should find the constant)
                                    if let DriverType::AndGate(baaa_iv, baab_iv) = &aig.drivers[baa_idx] {
                                        let baaa_idx = baaa_iv >> 1;
                                        let baab_idx = baab_iv >> 1;
                                        let baaa_val = if baaa_idx > 0 && baaa_idx <= aig.num_aigpins { state.values[baaa_idx] } else { 0 };
                                        let baab_val = if baab_idx > 0 && baab_idx <= aig.num_aigpins { state.values[baab_idx] } else { 0 };
                                        let baaa_driver = if baaa_idx > 0 && baaa_idx <= aig.num_aigpins {
                                            format!("{:?}", aig.drivers[baaa_idx])
                                        } else { "Const0".to_string() };
                                        let baab_driver = if baab_idx > 0 && baab_idx <= aig.num_aigpins {
                                            format!("{:?}", aig.drivers[baab_idx])
                                        } else { "Const0".to_string() };
                                        clilog::info!("        B.A.A.A[{}]: inv={}, raw={}, driver={}", baaa_idx, (baaa_iv & 1) != 0, baaa_val, baaa_driver);
                                        clilog::info!("        B.A.A.B[{}]: inv={}, raw={}, driver={}", baab_idx, (baab_iv & 1) != 0, baab_val, baab_driver);

                                        // Trace B.A.A.A's inputs (2 more levels deep)
                                        if let DriverType::AndGate(c1_iv, c2_iv) = &aig.drivers[baaa_idx] {
                                            let c1_idx = c1_iv >> 1;
                                            let c2_idx = c2_iv >> 1;
                                            let c1_val = if c1_idx > 0 && c1_idx <= aig.num_aigpins { state.values[c1_idx] } else { 0 };
                                            let c2_val = if c2_idx > 0 && c2_idx <= aig.num_aigpins { state.values[c2_idx] } else { 0 };
                                            let c1_driver = if c1_idx > 0 && c1_idx <= aig.num_aigpins {
                                                format!("{:?}", aig.drivers[c1_idx])
                                            } else { "Const0".to_string() };
                                            let c2_driver = if c2_idx > 0 && c2_idx <= aig.num_aigpins {
                                                format!("{:?}", aig.drivers[c2_idx])
                                            } else { "Const0".to_string() };
                                            clilog::info!("          B.A.A.A.A[{}]: inv={}, raw={}, driver={}", c1_idx, (c1_iv & 1) != 0, c1_val, c1_driver);
                                            clilog::info!("          B.A.A.A.B[{}]: inv={}, raw={}, driver={}", c2_idx, (c2_iv & 1) != 0, c2_val, c2_driver);

                                            // One more level for c1
                                            if let DriverType::AndGate(d1_iv, d2_iv) = &aig.drivers[c1_idx] {
                                                let d1_idx = d1_iv >> 1;
                                                let d2_idx = d2_iv >> 1;
                                                let d1_val = if d1_idx > 0 && d1_idx <= aig.num_aigpins { state.values[d1_idx] } else { 0 };
                                                let d2_val = if d2_idx > 0 && d2_idx <= aig.num_aigpins { state.values[d2_idx] } else { 0 };
                                                let d1_driver = if d1_idx > 0 && d1_idx <= aig.num_aigpins {
                                                    format!("{:?}", aig.drivers[d1_idx])
                                                } else { "Const0".to_string() };
                                                let d2_driver = if d2_idx > 0 && d2_idx <= aig.num_aigpins {
                                                    format!("{:?}", aig.drivers[d2_idx])
                                                } else { "Const0".to_string() };
                                                clilog::info!("            c1.A[{}]: inv={}, raw={}, driver={}", d1_idx, (d1_iv & 1) != 0, d1_val, d1_driver);
                                                clilog::info!("            c1.B[{}]: inv={}, raw={}, driver={}", d2_idx, (d2_iv & 1) != 0, d2_val, d2_driver);
                                            }
                                            // One more level for c2
                                            if let DriverType::AndGate(d1_iv, d2_iv) = &aig.drivers[c2_idx] {
                                                let d1_idx = d1_iv >> 1;
                                                let d2_idx = d2_iv >> 1;
                                                let d1_val = if d1_idx > 0 && d1_idx <= aig.num_aigpins { state.values[d1_idx] } else { 0 };
                                                let d2_val = if d2_idx > 0 && d2_idx <= aig.num_aigpins { state.values[d2_idx] } else { 0 };
                                                let d1_driver = if d1_idx > 0 && d1_idx <= aig.num_aigpins {
                                                    format!("{:?}", aig.drivers[d1_idx])
                                                } else { "Const0".to_string() };
                                                let d2_driver = if d2_idx > 0 && d2_idx <= aig.num_aigpins {
                                                    format!("{:?}", aig.drivers[d2_idx])
                                                } else { "Const0".to_string() };
                                                clilog::info!("            c2.A[{}]: inv={}, raw={}, driver={}", d1_idx, (d1_iv & 1) != 0, d1_val, d1_driver);
                                                clilog::info!("            c2.B[{}]: inv={}, raw={}, driver={}", d2_idx, (d2_iv & 1) != 0, d2_val, d2_driver);

                                                // Trace c2.A (pin 1285) which changes - go deeper
                                                if let DriverType::AndGate(e1_iv, e2_iv) = &aig.drivers[d1_idx] {
                                                    let e1_idx = e1_iv >> 1;
                                                    let e2_idx = e2_iv >> 1;
                                                    let e1_val = if e1_idx > 0 && e1_idx <= aig.num_aigpins { state.values[e1_idx] } else { 0 };
                                                    let e2_val = if e2_idx > 0 && e2_idx <= aig.num_aigpins { state.values[e2_idx] } else { 0 };
                                                    let e1_driver = if e1_idx > 0 && e1_idx <= aig.num_aigpins {
                                                        format!("{:?}", aig.drivers[e1_idx])
                                                    } else { "Const0".to_string() };
                                                    let e2_driver = if e2_idx > 0 && e2_idx <= aig.num_aigpins {
                                                        format!("{:?}", aig.drivers[e2_idx])
                                                    } else { "Const0".to_string() };
                                                    let e1_cell = if let DriverType::DFF(cell_idx) = &aig.drivers[e1_idx] {
                                                        format!("{:?}", netlistdb.cellnames[*cell_idx])
                                                    } else if let DriverType::InputPort(pid) = &aig.drivers[e1_idx] {
                                                        format!("INPUT:{:?}", netlistdb.pinnames[*pid])
                                                    } else { "".to_string() };
                                                    let e2_cell = if let DriverType::DFF(cell_idx) = &aig.drivers[e2_idx] {
                                                        format!("{:?}", netlistdb.cellnames[*cell_idx])
                                                    } else if let DriverType::InputPort(pid) = &aig.drivers[e2_idx] {
                                                        format!("INPUT:{:?}", netlistdb.pinnames[*pid])
                                                    } else { "".to_string() };
                                                    clilog::info!("              c2.A.A[{}]: inv={}, raw={}, driver={} {}", e1_idx, (e1_iv & 1) != 0, e1_val, e1_driver, e1_cell);
                                                    clilog::info!("              c2.A.B[{}]: inv={}, raw={}, driver={} {}", e2_idx, (e2_iv & 1) != 0, e2_val, e2_driver, e2_cell);

                                                    // One more level for e1
                                                    if let DriverType::AndGate(f1_iv, f2_iv) = &aig.drivers[e1_idx] {
                                                        let f1_idx = f1_iv >> 1;
                                                        let f2_idx = f2_iv >> 1;
                                                        let f1_val = if f1_idx > 0 && f1_idx <= aig.num_aigpins { state.values[f1_idx] } else { 0 };
                                                        let f2_val = if f2_idx > 0 && f2_idx <= aig.num_aigpins { state.values[f2_idx] } else { 0 };
                                                        let f1_driver = if f1_idx > 0 && f1_idx <= aig.num_aigpins {
                                                            format!("{:?}", aig.drivers[f1_idx])
                                                        } else { "Const0".to_string() };
                                                        let f2_driver = if f2_idx > 0 && f2_idx <= aig.num_aigpins {
                                                            format!("{:?}", aig.drivers[f2_idx])
                                                        } else { "Const0".to_string() };
                                                        let f1_cell = if let DriverType::DFF(cell_idx) = &aig.drivers[f1_idx] {
                                                            format!("{:?}", netlistdb.cellnames[*cell_idx])
                                                        } else if let DriverType::InputPort(pid) = &aig.drivers[f1_idx] {
                                                            format!("INPUT:{:?}", netlistdb.pinnames[*pid])
                                                        } else { "".to_string() };
                                                        let f2_cell = if let DriverType::DFF(cell_idx) = &aig.drivers[f2_idx] {
                                                            format!("{:?}", netlistdb.cellnames[*cell_idx])
                                                        } else if let DriverType::InputPort(pid) = &aig.drivers[f2_idx] {
                                                            format!("INPUT:{:?}", netlistdb.pinnames[*pid])
                                                        } else { "".to_string() };
                                                        clilog::info!("                c2.A.A.A[{}]: inv={}, raw={}, driver={} {}", f1_idx, (f1_iv & 1) != 0, f1_val, f1_driver, f1_cell);
                                                        clilog::info!("                c2.A.A.B[{}]: inv={}, raw={}, driver={} {}", f2_idx, (f2_iv & 1) != 0, f2_val, f2_driver, f2_cell);
                                                    }
                                                    // Trace e2 (c2.A.B) which changes from 1 to 0
                                                    if let DriverType::AndGate(f1_iv, f2_iv) = &aig.drivers[e2_idx] {
                                                        let f1_idx = f1_iv >> 1;
                                                        let f2_idx = f2_iv >> 1;
                                                        let f1_val = if f1_idx > 0 && f1_idx <= aig.num_aigpins { state.values[f1_idx] } else { 0 };
                                                        let f2_val = if f2_idx > 0 && f2_idx <= aig.num_aigpins { state.values[f2_idx] } else { 0 };
                                                        let f1_driver = if f1_idx > 0 && f1_idx <= aig.num_aigpins {
                                                            format!("{:?}", aig.drivers[f1_idx])
                                                        } else { "Const0".to_string() };
                                                        let f2_driver = if f2_idx > 0 && f2_idx <= aig.num_aigpins {
                                                            format!("{:?}", aig.drivers[f2_idx])
                                                        } else { "Const0".to_string() };
                                                        let f1_cell = if let DriverType::DFF(cell_idx) = &aig.drivers[f1_idx] {
                                                            format!("{:?}", netlistdb.cellnames[*cell_idx])
                                                        } else if let DriverType::InputPort(pid) = &aig.drivers[f1_idx] {
                                                            format!("INPUT:{:?}", netlistdb.pinnames[*pid])
                                                        } else { "".to_string() };
                                                        let f2_cell = if let DriverType::DFF(cell_idx) = &aig.drivers[f2_idx] {
                                                            format!("{:?}", netlistdb.cellnames[*cell_idx])
                                                        } else if let DriverType::InputPort(pid) = &aig.drivers[f2_idx] {
                                                            format!("INPUT:{:?}", netlistdb.pinnames[*pid])
                                                        } else { "".to_string() };
                                                        clilog::info!("                c2.A.B.A[{}]: inv={}, raw={}, driver={} {}", f1_idx, (f1_iv & 1) != 0, f1_val, f1_driver, f1_cell);
                                                        clilog::info!("                c2.A.B.B[{}]: inv={}, raw={}, driver={} {}", f2_idx, (f2_iv & 1) != 0, f2_val, f2_driver, f2_cell);
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }

                    // Check async reset (active low)
                    if pinid_reset_b != usize::MAX && circ_state[pinid_reset_b] == 0 {
                        circ_state[pinid_q] = 0;
                        dffs_in_reset += 1;
                    }
                    // Check async set (active low)
                    else if pinid_set_b != usize::MAX && circ_state[pinid_set_b] == 0 {
                        circ_state[pinid_q] = 1;
                    }
                    // Normal latch on clock edge
                    else {
                        let should_latch = if pinid_de != usize::MAX {
                            circ_state[pinid_de] != 0
                        } else {
                            true
                        };
                        if should_latch {
                            circ_state[pinid_q] = circ_state[pinid_d];
                        }
                    }
                }
            }
        }

        // Count DFF changes for activity monitoring
        let mut dff_changes = 0usize;
        static mut PREV_DFF_STATE: Vec<u8> = Vec::new();
        unsafe {
            if PREV_DFF_STATE.is_empty() {
                PREV_DFF_STATE = circ_state.clone();
            } else {
                for i in 0..circ_state.len() {
                    if circ_state[i] != PREV_DFF_STATE[i] {
                        dff_changes += 1;
                    }
                }
                PREV_DFF_STATE.copy_from_slice(&circ_state);
            }
        }

        // Debug: show DFF activity and Wishbone state
        let ibus_cyc = ibus_cyc_pin.map(|p| circ_state[p]).unwrap_or(255);
        let ibus_stb = ibus_stb_pin.map(|p| circ_state[p]).unwrap_or(255);
        let dbus_cyc = dbus_cyc_pin.map(|p| circ_state[p]).unwrap_or(255);

        // Reconstruct sink__payload value (reset vector)
        let mut sink_val: u32 = 0;
        for (i, opt_pin) in sink_payload.iter().enumerate() {
            if let Some(pin) = opt_pin {
                if circ_state[*pin] != 0 {
                    sink_val |= 1 << i;
                }
            }
        }
        // Also get single bit for comparison
        let sink_20 = sink_payload_20_pin.map(|p| circ_state[p]).unwrap_or(255);

        // Reconstruct fetch address
        let mut fetch_addr: u32 = 0;
        for (i, opt_pin) in ibus_adr.iter().enumerate() {
            if let Some(pin) = opt_pin {
                if circ_state[*pin] != 0 {
                    fetch_addr |= 1 << i;
                }
            }
        }

        // Get reset sync values
        let stage0 = rst_sync_stage0_pin.map(|p| circ_state[p]).unwrap_or(255);
        let rst_sync = rst_sync_rst_pin.map(|p| circ_state[p]).unwrap_or(255);

        // Simple trace for reset test: show sink_payload and addr on every cycle for first 50
        if cycle <= 50 {
            clilog::info!("cycle {:2}: rst={}, rst_sync={}, ibus_cyc={}, sink=0x{:08X}, addr=0x{:06X}",
                         cycle, circ_state[reset_pin], rst_sync, ibus_cyc, sink_val, fetch_addr);
        }

        // Write watchlist trace output
        if let Some(ref mut f) = trace_file {
            let values: Vec<String> = std::iter::once(cycle.to_string())
                .chain(watchlist_entries.iter().map(|e| circ_state[e.pin].to_string()))
                .collect();
            writeln!(f, "{}", values.join(",")).expect("Failed to write trace");
        }

        // Simulate SRAM cells
        for sram in sram_cells.iter_mut() {
            let en = sram.en_pin != usize::MAX && circ_state[sram.en_pin] != 0;
            if en {
                let r_wb = sram.r_wb_pin != usize::MAX && circ_state[sram.r_wb_pin] != 0;
                let addr = sram.read_addr(&circ_state);
                if addr < 1024 {
                    if r_wb {
                        let data = sram.memory[addr];
                        sram.write_do(&mut circ_state, data);
                    } else {
                        let di = sram.read_di(&circ_state);
                        let ben = sram.read_ben(&circ_state);
                        sram.memory[addr] = (sram.memory[addr] & !ben) | (di & ben);
                    }
                }
            }
        }

        // 6. Evaluate combinational again to propagate new Q/DO values
        eval_combinational(&mut state, &circ_state);
        update_circ_from_aig(&state, &mut circ_state);

        // === TICK END ===
        // Flash is stepped once at the start of the next tick, matching CXXRTL.
        // The clock remains HIGH until the start of the next tick sets it LOW.

        // UART TX decoding
        if let Some(tx_pin) = uart_tx_pin {
            let tx = circ_state[tx_pin];

            uart_state = match uart_state {
                UartState::Idle => {
                    if uart_last_tx == 1 && tx == 0 {
                        UartState::StartBit { start_cycle: cycle }
                    } else {
                        UartState::Idle
                    }
                }
                UartState::StartBit { start_cycle } => {
                    if cycle >= start_cycle + cycles_per_bit / 2 {
                        if tx == 0 {
                            UartState::DataBits {
                                start_cycle: start_cycle + cycles_per_bit,
                                bits_received: 0,
                                value: 0,
                            }
                        } else {
                            UartState::Idle
                        }
                    } else {
                        UartState::StartBit { start_cycle }
                    }
                }
                UartState::DataBits { start_cycle, bits_received, value } => {
                    let bit_center = start_cycle + (bits_received as usize) * cycles_per_bit + cycles_per_bit / 2;
                    if cycle >= bit_center {
                        let new_value = value | ((tx as u8) << bits_received);
                        if bits_received >= 7 {
                            UartState::StopBit {
                                start_cycle: start_cycle + 8 * cycles_per_bit,
                                value: new_value,
                            }
                        } else {
                            UartState::DataBits {
                                start_cycle,
                                bits_received: bits_received + 1,
                                value: new_value,
                            }
                        }
                    } else {
                        UartState::DataBits { start_cycle, bits_received, value }
                    }
                }
                UartState::StopBit { start_cycle, value } => {
                    if cycle >= start_cycle + cycles_per_bit / 2 {
                        if tx == 1 {
                            uart_events.push(UartEvent {
                                timestamp: cycle,
                                peripheral: "uart_0".to_string(),
                                event: "tx".to_string(),
                                payload: value,
                            });
                            let ch = if value >= 32 && value < 127 { value as char } else { '.' };
                            clilog::info!("UART TX @ cycle {}: 0x{:02X} '{}'", cycle, value, ch);
                        }
                        UartState::Idle
                    } else {
                        UartState::StopBit { start_cycle, value }
                    }
                }
            };
            uart_last_tx = tx;
        }

        // Progress logging
        if cycle % 100000 == 0 && cycle > 0 {
            clilog::info!("Cycle {} / {}", cycle, max_cycles);
        }
    }

    // Output results
    println!();
    println!("=== Programmatic Timing Simulation Results ===");
    println!("Cycles simulated: {}", max_cycles);
    println!("UART events captured: {}", uart_events.len());

    if let Some(output_path) = &config.output_events {
        #[derive(Serialize)]
        struct EventsOutput { events: Vec<UartEvent> }
        let output = EventsOutput { events: uart_events };
        let json = serde_json::to_string_pretty(&output).expect("Failed to serialize events");
        let mut file = File::create(output_path).expect("Failed to create events file");
        file.write_all(json.as_bytes()).expect("Failed to write events");
        clilog::info!("Wrote events to {}", output_path);
    }

    println!();
    println!("TIMING: PASSED");
}

fn main() {
    clilog::init_stderr_color_debug();
    clilog::set_max_print_count(clilog::Level::Warn, "NL_SV_LIT", 1);

    let args = <Args as clap::Parser>::parse();
    clilog::info!("Timing simulation args:\n{:#?}", args);

    // Load config if provided
    let config = if let Some(config_path) = &args.config {
        let file = File::open(config_path).expect("Failed to open config file");
        let reader = BufReader::new(file);
        let config: TestbenchConfig =
            serde_json::from_reader(reader).expect("Failed to parse config JSON");
        clilog::info!("Loaded testbench config: {:?}", config);
        Some(config)
    } else {
        None
    };

    // Determine netlist path from config or command line
    let netlist_path = if let Some(ref cfg) = config {
        if let Some(ref path) = cfg.netlist_path {
            PathBuf::from(path)
        } else if let Some(ref path) = args.netlist_verilog {
            path.clone()
        } else {
            panic!("No netlist path provided (need --config with netlist_path or positional argument)");
        }
    } else if let Some(ref path) = args.netlist_verilog {
        path.clone()
    } else {
        panic!("No netlist path provided");
    };

    // Determine liberty path from config or command line
    let liberty_path = if let Some(ref cfg) = config {
        cfg.liberty_path.as_ref().map(PathBuf::from).or_else(|| args.liberty.clone())
    } else {
        args.liberty.clone()
    };

    // Detect cell library
    let cell_library = detect_library_from_file(&netlist_path)
        .expect("Failed to read netlist file for library detection");
    clilog::info!("Detected cell library: {}", cell_library);

    if cell_library == CellLibrary::Mixed {
        panic!("Mixed AIGPDK and SKY130 cells in netlist not supported");
    }

    // Load Liberty library (or use defaults for SKY130)
    let lib = if let Some(lib_path) = &liberty_path {
        TimingLibrary::from_file(lib_path).expect("Failed to load Liberty library")
    } else if cell_library == CellLibrary::SKY130 {
        clilog::info!("Using default SKY130 timing values (no liberty file)");
        TimingLibrary::default_sky130()
    } else {
        TimingLibrary::load_aigpdk().expect("Failed to load default AIGPDK library")
    };
    clilog::info!("Loaded timing library: {}", lib.name);

    // Load netlist with appropriate LeafPinProvider
    clilog::info!("Loading netlist: {:?}", netlist_path);
    let netlistdb = match cell_library {
        CellLibrary::SKY130 => NetlistDB::from_sverilog_file(
            &netlist_path,
            args.top_module.as_deref(),
            &SKY130LeafPins,
        )
        .expect("Failed to build netlist"),
        CellLibrary::AIGPDK | CellLibrary::Mixed => NetlistDB::from_sverilog_file(
            &netlist_path,
            args.top_module.as_deref(),
            &AIGPDKLeafPins(),
        )
        .expect("Failed to build netlist"),
    };

    // Build AIG
    let aig = AIG::from_netlistdb(&netlistdb);
    clilog::info!(
        "AIG: {} pins, {} DFFs, {} SRAMs",
        aig.num_aigpins,
        aig.dffs.len(),
        aig.srams.len()
    );

    // Initialize timing state
    let mut state = TimingState::new(aig.num_aigpins, &lib);
    state.init_delays(&aig, &lib);

    // Identify clock ports for posedge detection
    let mut posedge_monitor = std::collections::HashSet::new();
    for cellid in 1..netlistdb.num_cells {
        let celltype = netlistdb.celltypes[cellid].as_str();

        // Check for DFF cells (AIGPDK or SKY130)
        let is_dff = match cell_library {
            CellLibrary::SKY130 => {
                let ct = extract_cell_type(celltype);
                matches!(
                    ct,
                    "dfxtp" | "dfrtp" | "dfrbp" | "dfstp" | "dfbbp" | "edfxtp" | "sdfxtp"
                )
            }
            _ => matches!(celltype, "DFF" | "DFFSR"),
        };

        // Check for SRAM cells
        let is_sram = match cell_library {
            CellLibrary::SKY130 => celltype.starts_with("CF_SRAM_"),
            _ => celltype == "$__RAMGEM_SYNC_",
        };

        if is_dff || is_sram {
            for pinid in netlistdb.cell2pin.iter_set(cellid) {
                let pin_name = netlistdb.pinnames[pinid].1.as_str();

                // Check for clock pins
                let is_clk = matches!(pin_name, "CLK" | "CLKin" | "PORT_R_CLK" | "PORT_W_CLK");

                if is_clk {
                    // Trace clock pin back through buffers/inverters to primary input
                    // Only log verbose for first few DFFs to avoid spam
                    let log_this = args.verbose && posedge_monitor.is_empty();
                    if let Some(primary_clk_pin) =
                        trace_clock_to_primary_input(&netlistdb, pinid, cell_library, log_this)
                    {
                        posedge_monitor.insert(primary_clk_pin);
                    } else if args.verbose && posedge_monitor.is_empty() {
                        clilog::debug!(
                            "Clock pin {} could not be traced to primary input",
                            pinid
                        );
                    }
                }
            }
        }
    }

    // Collect SRAM cells for simulation
    let mut sram_cells: Vec<SramCell> = Vec::new();
    for cellid in 1..netlistdb.num_cells {
        let celltype = netlistdb.celltypes[cellid].as_str();
        let is_sram = match cell_library {
            CellLibrary::SKY130 => celltype.starts_with("CF_SRAM_"),
            _ => celltype == "$__RAMGEM_SYNC_",
        };

        if is_sram {
            let mut sram = SramCell::new(cellid);
            sram.collect_pins(&netlistdb);
            clilog::info!(
                "SRAM cell {}: addr_pins={}, di_pins={}, do_pins={}, ben_pins={}",
                cellid,
                sram.addr_pins.len(),
                sram.di_pins.len(),
                sram.do_pins.len(),
                sram.ben_pins.len()
            );
            sram_cells.push(sram);
        }
    }
    clilog::info!("Collected {} SRAM cells for simulation", sram_cells.len());

    // Resolve watchlist entries (shared by both programmatic and VCD modes)
    let watchlist_entries: Vec<WatchlistEntry> = if let Some(ref watchlist_path) = args.watchlist {
        let file = File::open(watchlist_path).expect("Failed to open watchlist file");
        let watchlist: Watchlist =
            serde_json::from_reader(BufReader::new(file)).expect("Failed to parse watchlist JSON");

        let mut entries = Vec::new();
        for sig in &watchlist.signals {
            let mut found = false;

            // First try: find by net name (for internal wires)
            for netid in 0..netlistdb.num_nets {
                let net_name = netlistdb.netnames[netid].dbg_fmt_pin();
                if net_name == sig.net || net_name.ends_with(&sig.net) || net_name.contains(&sig.net) {
                    // Find a pin on this net
                    for pinid in netlistdb.net2pin.iter_set(netid) {
                        entries.push(WatchlistEntry {
                            name: sig.name.clone(),
                            pin: pinid,
                        });
                        clilog::info!("Watchlist: {} -> pin {} (net {})", sig.name, pinid, net_name);
                        found = true;
                        break;
                    }
                    if found {
                        break;
                    }
                }
            }

            // Second try: any pin containing the pattern
            if !found {
                for pinid in 0..netlistdb.num_pins {
                    let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                    if pin_name.contains(&sig.net) {
                        entries.push(WatchlistEntry {
                            name: sig.name.clone(),
                            pin: pinid,
                        });
                        clilog::info!("Watchlist: {} -> pin {} ({})", sig.name, pinid, pin_name);
                        found = true;
                        break;
                    }
                }
            }

            if !found {
                clilog::warn!("Watchlist: {} not found (pattern: {})", sig.name, sig.net);
            }
        }
        entries
    } else {
        Vec::new()
    };

    // Open trace output file if specified
    let trace_file: Option<File> = args.trace_output.as_ref().map(|path| {
        let mut f = File::create(path).expect("Failed to create trace output file");
        // Write CSV header
        let header: Vec<&str> = std::iter::once("cycle")
            .chain(watchlist_entries.iter().map(|e| e.name.as_str()))
            .collect();
        writeln!(f, "{}", header.join(",")).expect("Failed to write trace header");
        f
    });

    // Check for config-based (programmatic) simulation
    if let Some(cfg) = config {
        run_programmatic_simulation(
            cfg,
            &args,
            &netlistdb,
            &aig,
            &lib,
            cell_library,
            &mut sram_cells,
            watchlist_entries,
            trace_file,
        );
        return;
    }

    // VCD-driven simulation mode
    let input_vcd_path = args.input_vcd.as_ref().expect("VCD file required (use --config for programmatic mode)");
    let input_vcd = File::open(input_vcd_path).expect("Failed to open VCD");
    let mut bufrd = BufReader::with_capacity(65536, input_vcd);
    let mut vcd_parser = Parser::new(&mut bufrd);
    let header = vcd_parser.parse_header().expect("Failed to parse VCD header");
    drop(vcd_parser);
    let mut vcd_file = bufrd.into_inner();
    vcd_file.seek(SeekFrom::Start(0)).unwrap();
    let mut vcdflow = FastFlow::new(vcd_file, 65536);

    // Find top scope in VCD
    let top_scope = find_top_scope(
        &header.items[..],
        args.input_vcd_scope.as_deref().unwrap_or(""),
    )
    .expect("Top scope not found in VCD");

    // Map VCD signals to netlist pins
    let mut vcd2inp = HashMap::new();
    for scope_item in &top_scope.children[..] {
        if let ScopeItem::Var(var) = scope_item {
            match_vcd_var_to_pins(&netlistdb, var, &mut vcd2inp);
        }
    }

    clilog::info!(
        "Mapped {} VCD signals, {} posedge clocks monitored",
        vcd2inp.len(),
        posedge_monitor.len()
    );

    // Simulation loop
    let mut stats = TimingStats::default();
    let mut vcd_time = u64::MAX;
    let mut last_rising_edge = false;
    let mut circ_state = vec![0u8; netlistdb.num_pins];

    // Initialize constant nets
    if let Some(netid) = netlistdb.net_one {
        for pinid in netlistdb.net2pin.iter_set(netid) {
            circ_state[pinid] = 1;
        }
    }

    // UART TX monitoring setup
    let uart_tx_pin = if args.output_events.is_some() {
        // Find gpio_out[uart_tx_gpio] pin
        let gpio_out_name = format!("gpio_out[{}]", args.uart_tx_gpio);
        let mut found_pin = None;
        for pinid in 0..netlistdb.num_pins {
            if netlistdb.pin2cell[pinid] == 0 {
                // Primary IO
                let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                if pin_name.contains(&gpio_out_name) || pin_name.ends_with(&format!("gpio_out:{}", args.uart_tx_gpio)) {
                    found_pin = Some(pinid);
                    clilog::info!("Found UART TX on pin {}: {}", pinid, pin_name);
                    break;
                }
            }
        }
        if found_pin.is_none() {
            clilog::warn!("Could not find gpio_out[{}] for UART TX monitoring", args.uart_tx_gpio);
        }
        found_pin
    } else {
        None
    };

    let clock_hz = 1_000_000_000_000u64 / args.clock_period;
    let cycles_per_bit = (clock_hz / args.baud_rate as u64) as usize;
    let mut uart_state = UartState::Idle;
    let mut uart_events: Vec<UartEvent> = Vec::new();
    let mut uart_last_tx = 1u8; // UART idles high

    // Track last flash d_in value to re-apply after VCD overwrites
    let mut flash_last_d_in = 0xFu8; // Flash idles with all lines high

    if let Some(tx_pin) = uart_tx_pin {
        let has_aig_mapping = aig.pin2aigpin_iv.get(tx_pin).map_or(false, |&v| v != usize::MAX);
        clilog::info!(
            "UART monitoring: baud={}, clock={}Hz, cycles_per_bit={}, has_aig_mapping={}",
            args.baud_rate,
            clock_hz,
            cycles_per_bit,
            has_aig_mapping
        );
        if !has_aig_mapping {
            clilog::warn!("UART TX pin {} has no AIG mapping - output won't be tracked!", tx_pin);
        }
    }

    // QSPI Flash setup for functional simulation
    let mut flash = if args.firmware.is_some() {
        Some(QspiFlash::new())
    } else {
        None
    };

    // Helper to find gpio pin by index
    let find_gpio_pin = |gpio_type: &str, idx: usize| -> Option<usize> {
        let gpio_name = format!("{}[{}]", gpio_type, idx);
        for pinid in 0..netlistdb.num_pins {
            if netlistdb.pin2cell[pinid] == 0 {
                let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                if pin_name.contains(&gpio_name) || pin_name.ends_with(&format!("{}:{}", gpio_type, idx)) {
                    return Some(pinid);
                }
            }
        }
        None
    };

    // Helper to find internal wire/pin by name pattern (look for Q output of DFF)
    let find_internal_q_pin = |dff_pattern: &str| -> Option<usize> {
        for pinid in 0..netlistdb.num_pins {
            let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
            // Look for the Q output pin (ends with :Q)
            if pin_name.contains(dff_pattern) && pin_name.ends_with(":Q") {
                return Some(pinid);
            }
        }
        None
    };

    // Helper to find internal wire by net name
    let find_internal_wire = |wire_pattern: &str| -> Option<usize> {
        for netid in 0..netlistdb.num_nets {
            let net_name = netlistdb.netnames[netid].dbg_fmt_pin();
            if net_name.contains(wire_pattern) {
                // Find any pin on this net (preferably output)
                let net_pins_start = netlistdb.net2pin.start[netid];
                let net_pins_end = if netid + 1 < netlistdb.net2pin.start.len() {
                    netlistdb.net2pin.start[netid + 1]
                } else {
                    netlistdb.net2pin.items.len()
                };
                for &pinid in &netlistdb.net2pin.items[net_pins_start..net_pins_end] {
                    return Some(pinid);
                }
            }
        }
        None
    };

    // Helper to find D input pin of a DFF by pattern
    let find_internal_d_pin = |dff_pattern: &str| -> Option<usize> {
        for pinid in 0..netlistdb.num_pins {
            let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
            if pin_name.contains(dff_pattern) && pin_name.ends_with(":D") {
                return Some(pinid);
            }
        }
        None
    };

    // Helper to find CLK input pin of a DFF by pattern
    let find_internal_clk_pin = |dff_pattern: &str| -> Option<usize> {
        for pinid in 0..netlistdb.num_pins {
            let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
            if pin_name.contains(dff_pattern) && pin_name.ends_with(":CLK") {
                return Some(pinid);
            }
        }
        None
    };

    // Find internal monitoring pins (Q outputs of DFFs)
    let rst_sync_rst_pin = find_internal_q_pin("rst_n_sync.rst");
    let buffer_cs_pin = find_internal_q_pin("buffer_cs.o_ff");
    let ibus_cyc_pin = find_internal_wire("ibus__cyc");
    let ibus_cyc_d_pin = find_internal_d_pin("ibus__cyc");
    let cpu_clk_pin = find_internal_clk_pin("cpu.fetch.ibus__cyc");

    if let Some(pin) = rst_sync_rst_pin {
        let pin_name = netlistdb.pinnames[pin].dbg_fmt_pin();
        clilog::info!("Found reset sync Q output: pin {} ({})", pin, pin_name);
    } else {
        clilog::warn!("Could not find rst_n_sync.rst Q pin for monitoring");
    }

    if let Some(pin) = cpu_clk_pin {
        let pin_name = netlistdb.pinnames[pin].dbg_fmt_pin();
        clilog::info!("Found CPU clock input: pin {} ({})", pin, pin_name);
    }

    if let Some(pin) = ibus_cyc_d_pin {
        let pin_name = netlistdb.pinnames[pin].dbg_fmt_pin();
        clilog::info!("Found ibus_cyc D input: pin {} ({})", pin, pin_name);
    }

    // Find net639 and net2949 for debugging a21oi logic
    let net639_pin = find_internal_wire("net639");
    let net2949_pin = find_internal_wire("net2949");
    let sig_09415_pin = find_internal_wire("_09415_");
    if let Some(pin) = net639_pin {
        clilog::info!("Found net639: pin {}", pin);
    }
    if let Some(pin) = net2949_pin {
        clilog::info!("Found net2949: pin {}", pin);
    }
    if let Some(pin) = sig_09415_pin {
        clilog::info!("Found _09415_: pin {}", pin);
    }

    if let Some(pin) = buffer_cs_pin {
        let pin_name = netlistdb.pinnames[pin].dbg_fmt_pin();
        clilog::info!("Found buffer_cs.o_ff Q output: pin {} ({})", pin, pin_name);
    } else {
        clilog::warn!("Could not find buffer_cs.o_ff Q pin for monitoring");
    }

    if let Some(pin) = ibus_cyc_pin {
        let pin_name = netlistdb.pinnames[pin].dbg_fmt_pin();
        let net_name = netlistdb.netnames[netlistdb.pin2net[pin]].dbg_fmt_pin();
        clilog::info!("Found ibus_cyc wire: pin {} ({}) on net {}", pin, pin_name, net_name);
    } else {
        clilog::warn!("Could not find ibus__cyc wire for monitoring");
    }

    // Find flash GPIO pins
    let flash_clk_out = find_gpio_pin("gpio_out", args.flash_clk_gpio);
    let flash_csn_out = find_gpio_pin("gpio_out", args.flash_csn_gpio);
    let flash_d_out: Vec<Option<usize>> = (0..4)
        .map(|i| find_gpio_pin("gpio_out", args.flash_d0_gpio + i))
        .collect();
    let flash_d_in: Vec<Option<usize>> = (0..4)
        .map(|i| find_gpio_pin("gpio_in", args.flash_d0_gpio + i))
        .collect();

    if let Some(ref mut fl) = flash {
        if let Some(fw_path) = &args.firmware {
            match fl.load_firmware(fw_path, args.firmware_offset) {
                Ok(size) => {
                    clilog::info!(
                        "Loaded {} bytes firmware from {:?} at offset 0x{:X}",
                        size,
                        fw_path,
                        args.firmware_offset
                    );
                }
                Err(e) => {
                    clilog::error!("Failed to load firmware: {}", e);
                    std::process::exit(1);
                }
            }
        }

        // Log flash pin mappings and AIG status
        clilog::info!(
            "Flash pins: clk={:?}, csn={:?}, d_out={:?}, d_in={:?}",
            flash_clk_out,
            flash_csn_out,
            flash_d_out,
            flash_d_in
        );

        // Check AIG mappings for flash pins
        if let Some(clk_pin) = flash_clk_out {
            let has_aig = aig.pin2aigpin_iv.get(clk_pin).map_or(false, |&v| v != usize::MAX);
            let pin_name = netlistdb.pinnames[clk_pin].dbg_fmt_pin();
            clilog::info!("Flash CLK pin {} ({}) AIG mapping: {}", clk_pin, pin_name, has_aig);

            // Check pin 81150 (output583:X) mapping
            if let Some(&aigpin_81150) = aig.pin2aigpin_iv.get(81150) {
                if aigpin_81150 != usize::MAX {
                    let idx = aigpin_81150 >> 1;
                    clilog::info!("Pin 81150 (output583:X) AIG: idx={}, driver={:?}", idx, aig.drivers.get(idx));
                } else {
                    clilog::info!("Pin 81150 (output583:X) AIG: not mapped");
                }
            }

            // Check cell 23336 (output583) and its input
            clilog::info!("Cell 23336 (output583) pins:");
            for pinid in netlistdb.cell2pin.iter_set(23336) {
                let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                let pin_dir = netlistdb.pindirect[pinid];
                let pin_net = netlistdb.pin2net[pinid];
                let aigpin_iv = aig.pin2aigpin_iv.get(pinid).copied().unwrap_or(usize::MAX);
                clilog::info!("  pin {}: {}, dir={:?}, net={}, aig={}", pinid, pin_name, pin_dir, pin_net, aigpin_iv);
            }

            // Check pins on net 20966 (output583's input net)
            let net = 20966;
            let net_pins_start = netlistdb.net2pin.start[net];
            let net_pins_end = if net + 1 < netlistdb.net2pin.start.len() {
                netlistdb.net2pin.start[net + 1]
            } else {
                netlistdb.net2pin.items.len()
            };
            clilog::info!("Pins on net {} (output583's A input):", net);
            for &np in &netlistdb.net2pin.items[net_pins_start..net_pins_end] {
                let np_name = netlistdb.pinnames[np].dbg_fmt_pin();
                let np_cell = netlistdb.pin2cell[np];
                let np_dir = netlistdb.pindirect[np];
                let np_aig = aig.pin2aigpin_iv.get(np).copied().unwrap_or(usize::MAX);
                clilog::info!("  pin {}: {} (cell={}, dir={:?}, aig={})", np, np_name, np_cell, np_dir, np_aig);
            }

            // Debug: trace what's driving the flash clock
            if let Some(&aigpin_iv) = aig.pin2aigpin_iv.get(clk_pin) {
                if aigpin_iv != usize::MAX {
                    let idx = aigpin_iv >> 1;
                    let inv = (aigpin_iv & 1) != 0;
                    if idx > 0 && idx <= aig.num_aigpins {
                        let driver = &aig.drivers[idx];
                        clilog::info!("Flash CLK driver: idx={}, inv={}, driver={:?}", idx, inv, driver);

                        // If it's a DFF, check the D input
                        if let DriverType::DFF(cell_idx) = driver {
                            clilog::info!("Flash CLK is DFF output from cell {}", cell_idx);
                            // Find D input for this DFF
                            if let Some(dff) = aig.dffs.get(cell_idx) {
                                let d_idx = dff.d_iv >> 1;
                                let d_inv = (dff.d_iv & 1) != 0;
                                clilog::info!("Flash CLK DFF D input: idx={}, inv={}, driver={:?}",
                                              d_idx, d_inv, aig.drivers.get(d_idx));
                            }
                        }
                        // If it's an InputPort, check what that pin is
                        if let DriverType::InputPort(pinid) = driver {
                            let pin_name = netlistdb.pinnames[*pinid].dbg_fmt_pin();
                            let pin_cell = netlistdb.pin2cell[*pinid];
                            let pin_net = netlistdb.pin2net[*pinid];
                            let pin_dir = netlistdb.pindirect[*pinid];
                            clilog::info!("Flash CLK is connected to input pin {}: {}, cell={}, net={}, dir={:?}",
                                         pinid, pin_name, pin_cell, pin_net, pin_dir);

                            // Check what's on the same net as gpio_out[0]
                            let clk_net = netlistdb.pin2net[clk_pin];
                            clilog::info!("gpio_out[0] (pin {}) is on net {}", clk_pin, clk_net);

                            // List all pins on that net
                            let net_pins_start = netlistdb.net2pin.start[clk_net];
                            let net_pins_end = if clk_net + 1 < netlistdb.net2pin.start.len() {
                                netlistdb.net2pin.start[clk_net + 1]
                            } else {
                                netlistdb.net2pin.items.len()
                            };
                            clilog::info!("Pins on gpio_out[0]'s net {}:", clk_net);
                            for &np in &netlistdb.net2pin.items[net_pins_start..net_pins_end] {
                                let np_name = netlistdb.pinnames[np].dbg_fmt_pin();
                                let np_cell = netlistdb.pin2cell[np];
                                let np_dir = netlistdb.pindirect[np];
                                clilog::info!("  pin {}: {} (cell={}, dir={:?})", np, np_name, np_cell, np_dir);
                            }
                        }
                    }
                }
            }
        }
        if let Some(csn_pin) = flash_csn_out {
            let has_aig = aig.pin2aigpin_iv.get(csn_pin).map_or(false, |&v| v != usize::MAX);
            clilog::info!("Flash CSN pin {} AIG mapping: {}", csn_pin, has_aig);
        }
    }

    // Build reverse mapping from AIG pin to netlist pin for SRAM DO outputs
    let mut aigpin_to_netpin: Vec<usize> = vec![usize::MAX; aig.num_aigpins + 1];
    for (pinid, &aigpin_iv) in aig.pin2aigpin_iv.iter().enumerate() {
        if aigpin_iv != usize::MAX {
            let aigpin = aigpin_iv >> 1;
            if aigpin > 0 && aigpin <= aig.num_aigpins {
                aigpin_to_netpin[aigpin] = pinid;
            }
        }
    }

    // Load watchlist and resolve signal pins
    let watchlist_entries: Vec<WatchlistEntry> = if let Some(ref watchlist_path) = args.watchlist {
        let file = File::open(watchlist_path).expect("Failed to open watchlist file");
        let watchlist: Watchlist =
            serde_json::from_reader(BufReader::new(file)).expect("Failed to parse watchlist JSON");

        let mut entries = Vec::new();
        for sig in &watchlist.signals {
            let mut found = false;

            // First try: find by net name (for internal wires)
            for netid in 0..netlistdb.num_nets {
                let net_name = netlistdb.netnames[netid].dbg_fmt_pin();
                if net_name == sig.net || net_name.ends_with(&sig.net) {
                    // Find a pin on this net
                    for pinid in netlistdb.net2pin.iter_set(netid) {
                        entries.push(WatchlistEntry {
                            name: sig.name.clone(),
                            pin: pinid,
                        });
                        clilog::info!("Watchlist: {} -> pin {} (net {})", sig.name, pinid, net_name);
                        found = true;
                        break;
                    }
                    if found {
                        break;
                    }
                }
            }

            // Second try: find Q output pin for registers
            if !found && sig.signal_type == "reg" {
                for pinid in 0..netlistdb.num_pins {
                    let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                    // Look for Q pin on a DFF with matching name
                    if pin_name.contains(&sig.net) && pin_name.ends_with(":Q") {
                        entries.push(WatchlistEntry {
                            name: sig.name.clone(),
                            pin: pinid,
                        });
                        clilog::info!("Watchlist: {} -> pin {} ({})", sig.name, pinid, pin_name);
                        found = true;
                        break;
                    }
                }
            }

            // Third try: any pin containing the pattern
            if !found {
                for pinid in 0..netlistdb.num_pins {
                    let pin_name = netlistdb.pinnames[pinid].dbg_fmt_pin();
                    if pin_name.contains(&sig.net) {
                        entries.push(WatchlistEntry {
                            name: sig.name.clone(),
                            pin: pinid,
                        });
                        clilog::info!("Watchlist: {} -> pin {} ({})", sig.name, pinid, pin_name);
                        found = true;
                        break;
                    }
                }
            }

            if !found {
                clilog::warn!("Watchlist: {} not found (pattern: {})", sig.name, sig.net);
            }
        }
        entries
    } else {
        Vec::new()
    };

    // Open trace output file if specified
    let mut trace_file: Option<File> = args.trace_output.as_ref().map(|path| {
        let mut f = File::create(path).expect("Failed to create trace output file");
        // Write CSV header
        let header: Vec<&str> = std::iter::once("cycle")
            .chain(watchlist_entries.iter().map(|e| e.name.as_str()))
            .collect();
        writeln!(f, "{}", header.join(",")).expect("Failed to write trace header");
        f
    });

    clilog::info!("Starting timing simulation...");

    // Pre-run: process initial VCD values and evaluate AIG to get correct initial state
    // This is needed so that on the first clock edge, DFFs latch the correct D values
    let mut initial_phase = true;
    let mut initial_inputs_set = false;

    while let Some(tok) = vcdflow.next_token().unwrap() {
        match tok {
            FastFlowToken::Timestamp(t) => {
                if t == vcd_time {
                    continue;
                }

                // Initial phase: after time 0 values are set, evaluate AIG to get correct D inputs
                if initial_phase && t > 0 && initial_inputs_set {
                    initial_phase = false;
                    clilog::debug!("Initial phase: evaluating AIG with reset state");

                    // Evaluate combinational logic to set up correct D values
                    for i in 1..=aig.num_aigpins {
                        match &aig.drivers[i] {
                            DriverType::AndGate(a, b) => {
                                state.eval_and(i, *a, *b);
                            }
                            DriverType::InputPort(pinid) => {
                                state.values[i] = circ_state[*pinid];
                            }
                            DriverType::DFF(_) | DriverType::InputClockFlag(_, _)
                            | DriverType::Tie0 | DriverType::SRAM(_) => {
                                // DFFs start at 0, others don't change
                            }
                        }
                    }

                    // Update circ_state from AIG
                    for (pinid, &aigpin_iv) in aig.pin2aigpin_iv.iter().enumerate() {
                        if aigpin_iv != usize::MAX {
                            let idx = aigpin_iv >> 1;
                            let inv = (aigpin_iv & 1) != 0;
                            if idx > 0 && idx <= aig.num_aigpins {
                                circ_state[pinid] = state.values[idx] ^ (inv as u8);
                            }
                        }
                    }

                    // Find reset signal value (gpio_in[40])
                    let reset_pin = find_gpio_pin("gpio_in", 40);
                    clilog::debug!(
                        "Initial: gpio_in[40] (reset) = {:?}, gpio_out[0] (flash clk) = {}, gpio_out[1] (csn) = {}",
                        reset_pin.map(|p| circ_state[p]),
                        flash_clk_out.map(|p| circ_state[p]).unwrap_or(0),
                        flash_csn_out.map(|p| circ_state[p]).unwrap_or(0)
                    );
                }

                if last_rising_edge {
                    stats.cycles_simulated += 1;

                    if let Some(max_cycles) = args.max_cycles {
                        if stats.cycles_simulated >= max_cycles {
                            clilog::info!("Reached max cycles: {}", max_cycles);
                            break;
                        }
                    }

                    // Reset arrival times for new cycle
                    state.reset_arrivals();

                    // Latch DFF values
                    for cellid in 1..netlistdb.num_cells {
                        let celltype = netlistdb.celltypes[cellid].as_str();
                        let is_dff = match cell_library {
                            CellLibrary::SKY130 => {
                                let ct = extract_cell_type(celltype);
                                matches!(
                                    ct,
                                    "dfxtp"
                                        | "dfrtp"
                                        | "dfrbp"
                                        | "dfstp"
                                        | "dfbbp"
                                        | "edfxtp"
                                        | "sdfxtp"
                                )
                            }
                            _ => matches!(celltype, "DFF" | "DFFSR"),
                        };

                        if is_dff {
                            let mut pinid_d = usize::MAX;
                            let mut pinid_q = usize::MAX;
                            let mut pinid_de = usize::MAX;  // Data enable for edfxtp
                            for pinid in netlistdb.cell2pin.iter_set(cellid) {
                                match netlistdb.pinnames[pinid].1.as_str() {
                                    "D" => pinid_d = pinid,
                                    "Q" => pinid_q = pinid,
                                    "DE" => pinid_de = pinid,  // Enable input
                                    _ => {}
                                }
                            }
                            if pinid_d != usize::MAX && pinid_q != usize::MAX {
                                // For enable DFFs (edfxtp), only update Q if DE is high
                                let should_latch = if pinid_de != usize::MAX {
                                    circ_state[pinid_de] != 0
                                } else {
                                    true  // Regular DFFs always latch
                                };
                                if should_latch {
                                    circ_state[pinid_q] = circ_state[pinid_d];
                                }
                            }
                        }
                    }

                    // Simulate SRAM cells
                    for sram in &mut sram_cells {
                        let en = sram.en_pin != usize::MAX && circ_state[sram.en_pin] != 0;
                        if en {
                            let r_wb = sram.r_wb_pin != usize::MAX && circ_state[sram.r_wb_pin] != 0;
                            let addr = sram.read_addr(&circ_state);
                            if addr < 1024 {
                                if r_wb {
                                    // Read operation: DO = memory[addr]
                                    let data = sram.memory[addr];
                                    sram.write_do(&mut circ_state, data);
                                    if args.verbose && stats.cycles_simulated <= 20 {
                                        clilog::debug!(
                                            "SRAM read: addr={:#x}, data={:#010x}",
                                            addr, data
                                        );
                                    }
                                } else {
                                    // Write operation: memory[addr] = (memory[addr] & ~BEN) | (DI & BEN)
                                    let di = sram.read_di(&circ_state);
                                    let ben = sram.read_ben(&circ_state);
                                    let old = sram.memory[addr];
                                    sram.memory[addr] = (old & !ben) | (di & ben);
                                    if args.verbose && stats.cycles_simulated <= 20 {
                                        clilog::debug!(
                                            "SRAM write: addr={:#x}, di={:#010x}, ben={:#010x}, old={:#010x}, new={:#010x}",
                                            addr, di, ben, old, sram.memory[addr]
                                        );
                                    }
                                }
                            }
                        }
                    }

                    // Propagate combinational logic through AIG with timing
                    let mut max_arrival = 0u64;
                    for i in 1..=aig.num_aigpins {
                        match &aig.drivers[i] {
                            DriverType::AndGate(a, b) => {
                                state.eval_and(i, *a, *b);
                                max_arrival = max_arrival.max(state.arrivals[i]);
                            }
                            DriverType::InputPort(pinid) => {
                                // Get value from netlist state
                                state.values[i] = circ_state[*pinid];
                                state.arrivals[i] = 0; // Inputs arrive at t=0
                            }
                            DriverType::DFF(cell_idx) => {
                                // Get Q value from DFF (latched at cycle start)
                                // Find the Q pin for this cell and get its value
                                for pinid in netlistdb.cell2pin.iter_set(*cell_idx) {
                                    if netlistdb.pinnames[pinid].1.as_str() == "Q" {
                                        state.values[i] = circ_state[pinid];
                                        break;
                                    }
                                }
                                // The DFF output has clk-to-Q delay
                                state.arrivals[i] = state.delays[i].max_delay() as u64;
                            }
                            DriverType::InputClockFlag(_, _) | DriverType::Tie0 => {
                                state.arrivals[i] = 0;
                            }
                            DriverType::SRAM(_cell_idx) => {
                                // Get DO value from SRAM (simulated at cycle start)
                                // Use reverse mapping to find netlist pin
                                let netpin = aigpin_to_netpin[i];
                                if netpin != usize::MAX {
                                    state.values[i] = circ_state[netpin];
                                }
                                state.arrivals[i] = state.delays[i].max_delay() as u64;
                            }
                        }
                    }

                    stats.max_combinational_delay =
                        stats.max_combinational_delay.max(max_arrival);

                    // Check setup/hold for all DFFs
                    for (_cell_id, dff) in &aig.dffs {
                        let d_idx = dff.d_iv >> 1;
                        if d_idx > 0 && d_idx <= aig.num_aigpins {
                            let data_arrival = state.arrivals[d_idx];

                            // Setup check: data must arrive before clock_period - setup_time
                            let setup_slack = (args.clock_period as i64)
                                - (data_arrival as i64)
                                - (state.setup_time_ps as i64);

                            // Hold check: data must be stable for hold_time after clock
                            let hold_slack = (data_arrival as i64) - (state.hold_time_ps as i64);

                            if setup_slack < stats.worst_setup_slack || stats.cycles_simulated == 1
                            {
                                stats.worst_setup_slack = setup_slack;
                            }
                            if hold_slack < stats.worst_hold_slack || stats.cycles_simulated == 1 {
                                stats.worst_hold_slack = hold_slack;
                            }

                            if setup_slack < 0 {
                                stats.setup_violations += 1;
                                if args.report_violations {
                                    clilog::warn!(
                                        "Cycle {}: Setup violation, slack={}ps, data_arrival={}ps",
                                        stats.cycles_simulated,
                                        setup_slack,
                                        data_arrival
                                    );
                                }
                            }
                            if hold_slack < 0 {
                                stats.hold_violations += 1;
                                if args.report_violations {
                                    clilog::warn!(
                                        "Cycle {}: Hold violation, slack={}ps",
                                        stats.cycles_simulated,
                                        hold_slack
                                    );
                                }
                            }
                        }
                    }

                    if args.verbose && stats.cycles_simulated % 100 == 0 {
                        clilog::info!(
                            "Cycle {}: max_delay={}ps",
                            stats.cycles_simulated,
                            max_arrival
                        );
                    }

                    // Update netlist state from AIG for next iteration
                    for (pinid, &aigpin_iv) in aig.pin2aigpin_iv.iter().enumerate() {
                        if aigpin_iv != usize::MAX {
                            let idx = aigpin_iv >> 1;
                            let inv = (aigpin_iv & 1) != 0;
                            if idx > 0 && idx <= aig.num_aigpins {
                                circ_state[pinid] = state.values[idx] ^ (inv as u8);
                            }
                        }
                    }

                    // Debug: log reset and CSn state in early cycles (regardless of flash)
                    if args.verbose && stats.cycles_simulated <= 100 {
                        let reset_val = find_gpio_pin("gpio_in", 40).map(|p| circ_state[p]).unwrap_or(255);
                        let csn_val = flash_csn_out.map(|p| circ_state[p]).unwrap_or(255);
                        let clk_val = flash_clk_out.map(|p| circ_state[p]).unwrap_or(255);

                        // Monitor internal signals
                        let rst_sync = rst_sync_rst_pin.map(|p| circ_state[p]).unwrap_or(255);
                        let ibus_cyc = ibus_cyc_pin.map(|p| circ_state[p]).unwrap_or(255);
                        let ibus_cyc_d = ibus_cyc_d_pin.map(|p| circ_state[p]).unwrap_or(255);
                        let n639 = net639_pin.map(|p| circ_state[p]).unwrap_or(255);
                        let n2949 = net2949_pin.map(|p| circ_state[p]).unwrap_or(255);
                        let s09415 = sig_09415_pin.map(|p| circ_state[p]).unwrap_or(255);

                        clilog::debug!(
                            "Cycle {}: rst={}, cyc={}, D={}, _09415={}, n639={}, n2949={}",
                            stats.cycles_simulated, rst_sync, ibus_cyc, ibus_cyc_d, s09415, n639, n2949
                        );
                    }

                    // Write watchlist trace output
                    if let Some(ref mut f) = trace_file {
                        let values: Vec<String> = std::iter::once(stats.cycles_simulated.to_string())
                            .chain(watchlist_entries.iter().map(|e| circ_state[e.pin].to_string()))
                            .collect();
                        writeln!(f, "{}", values.join(",")).expect("Failed to write trace");
                    }

                    // Step QSPI flash simulation
                    // The flash SPI protocol requires both clock edges:
                    // - Falling edge: flash outputs data (MISO)
                    // - Rising edge: flash samples input (MOSI/command/address)
                    // We step the flash twice to simulate both edges.
                    if let Some(ref mut fl) = flash {
                        // Read flash interface outputs from design
                        let clk = flash_clk_out.map(|p| circ_state[p] != 0).unwrap_or(false);
                        let csn = flash_csn_out.map(|p| circ_state[p] != 0).unwrap_or(true);
                        let mut d_out = 0u8;
                        for (i, opt_pin) in flash_d_out.iter().enumerate() {
                            if let Some(pin) = opt_pin {
                                if circ_state[*pin] != 0 {
                                    d_out |= 1 << i;
                                }
                            }
                        }

                        // Debug: log flash activity in early cycles
                        if args.verbose && stats.cycles_simulated <= 25 {
                            let reset_val = find_gpio_pin("gpio_in", 40).map(|p| circ_state[p]).unwrap_or(255);

                            // Count how many non-zero values in circ_state (rough proxy for "active" state)
                            let nonzero_count = circ_state.iter().filter(|&&v| v != 0).count();

                            // Check gpio_oeb values for flash pins
                            let oeb0 = find_gpio_pin("gpio_oeb", 0).map(|p| circ_state[p]).unwrap_or(255);
                            let oeb1 = find_gpio_pin("gpio_oeb", 1).map(|p| circ_state[p]).unwrap_or(255);

                            clilog::debug!(
                                "Cycle {}: reset={}, clk={}, csn={}, d_out=0x{:X}, oeb0={}, oeb1={}, byte_count={}, nonzero_pins={}",
                                stats.cycles_simulated, reset_val, clk, csn, d_out, oeb0, oeb1, fl.byte_count, nonzero_count
                            );
                        }

                        // Step 1: Simulate falling edge (clk goes low) - this is when flash outputs data
                        // We need to first set last_clk=true so the next step sees a falling edge
                        if clk && fl.last_clk {
                            // If we're at high and last was high, we missed the falling edge
                            // Step once with clk=false to process the falling edge
                            let d_in_fall = fl.step(false, csn, d_out);
                            flash_last_d_in = d_in_fall;
                        }

                        // Step 2: Now step with the actual clock value (rising edge)
                        let d_in = fl.step(clk, csn, d_out);
                        if d_in != 0 {
                            flash_last_d_in = d_in;
                        }

                        // Drive flash data inputs back into design
                        for (i, opt_pin) in flash_d_in.iter().enumerate() {
                            if let Some(pin) = opt_pin {
                                circ_state[*pin] = ((flash_last_d_in >> i) & 1) as u8;
                            }
                        }
                    }

                    // UART TX decoding
                    if let Some(tx_pin) = uart_tx_pin {
                        let tx = circ_state[tx_pin];
                        let cycle = stats.cycles_simulated;

                        // Debug: print TX value periodically
                        if args.verbose && cycle % 1000 == 0 {
                            clilog::debug!("Cycle {}: UART TX = {}", cycle, tx);
                        }

                        uart_state = match uart_state {
                            UartState::Idle => {
                                if uart_last_tx == 1 && tx == 0 {
                                    // Falling edge - start bit detected
                                    UartState::StartBit { start_cycle: cycle }
                                } else {
                                    UartState::Idle
                                }
                            }
                            UartState::StartBit { start_cycle } => {
                                // Sample at middle of start bit
                                if cycle >= start_cycle + cycles_per_bit / 2 {
                                    if tx == 0 {
                                        // Valid start bit, move to data
                                        UartState::DataBits {
                                            start_cycle: start_cycle + cycles_per_bit,
                                            bits_received: 0,
                                            value: 0,
                                        }
                                    } else {
                                        // False start, go back to idle
                                        UartState::Idle
                                    }
                                } else {
                                    UartState::StartBit { start_cycle }
                                }
                            }
                            UartState::DataBits { start_cycle, bits_received, value } => {
                                // Sample at middle of each bit
                                let bit_center = start_cycle + (bits_received as usize) * cycles_per_bit + cycles_per_bit / 2;
                                if cycle >= bit_center {
                                    let new_value = value | ((tx as u8) << bits_received);
                                    if bits_received >= 7 {
                                        // All 8 bits received, expect stop bit
                                        UartState::StopBit {
                                            start_cycle: start_cycle + 8 * cycles_per_bit,
                                            value: new_value,
                                        }
                                    } else {
                                        UartState::DataBits {
                                            start_cycle,
                                            bits_received: bits_received + 1,
                                            value: new_value,
                                        }
                                    }
                                } else {
                                    UartState::DataBits { start_cycle, bits_received, value }
                                }
                            }
                            UartState::StopBit { start_cycle, value } => {
                                // Sample at middle of stop bit
                                if cycle >= start_cycle + cycles_per_bit / 2 {
                                    if tx == 1 {
                                        // Valid stop bit - record the byte
                                        uart_events.push(UartEvent {
                                            timestamp: cycle,
                                            peripheral: "uart_0".to_string(),
                                            event: "tx".to_string(),
                                            payload: value,
                                        });
                                        if args.verbose {
                                            let ch = if value >= 32 && value < 127 {
                                                value as char
                                            } else {
                                                '.'
                                            };
                                            clilog::info!(
                                                "UART TX @ cycle {}: 0x{:02X} '{}'",
                                                cycle, value, ch
                                            );
                                        }
                                    }
                                    UartState::Idle
                                } else {
                                    UartState::StopBit { start_cycle, value }
                                }
                            }
                        };
                        uart_last_tx = tx;
                    }
                }

                vcd_time = t;
                last_rising_edge = false;
                for &clk in &posedge_monitor {
                    circ_state[clk] = 0;
                }
            }
            FastFlowToken::Value(FFValueChange { id, bits }) => {
                for (pos, &b) in bits.iter().enumerate() {
                    if let Some(&pin) = vcd2inp.get(&(id.0, pos)) {
                        if b == b'1' && posedge_monitor.contains(&pin) {
                            last_rising_edge = true;
                        }
                        circ_state[pin] = match b {
                            b'1' => 1,
                            _ => 0,
                        };
                    }
                }
                // Re-apply flash d_in values after VCD might have overwritten them
                if flash.is_some() {
                    for (i, opt_pin) in flash_d_in.iter().enumerate() {
                        if let Some(pin) = opt_pin {
                            circ_state[*pin] = ((flash_last_d_in >> i) & 1) as u8;
                        }
                    }
                }
                // Mark that initial inputs have been set (for cycle 0)
                if initial_phase {
                    initial_inputs_set = true;
                }
            }
        }
    }

    // Write UART events if requested
    if let Some(output_path) = &args.output_events {
        clilog::info!("Captured {} UART TX events", uart_events.len());

        #[derive(Serialize)]
        struct EventsOutput {
            events: Vec<UartEvent>,
        }

        let output = EventsOutput { events: uart_events };
        let json = serde_json::to_string_pretty(&output).expect("Failed to serialize events");
        let mut file = File::create(output_path).expect("Failed to create events file");
        file.write_all(json.as_bytes()).expect("Failed to write events");
        clilog::info!("Wrote events to {:?}", output_path);
    }

    // Print results
    println!();
    println!("=== Timing Simulation Results ===");
    println!("Cycles simulated: {}", stats.cycles_simulated);
    println!("Clock period: {} ps", args.clock_period);
    println!();
    println!("Max combinational delay: {} ps", stats.max_combinational_delay);
    println!(
        "Critical path slack: {} ps",
        args.clock_period as i64 - stats.max_combinational_delay as i64
    );
    println!();
    println!("Worst setup slack: {} ps", stats.worst_setup_slack);
    println!("Worst hold slack: {} ps", stats.worst_hold_slack);
    println!("Setup violations: {}", stats.setup_violations);
    println!("Hold violations: {}", stats.hold_violations);
    println!();

    if stats.setup_violations > 0 || stats.hold_violations > 0 {
        println!("TIMING: FAILED");
        std::process::exit(1);
    } else {
        println!("TIMING: PASSED");
    }
}

fn find_top_scope<'i>(items: &'i [ScopeItem], top_scope: &str) -> Option<&'i Scope> {
    for item in items {
        if let ScopeItem::Scope(scope) = item {
            if let Some(s1) = match_scope_path(top_scope, scope.identifier.as_str()) {
                return match s1 {
                    "" => Some(scope),
                    _ => find_top_scope(&scope.children[..], s1),
                };
            }
        }
    }
    None
}

fn match_scope_path<'i>(mut scope: &'i str, cur: &str) -> Option<&'i str> {
    if scope.is_empty() {
        return Some("");
    }
    if scope.starts_with('/') {
        scope = &scope[1..];
    }
    if scope.is_empty() {
        Some("")
    } else if scope.starts_with(cur) {
        if scope.len() == cur.len() {
            Some("")
        } else if scope.as_bytes()[cur.len()] == b'/' {
            Some(&scope[cur.len() + 1..])
        } else {
            None
        }
    } else {
        None
    }
}

fn match_vcd_var_to_pins(
    netlistdb: &NetlistDB,
    var: &Var,
    vcd2inp: &mut HashMap<(u64, usize), usize>,
) {
    let mut match_one_input = |i: Option<isize>, vcd_pos: usize| {
        use compact_str::CompactString;
        use netlistdb::HierName;

        let key = (
            HierName::single(CompactString::new_inline("")),
            var.reference.as_str(),
            i,
        );
        if let Some(&id) = netlistdb.pinname2id.get(&key as &dyn GeneralPinName) {
            // Direction::O means output from port (input to circuit)
            if netlistdb.pindirect[id] != Direction::O {
                return;
            }
            vcd2inp.insert((var.code.0, vcd_pos), id);
        }
    };

    use vcd_ng::ReferenceIndex::*;
    match var.index {
        None => match var.size {
            1 => match_one_input(None, 0),
            w => {
                for (pos, i) in (0..w).rev().enumerate() {
                    match_one_input(Some(i as isize), pos)
                }
            }
        },
        Some(BitSelect(i)) => match_one_input(Some(i as isize), 0),
        Some(Range(a, b)) => {
            for (pos, i) in SVerilogRange(a as isize, b as isize).enumerate() {
                match_one_input(Some(i), pos);
            }
        }
    }
}
