<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_trace_adc_monitor_wa.sv"
   type="SYSTEM_VERILOG"
   library="altera_trace_adc_monitor_wa_inst" />
 <file
   path="simulation/submodules/altera_trace_adc_monitor_wa_inst.v"
   type="VERILOG"
   library="altera_trace_adc_monitor_wa_inst" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_1" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_0" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_1" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_0" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_trace_monitor_endpoint_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="trace_endpoint" />
 <file
   path="simulation/submodules/altera_trace_adc_monitor_core.sv"
   type="SYSTEM_VERILOG"
   library="core" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_splitter.sv"
   type="SYSTEM_VERILOG"
   library="st_splitter_internal" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0_adc_monitor_internal.v"
   type="VERILOG"
   library="adc_monitor_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_avrg_fifo.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_fsm.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/chsel_code_converter_sw_to_hw.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/adc_core_modular_adc_0.v"
   type="VERILOG"
   library="modular_adc_0" />
 <file path="simulation/adc_core.v" type="VERILOG" />
 <topLevel name="adc_core" />
 <deviceFamily name="max10" />
</simPackage>
