<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="simple_pipeline_ip" solutionName="solution1" date="2022-07-28T14:55:40.831+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'simple_pipeline_ip' consists of the following:&#x9;'load' operation ('reg_file_31_loc_load') on local variable 'reg_file_31_loc' [57]  (0 ns)&#xA;&#x9;'call' operation ('_ln261') to 'simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2' [90]  (8.26 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="simple_pipeline_ip" solutionName="solution1" date="2022-07-28T14:55:39.067+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.259ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="simple_pipeline_ip" solutionName="solution1" date="2022-07-28T14:55:39.063+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2' consists of the following:&#x9;'shl' operation ('result', execute.cpp:55) [281]  (0 ns)&#xA;&#x9;'select' operation ('result', execute.cpp:49) [298]  (4.42 ns)&#xA;&#x9;'select' operation ('result', execute.cpp:49) [299]  (0.978 ns)&#xA;&#x9;'select' operation ('result', execute.cpp:93) [311]  (0 ns)&#xA;&#x9;'select' operation ('sel_tmp45', execute.cpp:84) [326]  (0.978 ns)&#xA;&#x9;'select' operation ('select_ln84_2', execute.cpp:84) [328]  (0.698 ns)&#xA;&#x9;'select' operation ('result', execute.cpp:84) [330]  (0.698 ns)&#xA;&#x9;'getelementptr' operation ('data_ram_addr_3', execute.cpp:169) [340]  (0 ns)&#xA;&#x9;'load' operation ('w', execute.cpp:169) on array 'data_ram' [341]  (3.25 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="simple_pipeline_ip" solutionName="solution1" date="2022-07-28T14:55:38.255+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (11.026ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="simple_pipeline_ip" solutionName="solution1" date="2022-07-28T14:55:38.251+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
