# Tiny Tapeout project information
project:
  title:        "E-Beam Inspection Pixel Core"      # Project title
  author:       "Ermal"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "8-bit pixel-in per cycle with pix_valid, running mean (IIR) and local contrast |pixel - mean|, edge magnitude |pixel - prev_pixel|, config via tiny SPI (uio_in[2:4]=CS,SCLK,MOSI; uio_out[5]=MISO), outputs flags + 4-bit magnitude nibble on uo_out."      # One line description of what your project does

  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ebeam_pixel_core"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_ebeam_pixel_core.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "pixel[0]"
  ui[1]: "pixel[1]"
  ui[2]: "pixel[2]"
  ui[3]: "pixel[3]"
  ui[4]: "pixel[4]"
  ui[5]: "pixel[5]"
  ui[6]: "pixel[6]"
  ui[7]: "pixel[7]"

  # Outputs
  uo[0]: "mag[0]"
  uo[1]: "mag[1]"
  uo[2]: "mag[2]"
  uo[3]: "mag[3]"
  uo[4]: "edge_strong"
  uo[5]: "dark_defect"
  uo[6]: "bright_defect"
  uo[7]: "defect_any"

  # Bidirectional pins
  uio[0]: "pix_valid"
  uio[1]: "frame_start"
  uio[2]: "spi_cs_n"
  uio[3]: "spi_sclk"
  uio[4]: "spi_mosi"
  uio[5]: "spi_miso"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
