# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab2.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../../../../EE108_labs/lab2/big_number_first.v" \
"../../../../../../../../EE108_labs/lab2/big_number_first_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
