{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518814447568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518814447568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 13:54:07 2018 " "Processing started: Fri Feb 16 13:54:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518814447568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814447568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world_lab -c hello_world_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world_lab -c hello_world_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814447568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518814448521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518814448521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/nios_setup_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/nios_setup_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2 " "Found entity 1: nios_setup_v2" {  } { { "nios_setup_v2/synthesis/nios_setup_v2.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/nios_setup_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup_v2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_irq_mapper " "Found entity 1: nios_setup_v2_irq_mapper" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463979 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_demux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814463995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814463995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_003_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464011 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_003" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464011 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_002" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_001_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464026 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518814464026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464026 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router " "Found entity 2: nios_setup_v2_mm_interconnect_0_router" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_uart_sim_scfifo_w " "Found entity 1: nios_setup_v2_uart_sim_scfifo_w" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_uart_scfifo_w " "Found entity 2: nios_setup_v2_uart_scfifo_w" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_uart_sim_scfifo_r " "Found entity 3: nios_setup_v2_uart_sim_scfifo_r" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_uart_scfifo_r " "Found entity 4: nios_setup_v2_uart_scfifo_r" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_uart " "Found entity 5: nios_setup_v2_uart" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_switch " "Found entity 1: nios_setup_v2_switch" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_onchip_memory " "Found entity 1: nios_setup_v2_onchip_memory" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e " "Found entity 1: nios_setup_v2_nios2e" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_register_bank_a_module " "Found entity 1: nios_setup_v2_nios2e_cpu_register_bank_a_module" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_nios2e_cpu_register_bank_b_module " "Found entity 2: nios_setup_v2_nios2e_cpu_register_bank_b_module" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_nios2e_cpu_nios2_oci_debug " "Found entity 3: nios_setup_v2_nios2e_cpu_nios2_oci_debug" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_nios2e_cpu_nios2_oci_break " "Found entity 4: nios_setup_v2_nios2e_cpu_nios2_oci_break" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_v2_nios2e_cpu_nios2_oci_xbrk" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_v2_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_v2_nios2e_cpu_nios2_oci_dbrk" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_v2_nios2e_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_v2_nios2e_cpu_nios2_oci_itrace" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_v2_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_v2_nios2e_cpu_nios2_oci_td_mode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_v2_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_v2_nios2e_cpu_nios2_oci_dtrace" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_v2_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_v2_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_v2_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_v2_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_v2_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_v2_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_v2_nios2e_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_v2_nios2e_cpu_nios2_oci_fifo" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_v2_nios2e_cpu_nios2_oci_pib " "Found entity 14: nios_setup_v2_nios2e_cpu_nios2_oci_pib" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_v2_nios2e_cpu_nios2_oci_im " "Found entity 15: nios_setup_v2_nios2e_cpu_nios2_oci_im" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_v2_nios2e_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_v2_nios2e_cpu_nios2_performance_monitors" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_v2_nios2e_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_v2_nios2e_cpu_nios2_avalon_reg" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_v2_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_v2_nios2e_cpu_ociram_sp_ram_module" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_v2_nios2e_cpu_nios2_ocimem " "Found entity 19: nios_setup_v2_nios2e_cpu_nios2_ocimem" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_v2_nios2e_cpu_nios2_oci " "Found entity 20: nios_setup_v2_nios2e_cpu_nios2_oci" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_v2_nios2e_cpu " "Found entity 21: nios_setup_v2_nios2e_cpu" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_v2_nios2e_cpu_debug_slave_sysclk" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_debug_slave_tck " "Found entity 1: nios_setup_v2_nios2e_cpu_debug_slave_tck" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_v2_nios2e_cpu_debug_slave_wrapper" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_test_bench " "Found entity 1: nios_setup_v2_nios2e_cpu_test_bench" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_led " "Found entity 1: nios_setup_v2_led" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_key " "Found entity 1: nios_setup_v2_key" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_key.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.v 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518814464151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518814464245 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] hello_world.v(21) " "Output port \"LEDR\[0\]\" at hello_world.v(21) has no driver" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518814464245 "|hello_world"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518814464698 "|hello_world|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518814464698 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2 19 " "Ignored 19 assignments for entity \"nios_setup_v2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_setup_v2_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_key 23 " "Ignored 23 assignments for entity \"nios_setup_v2_key\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_led 22 " "Ignored 22 assignments for entity \"nios_setup_v2_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_setup_v2_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_setup_v2_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_nios2e 149 " "Ignored 149 assignments for entity \"nios_setup_v2_nios2e\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_nios2e_cpu 179 " "Ignored 179 assignments for entity \"nios_setup_v2_nios2e_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_onchip_memory 34 " "Ignored 34 assignments for entity \"nios_setup_v2_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_switch 23 " "Ignored 23 assignments for entity \"nios_setup_v2_switch\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_uart 24 " "Ignored 24 assignments for entity \"nios_setup_v2_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518814464714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera/Alteraprj/devkit_hello_world/output_files/hello_world_lab.map.smsg " "Generated suppressed messages file C:/Altera/Alteraprj/devkit_hello_world/output_files/hello_world_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814464823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518814466964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518814466964 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518814467042 "|hello_world|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518814467042 "|hello_world|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518814467042 "|hello_world|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518814467042 "|hello_world|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518814467042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518814467042 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518814467042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518814467042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518814467136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 13:54:27 2018 " "Processing ended: Fri Feb 16 13:54:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518814467136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518814467136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518814467136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518814467136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518814468917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518814468933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 13:54:28 2018 " "Processing started: Fri Feb 16 13:54:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518814468933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518814468933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello_world_lab -c hello_world_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_world_lab -c hello_world_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518814468933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1518814469214 ""}
{ "Info" "0" "" "Project  = hello_world_lab" {  } {  } 0 0 "Project  = hello_world_lab" 0 0 "Fitter" 0 0 1518814469214 ""}
{ "Info" "0" "" "Revision = hello_world_lab" {  } {  } 0 0 "Revision = hello_world_lab" 0 0 "Fitter" 0 0 1518814469214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518814469354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518814469354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello_world_lab 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"hello_world_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518814469370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518814469433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518814469433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518814469745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518814469761 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518814470026 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518814470026 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup_v2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_setup_v2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518814470573 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc " "Reading SDC File: 'nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518814470573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 46 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_break:the_nios_setup_v2_nios2e_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(46): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_break:the_nios_setup_v2_nios2e_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 46 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(46): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 47 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(47): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 47 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(47): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[33\]\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 48 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(48): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 48 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(48): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[0\]\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 49 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(49): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 49 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(49): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[34\]\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 50 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_ocimem:the_nios_setup_v2_nios2e_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(50): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_ocimem:the_nios_setup_v2_nios2e_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 51 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(51): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 51 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(51): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_setup_v2_nios2e_cpu_jtag_sr*    -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_setup_v2_nios2e_cpu_jtag_sr*    -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 52 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(52): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 53 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(53): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814470589 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518814470589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1518814470589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518814470589 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518814470620 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1518814470620 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518814470620 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518814470636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518814472808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518814472854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518814472886 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518814473011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518814473011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518814473651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518814475386 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518814475386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518814475511 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1518814475511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518814475511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518814475526 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518814475761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518814475776 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1518814475776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518814476026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518814476026 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1518814476026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518814476276 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518814476698 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518814476948 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518814476948 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518814476948 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518814476948 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518814476948 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "hello_world.v" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/hello_world.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Alteraprj/devkit_hello_world/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518814476948 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1518814476948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera/Alteraprj/devkit_hello_world/output_files/hello_world_lab.fit.smsg " "Generated suppressed messages file C:/Altera/Alteraprj/devkit_hello_world/output_files/hello_world_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518814477058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 218 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1330 " "Peak virtual memory: 1330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518814477761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 13:54:37 2018 " "Processing ended: Fri Feb 16 13:54:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518814477761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518814477761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518814477761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518814477761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518814479229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518814479229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 13:54:39 2018 " "Processing started: Fri Feb 16 13:54:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518814479229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518814479229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello_world_lab -c hello_world_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello_world_lab -c hello_world_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518814479229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1518814479698 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518814482011 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518814482167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518814483370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 13:54:43 2018 " "Processing ended: Fri Feb 16 13:54:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518814483370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518814483370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518814483370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518814483370 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518814484167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518814485042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518814485058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 13:54:44 2018 " "Processing started: Fri Feb 16 13:54:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518814485058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world_lab -c hello_world_lab " "Command: quartus_sta hello_world_lab -c hello_world_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1518814485245 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2 19 " "Ignored 19 assignments for entity \"nios_setup_v2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_setup_v2_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_key 23 " "Ignored 23 assignments for entity \"nios_setup_v2_key\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_led 22 " "Ignored 22 assignments for entity \"nios_setup_v2_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_setup_v2_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"nios_setup_v2_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_setup_v2_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_setup_v2_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_nios2e 149 " "Ignored 149 assignments for entity \"nios_setup_v2_nios2e\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_nios2e_cpu 179 " "Ignored 179 assignments for entity \"nios_setup_v2_nios2e_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_onchip_memory 34 " "Ignored 34 assignments for entity \"nios_setup_v2_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_switch 23 " "Ignored 23 assignments for entity \"nios_setup_v2_switch\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_setup_v2_uart 24 " "Ignored 24 assignments for entity \"nios_setup_v2_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814485839 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup_v2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_setup_v2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486183 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc " "Reading SDC File: 'nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 46 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_break:the_nios_setup_v2_nios2e_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(46): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_break:the_nios_setup_v2_nios2e_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 46 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(46): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486198 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 47 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(47): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 47 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(47): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[33\]\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486198 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 48 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(48): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 48 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(48): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[0\]\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486214 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 49 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(49): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 49 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(49): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr\[34\]\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486214 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 50 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_ocimem:the_nios_setup_v2_nios2e_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(50): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_ocimem:the_nios_setup_v2_nios2e_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_setup_v2_nios2e_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_setup_v2_nios2e_cpu_jtag_sr*\]" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486214 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 51 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(51): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_tck:the_nios_setup_v2_nios2e_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 51 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(51): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_setup_v2_nios2e_cpu_jtag_sr*    -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_setup_v2_nios2e_cpu_jtag_sr*    -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486214 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 52 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(52): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_debug_slave_wrapper:the_nios_setup_v2_nios2e_cpu_debug_slave_wrapper\|nios_setup_v2_nios2e_cpu_debug_slave_sysclk:the_nios_setup_v2_nios2e_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_setup_v2_nios2e_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486229 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_setup_v2_nios2e_cpu.sdc 53 *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_setup_v2_nios2e_cpu.sdc(53): *nios_setup_v2_nios2e_cpu:*\|nios_setup_v2_nios2e_cpu_nios2_oci:the_nios_setup_v2_nios2e_cpu_nios2_oci\|nios_setup_v2_nios2e_cpu_nios2_oci_debug:the_nios_setup_v2_nios2e_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_setup_v2_nios2e_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518814486229 ""}  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_setup_v2_nios2e_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_setup_v2_nios2e_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" "" { Text "C:/Altera/Alteraprj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486245 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486245 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486245 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486245 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486245 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518814486245 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486261 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518814486276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486276 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1518814486276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518814486354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486386 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486839 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486839 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486839 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814486886 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518814486901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487042 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487042 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814487104 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814488089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814488089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518814488245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 13:54:48 2018 " "Processing ended: Fri Feb 16 13:54:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518814488245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518814488245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518814488245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814488245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 322 s " "Quartus Prime Full Compilation was successful. 0 errors, 322 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518814489089 ""}
