module adderpc (a, b, en, clk, res);

// Inputs
input 	[15: 0]	a;
input 	[15: 0]	b;
input					en;
input 				clk;

// Outputs
output 	[15: 0]	res;

// Registers
reg		[15: 0]	res;

// Parameters
always@(posedge en and posedge clk)
begin
	res = a+b;
end

endmodule
