

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling2be8e12d847b9daf84823d69b7fbb4e0  /home/pars/Documents/sim_6/pr_warp
Extracting PTX file and ptxas options    1: pr_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_6/pr_warp
self exe links to: /home/pars/Documents/sim_6/pr_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_6/pr_warp
Running md5sum using "md5sum /home/pars/Documents/sim_6/pr_warp "
self exe links to: /home/pars/Documents/sim_6/pr_warp
Extracting specific PTX file named pr_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55cff3912947, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ9pull_stepiPKmPKiPfPKfE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfPKf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE5sdata" from 0x80 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE4ptrs" from 0x4c0 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=51, lmem=0, smem=1196, cmem=404
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfPKf' : regs=50, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x55cff3911b8d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfPKf : hostFun 0x0x55cff3911988, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x55cff39117bd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x55cff391160a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff39146f5; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914830; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914831; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914832; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914833; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914834; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914835; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914836; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914837; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914838; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cff3914839; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55009d8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d70..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cff391160a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_warp.1.sm_75.ptx:53) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_warp.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 26687
gpu_sim_insn = 10046630
gpu_ipc =     376.4616
gpu_tot_sim_cycle = 26687
gpu_tot_sim_insn = 10046630
gpu_tot_ipc =     376.4616
gpu_tot_issued_cta = 1784
gpu_occupancy = 91.7146% 
gpu_tot_occupancy = 91.7146% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.4165
partiton_level_parallism_total  =       6.4165
partiton_level_parallism_util =       8.2100
partiton_level_parallism_util_total  =       8.2100
L2_BW  =     280.2725 GB/Sec
L2_BW_total  =     280.2725 GB/Sec
gpu_total_sim_rate=40510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1820
	L1D_cache_core[1]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1873
	L1D_cache_core[2]: Access = 5829, Miss = 5829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1591
	L1D_cache_core[3]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2015
	L1D_cache_core[4]: Access = 5856, Miss = 5856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1796
	L1D_cache_core[5]: Access = 5856, Miss = 5856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1874
	L1D_cache_core[6]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1546
	L1D_cache_core[7]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1928
	L1D_cache_core[8]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2037
	L1D_cache_core[9]: Access = 5568, Miss = 5568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605
	L1D_cache_core[10]: Access = 5568, Miss = 5568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2026
	L1D_cache_core[11]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1807
	L1D_cache_core[12]: Access = 5472, Miss = 5472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[13]: Access = 5376, Miss = 5376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2047
	L1D_cache_core[14]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1858
	L1D_cache_core[15]: Access = 5376, Miss = 5376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307
	L1D_cache_core[16]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1965
	L1D_cache_core[17]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1586
	L1D_cache_core[18]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831
	L1D_cache_core[19]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1350
	L1D_cache_core[20]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1777
	L1D_cache_core[21]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2061
	L1D_cache_core[22]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2136
	L1D_cache_core[23]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1631
	L1D_cache_core[24]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1852
	L1D_cache_core[25]: Access = 5568, Miss = 5568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2121
	L1D_cache_core[26]: Access = 5856, Miss = 5856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1729
	L1D_cache_core[27]: Access = 5664, Miss = 5664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1905
	L1D_cache_core[28]: Access = 5568, Miss = 5568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2226
	L1D_cache_core[29]: Access = 5760, Miss = 5760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2189
	L1D_total_cache_accesses = 171237
	L1D_total_cache_misses = 171237
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 56806
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.178
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 55560
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1246
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 345, 
gpgpu_n_tot_thrd_icount = 10503424
gpgpu_n_tot_w_icount = 328232
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114158
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 913252
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1826816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153349	W0_Idle:84927	W0_Scoreboard:1992200	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:12	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:328220
single_issue_nums: WS0:82064	WS1:82064	WS2:82052	WS3:82052	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 913264 {8:114158,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4566320 {40:114158,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 999 
max_icnt2mem_latency = 404 
maxmrqlatency = 737 
max_icnt2sh_latency = 136 
averagemflatency = 367 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 63 
avg_icnt2sh_latency = 12 
mrq_lat_table:23196 	4676 	6189 	8449 	11577 	11956 	15722 	11152 	4823 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51197 	96703 	23337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	142862 	23877 	1697 	2801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	90966 	24798 	17593 	17032 	14786 	6036 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7416      7462      8462      8463      8663      8664      5738      5677      5802      5801      5808      5808      7205      7222      7201      7203 
dram[1]:      7431      7428      8431      8422      8631      8635      5768      5616      5769      5790      5800      5813      7146      7148      7181      7177 
dram[2]:      7426      7445      8426      8434      8627      8639      5555      5585      5790      5790      5810      5810      7149      7153      7181      7180 
dram[3]:      7365      7388      8438      8434      8649      8645      5646      5707      5791      5790      5800      5797      7152      7150      7173      7179 
dram[4]:      7389      7414      8442      8443      8648      8649      5737      5676      5801      5800      5808      5807      7151      7158      7179      7179 
dram[5]:      7440      7441      8432      8437      8637      8643      5768      5616      5769      5790      5800      5813      7150      7146      7172      7184 
dram[6]:      7437      7446      8428      8442      8644      8641      5555      5585      5790      5790      5810      5810      7154      7156      7184      7188 
dram[7]:      7417      7378      8442      8439      8645      8649      5646      5707      5791      5790      5800      5797      7129      7133      7179      7184 
dram[8]:      7380      7442      8440      8446      8646      8647      5737      5676      5801      5800      5808      5807      7137      7142      7184      7195 
dram[9]:      7462      7466      8450      8442      8651      8646      5768      5616      5770      5791      5799      5813      7166      7163      7181      7195 
dram[10]:      7418      7470      8446      8454      8657      8660      5555      5585      5791      5790      5810      5809      7147      7154      7199      7201 
dram[11]:      7366      7408      8458      8461      8662      8661      5646      5707      5792      5790      5800      5797      7183      7179      7199      7200 
average row accesses per activate:
dram[0]: 40.000000 40.000000 53.333332 53.333332 42.454544 46.700001 43.666668 43.666668 54.400002 49.454544 48.363636 48.363636 43.666668 43.666668 38.000000 38.000000 
dram[1]: 40.000000 40.000000 53.333332 53.333332 46.700001 46.700001 43.666668 43.666668 54.400002 54.400002 48.363636 48.363636 43.666668 43.666668 44.333332 44.333332 
dram[2]: 40.000000 40.000000 53.333332 53.333332 46.700001 46.700001 43.666668 43.666668 54.400002 54.400002 48.363636 48.363636 32.750000 32.750000 37.714287 37.428570 
dram[3]: 40.000000 39.916668 53.333332 53.333332 46.700001 46.700001 43.666668 43.666668 54.400002 54.400002 48.363636 48.363636 40.307693 37.428570 44.000000 44.000000 
dram[4]: 40.000000 40.000000 53.333332 53.333332 42.454544 42.454544 43.666668 43.666668 54.400002 54.400002 48.363636 48.363636 37.428570 37.428570 44.000000 44.000000 
dram[5]: 40.000000 40.000000 53.333332 53.333332 46.700001 46.700001 43.666668 43.666668 54.400002 54.400002 48.363636 48.363636 43.666668 43.666668 37.714287 44.000000 
dram[6]: 40.000000 40.000000 53.333332 53.333332 46.799999 46.799999 43.666668 43.666668 54.400002 54.400002 48.727272 48.727272 37.428570 37.428570 44.666668 44.333332 
dram[7]: 40.000000 40.000000 53.333332 53.333332 46.799999 46.799999 43.666668 43.666668 54.400002 54.400002 48.727272 48.727272 43.666668 37.428570 38.214287 38.000000 
dram[8]: 40.000000 34.285713 53.333332 53.333332 42.545456 46.799999 43.666668 43.666668 49.454544 49.454544 48.727272 48.727272 43.666668 43.666668 38.000000 33.500000 
dram[9]: 40.000000 40.000000 53.333332 53.333332 46.799999 46.799999 44.000000 44.000000 49.454544 49.454544 48.727272 48.727272 44.000000 44.000000 38.000000 38.000000 
dram[10]: 40.000000 40.000000 53.333332 53.333332 46.799999 46.799999 44.000000 44.000000 49.454544 49.454544 48.727272 48.636364 44.000000 44.000000 38.000000 44.333332 
dram[11]: 34.285713 40.000000 53.333332 53.333332 46.799999 46.799999 44.000000 44.000000 49.454544 49.454544 48.363636 48.363636 44.000000 44.000000 38.000000 38.000000 
average row locality = 98065/2180 = 44.983944
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       448       448       448       448       448       448       492       492       512       512       500       500       492       492       500       500 
dram[1]:       448       448       448       448       448       448       492       492       512       512       500       500       492       492       500       500 
dram[2]:       448       448       448       448       448       448       492       492       512       512       500       500       492       492       496       492 
dram[3]:       448       447       448       448       448       448       492       492       512       512       500       500       492       492       496       496 
dram[4]:       448       448       448       448       448       448       492       492       512       512       500       500       492       492       496       496 
dram[5]:       448       448       448       448       448       448       492       492       512       512       500       500       492       492       496       496 
dram[6]:       448       448       448       448       448       448       492       492       512       512       504       504       492       492       504       500 
dram[7]:       448       448       448       448       448       448       492       492       512       512       504       504       492       492       504       500 
dram[8]:       448       448       448       448       448       448       492       492       512       512       504       504       492       492       500       504 
dram[9]:       448       448       448       448       448       448       496       496       512       512       504       504       496       496       500       500 
dram[10]:       448       448       448       448       448       448       496       496       512       512       504       503       496       496       500       500 
dram[11]:       448       448       448       448       448       448       496       496       512       512       500       500       496       496       500       500 
total dram reads = 92222
bank skew: 512/447 = 1.15
chip skew: 7704/7668 = 1.00
number of total write accesses:
dram[0]:       128       128       128       128        76        76       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128        76        76       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128        76        76       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128        76        76       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128        76        76       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128        76        76       128       128       128       128       128       128       128       128       128       128 
dram[6]:       128       128       128       128        80        80       128       128       128       128       128       128       128       128       128       128 
dram[7]:       128       128       128       128        80        80       128       128       128       128       128       128       128       128       124       128 
dram[8]:       128       128       128       128        80        80       128       128       128       128       128       128       128       128       128       128 
dram[9]:       128       128       128       128        80        80       128       128       128       128       128       128       128       128       128       128 
dram[10]:       128       128       128       128        80        80       128       128       128       128       128       128       128       128       128       128 
dram[11]:       128       128       128       128        80        80       128       128       128       128       128       128       128       128       128       128 
total dram writes = 23372
bank skew: 128/76 = 1.68
chip skew: 1952/1944 = 1.00
average mf latency per bank:
dram[0]:        540       543       519       520       564       564       552       554       550       558       561       570       510       518       569       572
dram[1]:        520       523       512       513       590       567       563       557       549       564       549       559       502       504       545       553
dram[2]:        539       557       505       537       549       565       531       543       554       572       547       554       489       499       522       538
dram[3]:        550       544       504       509       556       577       550       557       581       589       551       552       512       520       571       564
dram[4]:        540       575       485       502       564       571       559       572       590       599       538       581       504       514       531       545
dram[5]:        547       562       498       509       558       572       565       558       562       573       554       572       501       509       519       525
dram[6]:        547       554       500       507       556       566       531       541       552       565       557       570       493       507       531       538
dram[7]:        520       525       482       485       540       537       529       541       560       563       563       571       502       505       538       551
dram[8]:        528       538       498       502       561       563       528       530       559       564       555       561       501       506       530       533
dram[9]:        550       552       511       526       551       557       568       559       575       584       561       576       492       504       527       553
dram[10]:        555       533       514       510       597       558       560       564       573       572       561       561       507       513       523       532
dram[11]:        511       516       496       503       551       562       557       562       551       555       550       552       501       514       542       558
maximum mf latency per bank:
dram[0]:        707       745       662       653       616       619       801       802       834       855       942       969       681       704       946       960
dram[1]:        678       699       653       632       864       573       846       783       855       858       954       970       667       664       790       788
dram[2]:        723       725       614       956       628       652       803       810       796       809       919       914       699       713       719       717
dram[3]:        780       778       660       670       607       711       851       846       915       916       931       946       671       671       853       859
dram[4]:        831       920       645       725       590       590       895       885       883       883       939       969       749       720       761       749
dram[5]:        862       863       647       638       610       625       846       783       855       858       954       972       689       685       818       717
dram[6]:        791       700       685       684       648       660       747       745       796       809       919       914       768       798       769       766
dram[7]:        675       683       584       568       570       567       757       814       827       841       931       946       616       778       846       848
dram[8]:        797       811       692       733       613       640       800       800       833       853       939       968       658       653       771       771
dram[9]:        803       805       687       689       638       634       850       859       864       858       959       969       655       681       694       735
dram[10]:        999       744       595       612       824       611       962       978       816       820       919       913       718       718       943       786
dram[11]:        794       803       629       617       581       593       758       819       830       840       928       947       670       679       812       812

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58475 n_act=182 n_pre=166 n_ref_event=0 n_req=8166 n_rd=7680 n_rd_L2_A=0 n_write=0 n_wr_bk=1944 bw_util=0.5625
n_activity=44206 dram_eff=0.8708
bk0: 448a 55842i bk1: 448a 55884i bk2: 448a 57580i bk3: 448a 57843i bk4: 448a 58281i bk5: 448a 58528i bk6: 492a 57023i bk7: 492a 56010i bk8: 512a 58437i bk9: 512a 57043i bk10: 500a 57062i bk11: 500a 56893i bk12: 492a 56839i bk13: 492a 56412i bk14: 500a 54278i bk15: 500a 54337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977712
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 4.807950
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.020031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.562511 
total_CMD = 68436 
util_bw = 38496 
Wasted_Col = 2841 
Wasted_Row = 256 
Idle = 26843 

BW Util Bottlenecks: 
RCDc_limit = 652 
RCDWRc_limit = 58 
WTRc_limit = 1984 
RTWc_limit = 2420 
CCDLc_limit = 2113 
rwq = 0 
CCDLc_limit_alone = 1692 
WTRc_limit_alone = 1765 
RTWc_limit_alone = 2218 

Commands details: 
total_CMD = 68436 
n_nop = 58475 
Read = 7680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 8166 
total_req = 9624 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 9624 
Row_Bus_Util =  0.005085 
CoL_Bus_Util = 0.140628 
Either_Row_CoL_Bus_Util = 0.145552 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.001104 
queue_avg = 19.180037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.18
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58482 n_act=176 n_pre=160 n_ref_event=0 n_req=8166 n_rd=7680 n_rd_L2_A=0 n_write=0 n_wr_bk=1944 bw_util=0.5625
n_activity=43938 dram_eff=0.8761
bk0: 448a 55990i bk1: 448a 56046i bk2: 448a 57895i bk3: 448a 57300i bk4: 448a 57518i bk5: 448a 58227i bk6: 492a 55462i bk7: 492a 54941i bk8: 512a 55030i bk9: 512a 54758i bk10: 500a 55621i bk11: 500a 55879i bk12: 492a 54802i bk13: 492a 53959i bk14: 500a 54723i bk15: 500a 54446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978447
Row_Buffer_Locality_read = 0.983594
Row_Buffer_Locality_write = 0.897119
Bank_Level_Parallism = 5.140912
Bank_Level_Parallism_Col = 5.071258
Bank_Level_Parallism_Ready = 2.058946
write_to_read_ratio_blp_rw_average = 0.279667
GrpLevelPara = 3.074023 

BW Util details:
bwutil = 0.562511 
total_CMD = 68436 
util_bw = 38496 
Wasted_Col = 2979 
Wasted_Row = 329 
Idle = 26632 

BW Util Bottlenecks: 
RCDc_limit = 645 
RCDWRc_limit = 34 
WTRc_limit = 2136 
RTWc_limit = 2462 
CCDLc_limit = 2298 
rwq = 0 
CCDLc_limit_alone = 1986 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 2296 

Commands details: 
total_CMD = 68436 
n_nop = 58482 
Read = 7680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 8166 
total_req = 9624 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9624 
Row_Bus_Util =  0.004910 
CoL_Bus_Util = 0.140628 
Either_Row_CoL_Bus_Util = 0.145450 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.000603 
queue_avg = 19.896837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58476 n_act=188 n_pre=172 n_ref_event=0 n_req=8154 n_rd=7668 n_rd_L2_A=0 n_write=0 n_wr_bk=1944 bw_util=0.5618
n_activity=43996 dram_eff=0.8739
bk0: 448a 57139i bk1: 448a 56922i bk2: 448a 58453i bk3: 448a 57065i bk4: 448a 59152i bk5: 448a 58161i bk6: 492a 56340i bk7: 492a 56290i bk8: 512a 56042i bk9: 512a 55882i bk10: 500a 56812i bk11: 500a 56131i bk12: 492a 55623i bk13: 492a 55811i bk14: 496a 54991i bk15: 492a 54928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976944
Row_Buffer_Locality_read = 0.982786
Row_Buffer_Locality_write = 0.884774
Bank_Level_Parallism = 4.872584
Bank_Level_Parallism_Col = 4.777066
Bank_Level_Parallism_Ready = 2.084960
write_to_read_ratio_blp_rw_average = 0.287588
GrpLevelPara = 3.049006 

BW Util details:
bwutil = 0.561810 
total_CMD = 68436 
util_bw = 38448 
Wasted_Col = 2832 
Wasted_Row = 281 
Idle = 26875 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 51 
WTRc_limit = 2232 
RTWc_limit = 2803 
CCDLc_limit = 2247 
rwq = 0 
CCDLc_limit_alone = 1840 
WTRc_limit_alone = 2092 
RTWc_limit_alone = 2536 

Commands details: 
total_CMD = 68436 
n_nop = 58476 
Read = 7668 
Write = 0 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 8154 
total_req = 9612 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 9612 
Row_Bus_Util =  0.005260 
CoL_Bus_Util = 0.140452 
Either_Row_CoL_Bus_Util = 0.145537 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.001205 
queue_avg = 18.872522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58500 n_act=179 n_pre=163 n_ref_event=0 n_req=8157 n_rd=7671 n_rd_L2_A=0 n_write=0 n_wr_bk=1944 bw_util=0.562
n_activity=43477 dram_eff=0.8846
bk0: 448a 55917i bk1: 447a 55773i bk2: 448a 57836i bk3: 448a 57744i bk4: 448a 59288i bk5: 448a 56736i bk6: 492a 55198i bk7: 492a 55007i bk8: 512a 56532i bk9: 512a 56036i bk10: 500a 56875i bk11: 500a 56513i bk12: 492a 55791i bk13: 492a 54476i bk14: 496a 55334i bk15: 496a 55018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978056
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = 0.895062
Bank_Level_Parallism = 5.049760
Bank_Level_Parallism_Col = 4.962304
Bank_Level_Parallism_Ready = 2.183283
write_to_read_ratio_blp_rw_average = 0.288063
GrpLevelPara = 3.094957 

BW Util details:
bwutil = 0.561985 
total_CMD = 68436 
util_bw = 38460 
Wasted_Col = 2498 
Wasted_Row = 268 
Idle = 27210 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 84 
WTRc_limit = 2250 
RTWc_limit = 2658 
CCDLc_limit = 1777 
rwq = 0 
CCDLc_limit_alone = 1390 
WTRc_limit_alone = 2082 
RTWc_limit_alone = 2439 

Commands details: 
total_CMD = 68436 
n_nop = 58500 
Read = 7671 
Write = 0 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 179 
n_pre = 163 
n_ref = 0 
n_req = 8157 
total_req = 9615 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 9615 
Row_Bus_Util =  0.004997 
CoL_Bus_Util = 0.140496 
Either_Row_CoL_Bus_Util = 0.145187 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.002114 
queue_avg = 19.852489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58493 n_act=182 n_pre=166 n_ref_event=0 n_req=8158 n_rd=7672 n_rd_L2_A=0 n_write=0 n_wr_bk=1944 bw_util=0.562
n_activity=44098 dram_eff=0.8722
bk0: 448a 56185i bk1: 448a 54942i bk2: 448a 58047i bk3: 448a 58307i bk4: 448a 58124i bk5: 448a 57119i bk6: 492a 56345i bk7: 492a 56038i bk8: 512a 53907i bk9: 512a 53483i bk10: 500a 57810i bk11: 500a 56183i bk12: 492a 54667i bk13: 492a 54570i bk14: 496a 56205i bk15: 496a 56291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977691
Row_Buffer_Locality_read = 0.983316
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 5.058667
Bank_Level_Parallism_Col = 4.969713
Bank_Level_Parallism_Ready = 2.115520
write_to_read_ratio_blp_rw_average = 0.291272
GrpLevelPara = 3.131967 

BW Util details:
bwutil = 0.562043 
total_CMD = 68436 
util_bw = 38464 
Wasted_Col = 2850 
Wasted_Row = 258 
Idle = 26864 

BW Util Bottlenecks: 
RCDc_limit = 578 
RCDWRc_limit = 62 
WTRc_limit = 2664 
RTWc_limit = 3297 
CCDLc_limit = 2428 
rwq = 0 
CCDLc_limit_alone = 1827 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3004 

Commands details: 
total_CMD = 68436 
n_nop = 58493 
Read = 7672 
Write = 0 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 8158 
total_req = 9616 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 9616 
Row_Bus_Util =  0.005085 
CoL_Bus_Util = 0.140511 
Either_Row_CoL_Bus_Util = 0.145289 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.002112 
queue_avg = 20.257978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58487 n_act=178 n_pre=162 n_ref_event=0 n_req=8158 n_rd=7672 n_rd_L2_A=0 n_write=0 n_wr_bk=1944 bw_util=0.562
n_activity=44203 dram_eff=0.8702
bk0: 448a 55623i bk1: 448a 55074i bk2: 448a 57484i bk3: 448a 57539i bk4: 448a 58225i bk5: 448a 58524i bk6: 492a 57011i bk7: 492a 56741i bk8: 512a 56125i bk9: 512a 55899i bk10: 500a 57343i bk11: 500a 57301i bk12: 492a 56119i bk13: 492a 55178i bk14: 496a 57046i bk15: 496a 56794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978181
Row_Buffer_Locality_read = 0.983446
Row_Buffer_Locality_write = 0.895062
Bank_Level_Parallism = 4.787991
Bank_Level_Parallism_Col = 4.702990
Bank_Level_Parallism_Ready = 2.097039
write_to_read_ratio_blp_rw_average = 0.262106
GrpLevelPara = 2.983279 

BW Util details:
bwutil = 0.562043 
total_CMD = 68436 
util_bw = 38464 
Wasted_Col = 2976 
Wasted_Row = 247 
Idle = 26749 

BW Util Bottlenecks: 
RCDc_limit = 622 
RCDWRc_limit = 66 
WTRc_limit = 2271 
RTWc_limit = 2361 
CCDLc_limit = 2482 
rwq = 0 
CCDLc_limit_alone = 2047 
WTRc_limit_alone = 2054 
RTWc_limit_alone = 2143 

Commands details: 
total_CMD = 68436 
n_nop = 58487 
Read = 7672 
Write = 0 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 8158 
total_req = 9616 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 9616 
Row_Bus_Util =  0.004968 
CoL_Bus_Util = 0.140511 
Either_Row_CoL_Bus_Util = 0.145377 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.000704 
queue_avg = 19.703737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7037
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58463 n_act=180 n_pre=164 n_ref_event=0 n_req=8180 n_rd=7692 n_rd_L2_A=0 n_write=0 n_wr_bk=1952 bw_util=0.5637
n_activity=44270 dram_eff=0.8714
bk0: 448a 55559i bk1: 448a 56076i bk2: 448a 58521i bk3: 448a 58863i bk4: 448a 57897i bk5: 448a 57943i bk6: 492a 56502i bk7: 492a 56688i bk8: 512a 57089i bk9: 512a 56794i bk10: 504a 56992i bk11: 504a 56579i bk12: 492a 56184i bk13: 492a 55462i bk14: 504a 54845i bk15: 500a 54830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977995
Row_Buffer_Locality_read = 0.983359
Row_Buffer_Locality_write = 0.893443
Bank_Level_Parallism = 4.840303
Bank_Level_Parallism_Col = 4.747862
Bank_Level_Parallism_Ready = 2.099638
write_to_read_ratio_blp_rw_average = 0.281547
GrpLevelPara = 2.973001 

BW Util details:
bwutil = 0.563680 
total_CMD = 68436 
util_bw = 38576 
Wasted_Col = 2828 
Wasted_Row = 236 
Idle = 26796 

BW Util Bottlenecks: 
RCDc_limit = 654 
RCDWRc_limit = 66 
WTRc_limit = 1789 
RTWc_limit = 2603 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1720 
WTRc_limit_alone = 1741 
RTWc_limit_alone = 2419 

Commands details: 
total_CMD = 68436 
n_nop = 58463 
Read = 7692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1952 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 8180 
total_req = 9644 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 9644 
Row_Bus_Util =  0.005027 
CoL_Bus_Util = 0.140920 
Either_Row_CoL_Bus_Util = 0.145727 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.001504 
queue_avg = 18.849276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 26717 -   mf: uid=348335, sid4294967295:w4294967295, part=7, addr=0xc41f8300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (26621), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58458 n_act=182 n_pre=166 n_ref_event=0 n_req=8179 n_rd=7692 n_rd_L2_A=0 n_write=0 n_wr_bk=1948 bw_util=0.5634
n_activity=43966 dram_eff=0.877
bk0: 448a 57207i bk1: 448a 56494i bk2: 448a 59794i bk3: 448a 59696i bk4: 448a 58430i bk5: 448a 58330i bk6: 492a 57729i bk7: 492a 57552i bk8: 512a 57268i bk9: 512a 56982i bk10: 504a 57322i bk11: 504a 56758i bk12: 492a 56359i bk13: 492a 55537i bk14: 504a 55711i bk15: 500a 55580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977748
Row_Buffer_Locality_read = 0.983229
Row_Buffer_Locality_write = 0.891170
Bank_Level_Parallism = 4.607060
Bank_Level_Parallism_Col = 4.508879
Bank_Level_Parallism_Ready = 2.013470
write_to_read_ratio_blp_rw_average = 0.286197
GrpLevelPara = 2.956527 

BW Util details:
bwutil = 0.563446 
total_CMD = 68436 
util_bw = 38560 
Wasted_Col = 2644 
Wasted_Row = 243 
Idle = 26989 

BW Util Bottlenecks: 
RCDc_limit = 627 
RCDWRc_limit = 93 
WTRc_limit = 2052 
RTWc_limit = 2300 
CCDLc_limit = 1783 
rwq = 0 
CCDLc_limit_alone = 1492 
WTRc_limit_alone = 1923 
RTWc_limit_alone = 2138 

Commands details: 
total_CMD = 68436 
n_nop = 58458 
Read = 7692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1948 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 8179 
total_req = 9640 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 9640 
Row_Bus_Util =  0.005085 
CoL_Bus_Util = 0.140862 
Either_Row_CoL_Bus_Util = 0.145800 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.001002 
queue_avg = 18.047169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0472
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58449 n_act=187 n_pre=171 n_ref_event=0 n_req=8180 n_rd=7692 n_rd_L2_A=0 n_write=0 n_wr_bk=1952 bw_util=0.5637
n_activity=43821 dram_eff=0.8803
bk0: 448a 56507i bk1: 448a 56427i bk2: 448a 58295i bk3: 448a 58515i bk4: 448a 58634i bk5: 448a 58316i bk6: 492a 55452i bk7: 492a 55210i bk8: 512a 55400i bk9: 512a 55249i bk10: 504a 56219i bk11: 504a 56024i bk12: 492a 56948i bk13: 492a 56515i bk14: 500a 55096i bk15: 504a 54213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977139
Row_Buffer_Locality_read = 0.983099
Row_Buffer_Locality_write = 0.883197
Bank_Level_Parallism = 4.946616
Bank_Level_Parallism_Col = 4.847887
Bank_Level_Parallism_Ready = 2.094730
write_to_read_ratio_blp_rw_average = 0.291650
GrpLevelPara = 3.061949 

BW Util details:
bwutil = 0.563680 
total_CMD = 68436 
util_bw = 38576 
Wasted_Col = 2642 
Wasted_Row = 255 
Idle = 26963 

BW Util Bottlenecks: 
RCDc_limit = 696 
RCDWRc_limit = 44 
WTRc_limit = 1862 
RTWc_limit = 2414 
CCDLc_limit = 1862 
rwq = 0 
CCDLc_limit_alone = 1542 
WTRc_limit_alone = 1718 
RTWc_limit_alone = 2238 

Commands details: 
total_CMD = 68436 
n_nop = 58449 
Read = 7692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1952 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 8180 
total_req = 9644 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 9644 
Row_Bus_Util =  0.005231 
CoL_Bus_Util = 0.140920 
Either_Row_CoL_Bus_Util = 0.145932 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.001502 
queue_avg = 18.773394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58441 n_act=182 n_pre=166 n_ref_event=0 n_req=8192 n_rd=7704 n_rd_L2_A=0 n_write=0 n_wr_bk=1952 bw_util=0.5644
n_activity=44331 dram_eff=0.8713
bk0: 448a 55354i bk1: 448a 54653i bk2: 448a 56857i bk3: 448a 56378i bk4: 448a 58674i bk5: 448a 58214i bk6: 496a 54724i bk7: 496a 55708i bk8: 512a 54772i bk9: 512a 54814i bk10: 504a 56239i bk11: 504a 56032i bk12: 496a 55736i bk13: 496a 55653i bk14: 500a 56445i bk15: 500a 53421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977783
Row_Buffer_Locality_read = 0.983385
Row_Buffer_Locality_write = 0.889344
Bank_Level_Parallism = 5.168890
Bank_Level_Parallism_Col = 5.076303
Bank_Level_Parallism_Ready = 2.105525
write_to_read_ratio_blp_rw_average = 0.302003
GrpLevelPara = 3.096194 

BW Util details:
bwutil = 0.564381 
total_CMD = 68436 
util_bw = 38624 
Wasted_Col = 2746 
Wasted_Row = 244 
Idle = 26822 

BW Util Bottlenecks: 
RCDc_limit = 499 
RCDWRc_limit = 32 
WTRc_limit = 1709 
RTWc_limit = 3276 
CCDLc_limit = 2322 
rwq = 0 
CCDLc_limit_alone = 1856 
WTRc_limit_alone = 1578 
RTWc_limit_alone = 2941 

Commands details: 
total_CMD = 68436 
n_nop = 58441 
Read = 7704 
Write = 0 
L2_Alloc = 0 
L2_WB = 1952 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 8192 
total_req = 9656 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 9656 
Row_Bus_Util =  0.005085 
CoL_Bus_Util = 0.141095 
Either_Row_CoL_Bus_Util = 0.146049 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.000900 
queue_avg = 20.094322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0943
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58448 n_act=180 n_pre=164 n_ref_event=0 n_req=8191 n_rd=7703 n_rd_L2_A=0 n_write=0 n_wr_bk=1952 bw_util=0.5643
n_activity=44117 dram_eff=0.8754
bk0: 448a 54137i bk1: 448a 55276i bk2: 448a 58622i bk3: 448a 58284i bk4: 448a 57999i bk5: 448a 58856i bk6: 496a 56666i bk7: 496a 56077i bk8: 512a 54507i bk9: 512a 54836i bk10: 504a 57118i bk11: 503a 56860i bk12: 496a 55947i bk13: 496a 55517i bk14: 500a 55920i bk15: 500a 55145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978025
Row_Buffer_Locality_read = 0.983513
Row_Buffer_Locality_write = 0.891393
Bank_Level_Parallism = 4.960994
Bank_Level_Parallism_Col = 4.867933
Bank_Level_Parallism_Ready = 2.100259
write_to_read_ratio_blp_rw_average = 0.268458
GrpLevelPara = 3.022127 

BW Util details:
bwutil = 0.564323 
total_CMD = 68436 
util_bw = 38620 
Wasted_Col = 2844 
Wasted_Row = 241 
Idle = 26731 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 71 
WTRc_limit = 2131 
RTWc_limit = 2646 
CCDLc_limit = 2290 
rwq = 0 
CCDLc_limit_alone = 1912 
WTRc_limit_alone = 1918 
RTWc_limit_alone = 2481 

Commands details: 
total_CMD = 68436 
n_nop = 58448 
Read = 7703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1952 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 8191 
total_req = 9655 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 9655 
Row_Bus_Util =  0.005027 
CoL_Bus_Util = 0.141081 
Either_Row_CoL_Bus_Util = 0.145947 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.001101 
queue_avg = 20.489582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4896
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=68436 n_nop=58442 n_act=184 n_pre=168 n_ref_event=0 n_req=8184 n_rd=7696 n_rd_L2_A=0 n_write=0 n_wr_bk=1952 bw_util=0.5639
n_activity=43891 dram_eff=0.8793
bk0: 448a 56523i bk1: 448a 56198i bk2: 448a 57884i bk3: 448a 57603i bk4: 448a 59323i bk5: 448a 58770i bk6: 496a 55449i bk7: 496a 54821i bk8: 512a 56119i bk9: 512a 55807i bk10: 500a 56630i bk11: 500a 56422i bk12: 496a 55405i bk13: 496a 54887i bk14: 500a 54533i bk15: 500a 53929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977517
Row_Buffer_Locality_read = 0.983238
Row_Buffer_Locality_write = 0.887295
Bank_Level_Parallism = 5.024479
Bank_Level_Parallism_Col = 4.917715
Bank_Level_Parallism_Ready = 2.015839
write_to_read_ratio_blp_rw_average = 0.336012
GrpLevelPara = 3.035779 

BW Util details:
bwutil = 0.563914 
total_CMD = 68436 
util_bw = 38592 
Wasted_Col = 2633 
Wasted_Row = 183 
Idle = 27028 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 48 
WTRc_limit = 1867 
RTWc_limit = 3014 
CCDLc_limit = 1916 
rwq = 0 
CCDLc_limit_alone = 1572 
WTRc_limit_alone = 1836 
RTWc_limit_alone = 2701 

Commands details: 
total_CMD = 68436 
n_nop = 58442 
Read = 7696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1952 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 8184 
total_req = 9648 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 9648 
Row_Bus_Util =  0.005143 
CoL_Bus_Util = 0.140978 
Either_Row_CoL_Bus_Util = 0.146034 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.000600 
queue_avg = 18.998451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7136, Miss = 6220, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7135, Miss = 6219, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7132, Miss = 6216, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7132, Miss = 6216, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7132, Miss = 6212, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7132, Miss = 6208, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7132, Miss = 6212, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7131, Miss = 6211, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7132, Miss = 6212, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7132, Miss = 6212, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7132, Miss = 6212, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7132, Miss = 6212, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7136, Miss = 6228, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7136, Miss = 6224, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7136, Miss = 6228, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7136, Miss = 6224, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7136, Miss = 6224, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7136, Miss = 6228, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7140, Miss = 6232, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7140, Miss = 6232, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7140, Miss = 6232, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7139, Miss = 6231, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7136, Miss = 6228, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7136, Miss = 6228, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 171237
L2_total_cache_misses = 149301
L2_total_cache_miss_rate = 0.8719
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 69166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.144

icnt_total_pkts_mem_to_simt=171237
icnt_total_pkts_simt_to_mem=171237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 171237
Req_Network_cycles = 26687
Req_Network_injected_packets_per_cycle =       6.4165 
Req_Network_conflicts_per_cycle =       2.7986
Req_Network_conflicts_per_cycle_util =       3.5809
Req_Bank_Level_Parallism =       8.2100
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2399
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2674

Reply_Network_injected_packets_num = 171237
Reply_Network_cycles = 26687
Reply_Network_injected_packets_per_cycle =        6.4165
Reply_Network_conflicts_per_cycle =        4.8279
Reply_Network_conflicts_per_cycle_util =       6.2131
Reply_Bank_Level_Parallism =       8.2576
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.6804
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2139
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 8 sec (248 sec)
gpgpu_simulation_rate = 40510 (inst/sec)
gpgpu_simulation_rate = 107 (cycle/sec)
gpgpu_silicon_slowdown = 12757009x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55009d7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55009d58..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cff3911988 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfPKf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b0 (pr_warp.1.sm_75.ptx:215) @%p2 bra $L__BB2_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (pr_warp.1.sm_75.ptx:397) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x400 (pr_warp.1.sm_75.ptx:228) @%p3 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (pr_warp.1.sm_75.ptx:240) ld.shared.u32 %r6, [%r4];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x470 (pr_warp.1.sm_75.ptx:245) @%p4 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c8 (pr_warp.1.sm_75.ptx:257) @%p5 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x518 (pr_warp.1.sm_75.ptx:272) @%p6 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x560 (pr_warp.1.sm_75.ptx:286) @%p7 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5a8 (pr_warp.1.sm_75.ptx:302) @%p8 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x690 (pr_warp.1.sm_75.ptx:350) @%p9 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x788 (pr_warp.1.sm_75.ptx:383) @%p15 bra $L__BB2_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a8 (pr_warp.1.sm_75.ptx:390) mov.u32 %r71, %nctaid.x;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7c8 (pr_warp.1.sm_75.ptx:394) @%p16 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (pr_warp.1.sm_75.ptx:397) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfPKf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfPKf'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfPKf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
