{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1441399702663 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1441399702663 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1441399702680 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1441399702680 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1441399702696 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1441399702696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441399704233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441399704233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 16:48:23 2015 " "Processing started: Fri Sep 04 16:48:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441399704233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441399704233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab1 -c eecs301_lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab1 -c eecs301_lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441399704233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1441399704557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab1 " "Found entity 1: eecs301_lab1" {  } { { "eecs301_lab1.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441399715309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441399715309 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "left eecs301_lab1.v(64) " "Verilog HDL Continuous Assignment error at eecs301_lab1.v(64): object \"left\" on left-hand side of assignment must have a net type" {  } { { "eecs301_lab1.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v" 64 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1441399715309 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "right eecs301_lab1.v(65) " "Verilog HDL Continuous Assignment error at eecs301_lab1.v(65): object \"right\" on left-hand side of assignment must have a net type" {  } { { "eecs301_lab1.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab1/eecs301_lab1.v" 65 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1441399715309 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441399715380 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 04 16:48:35 2015 " "Processing ended: Fri Sep 04 16:48:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441399715380 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441399715380 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441399715380 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441399715380 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441399715972 ""}
