Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 12 21:42:50 2020
| Host         : LAPTOP-N3N9V3PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s7s/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s7s/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.923        0.000                      0                  485        0.177        0.000                      0                  485        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.923        0.000                      0                  485        0.177        0.000                      0                  485        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 uart/uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/last_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 2.001ns (32.920%)  route 4.077ns (67.080%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566     5.087    uart/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  uart/uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  uart/uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=23, routed)          1.345     6.911    uart/uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X57Y35         LUT6 (Prop_lut6_I2_O)        0.295     7.206 r  uart/uart_fifo/rx_fifo/tx_byte[2]_i_4/O
                         net (fo=1, routed)           0.000     7.206    uart/uart_fifo/rx_fifo/tx_byte[2]_i_4_n_0
    SLICE_X57Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     7.418 r  uart/uart_fifo/rx_fifo/tx_byte_reg[2]_i_2/O
                         net (fo=8, routed)           1.104     8.521    uart/uart_fifo/rx_fifo/memory__0[6]
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.329     8.850 f  uart/uart_fifo/rx_fifo/tx_byte[4]_i_5/O
                         net (fo=4, routed)           0.829     9.679    uart/uart_fifo/rx_fifo/tx_byte[4]_i_5_n_0
    SLICE_X55Y33         LUT5 (Prop_lut5_I4_O)        0.355    10.034 r  uart/uart_fifo/rx_fifo/last_color[1]_i_3/O
                         net (fo=2, routed)           0.800    10.834    uart/uart_fifo_n_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.332    11.166 r  uart/last_color[1]_i_1/O
                         net (fo=1, routed)           0.000    11.166    uart/last_color[1]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  uart/last_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.446    14.787    uart/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  uart/last_color_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.077    15.089    uart/last_color_reg[1]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 uart/uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.557ns (27.693%)  route 4.065ns (72.307%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566     5.087    uart/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  uart/uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  uart/uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=23, routed)          1.345     6.911    uart/uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X57Y35         LUT6 (Prop_lut6_I2_O)        0.295     7.206 r  uart/uart_fifo/rx_fifo/tx_byte[2]_i_4/O
                         net (fo=1, routed)           0.000     7.206    uart/uart_fifo/rx_fifo/tx_byte[2]_i_4_n_0
    SLICE_X57Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     7.418 r  uart/uart_fifo/rx_fifo/tx_byte_reg[2]_i_2/O
                         net (fo=8, routed)           0.474     7.892    uart/uart_fifo/rx_fifo/memory__0[6]
    SLICE_X56Y34         LUT2 (Prop_lut2_I1_O)        0.299     8.191 r  uart/uart_fifo/rx_fifo/tx_byte[0]_i_2/O
                         net (fo=4, routed)           0.448     8.639    uart/uart_fifo/rx_fifo/tx_byte[0]_i_2_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.763 r  uart/uart_fifo/rx_fifo/tx_byte[0]_i_1/O
                         net (fo=5, routed)           1.275    10.038    uart/uart_fifo/rx_fifo/D[0]
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.149    10.187 r  uart/uart_fifo/rx_fifo/tx_byte[6]_i_2/O
                         net (fo=1, routed)           0.523    10.710    uart/uart_fifo_n_3
    SLICE_X54Y33         FDRE                                         r  uart/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.445    14.786    uart/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  uart/tx_byte_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.236    14.775    uart/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 uart/uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/last_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 2.001ns (33.996%)  route 3.885ns (66.004%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566     5.087    uart/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  uart/uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  uart/uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=23, routed)          1.345     6.911    uart/uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X57Y35         LUT6 (Prop_lut6_I2_O)        0.295     7.206 r  uart/uart_fifo/rx_fifo/tx_byte[2]_i_4/O
                         net (fo=1, routed)           0.000     7.206    uart/uart_fifo/rx_fifo/tx_byte[2]_i_4_n_0
    SLICE_X57Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     7.418 r  uart/uart_fifo/rx_fifo/tx_byte_reg[2]_i_2/O
                         net (fo=8, routed)           1.104     8.521    uart/uart_fifo/rx_fifo/memory__0[6]
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.329     8.850 f  uart/uart_fifo/rx_fifo/tx_byte[4]_i_5/O
                         net (fo=4, routed)           0.829     9.679    uart/uart_fifo/rx_fifo/tx_byte[4]_i_5_n_0
    SLICE_X55Y33         LUT5 (Prop_lut5_I4_O)        0.355    10.034 r  uart/uart_fifo/rx_fifo/last_color[1]_i_3/O
                         net (fo=2, routed)           0.607    10.641    uart/uart_fifo_n_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.332    10.973 r  uart/last_color[0]_i_1/O
                         net (fo=1, routed)           0.000    10.973    uart/last_color[0]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  uart/last_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.446    14.787    uart/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  uart/last_color_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.081    15.093    uart/last_color_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.446ns (27.060%)  route 3.898ns (72.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559     5.080    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.692     6.191    uart/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.299     6.490 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.328     6.818    uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.942 r  uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.801     7.743    uart/uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.867 r  uart/uart_fifo/uart_inst/rx_data[7]_i_3/O
                         net (fo=1, routed)           0.782     8.649    uart/uart_fifo/uart_inst/rx_data[7]_i_3_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.153     8.802 r  uart/uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.752     9.554    uart/uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.327     9.881 r  uart/uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.543    10.424    uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.448    14.789    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.845    uart/uart_fifo/uart_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/tx_clk_divider_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[1]/Q
                         net (fo=7, routed)           0.132     1.711    uart/uart_fifo/uart_inst/tx_clk_divider[1]
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.048     1.759 r  uart/uart_fifo/uart_inst/tx_clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    uart/uart_fifo/uart_inst/tx_clk_divider[4]_i_1_n_0
    SLICE_X46Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X46Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X46Y29         FDSE (Hold_fdse_C_D)         0.131     1.582    uart/uart_fifo/uart_inst/tx_clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/rx_fifo/memory_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.763%)  route 0.075ns (31.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.563     1.446    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  uart/uart_fifo/uart_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           0.075     1.685    uart/uart_fifo/rx_fifo/Q[2]
    SLICE_X55Y37         FDRE                                         r  uart/uart_fifo/rx_fifo/memory_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.833     1.960    uart/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  uart/uart_fifo/rx_fifo/memory_reg[7][2]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X55Y37         FDRE (Hold_fdre_C_D)         0.047     1.506    uart/uart_fifo/rx_fifo/memory_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.559     1.442    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X44Y33         FDSE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[3]/Q
                         net (fo=5, routed)           0.099     1.682    uart/uart_fifo/uart_inst/rx_clk_divider[3]
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  uart/uart_fifo/uart_inst/rx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.727    uart/uart_fifo/uart_inst/rx_countdown2[5]
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.092     1.547    uart/uart_fifo/uart_inst/rx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[1]/Q
                         net (fo=7, routed)           0.132     1.711    uart/uart_fifo/uart_inst/tx_clk_divider[1]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.045     1.756 r  uart/uart_fifo/uart_inst/tx_clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     1.756    uart/uart_fifo/uart_inst/tx_clk_divider[3]_i_1_n_0
    SLICE_X46Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X46Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X46Y29         FDSE (Hold_fdse_C_D)         0.120     1.571    uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/rx_fifo/memory_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.402%)  route 0.163ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.563     1.446    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/uart_fifo/uart_inst/rx_data_reg[7]/Q
                         net (fo=9, routed)           0.163     1.750    uart/uart_fifo/rx_fifo/Q[7]
    SLICE_X53Y37         FDRE                                         r  uart/uart_fifo/rx_fifo/memory_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.833     1.960    uart/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  uart/uart_fifo/rx_fifo/memory_reg[7][7]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.070     1.552    uart/uart_fifo/rx_fifo/memory_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/tx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X46Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDSE (Prop_fdse_C_Q)         0.164     1.602 r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[3]/Q
                         net (fo=5, routed)           0.095     1.697    uart/uart_fifo/uart_inst/tx_clk_divider[3]
    SLICE_X47Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  uart/uart_fifo/uart_inst/tx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.742    uart/uart_fifo/uart_inst/tx_countdown2[5]
    SLICE_X47Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[5]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.092     1.543    uart/uart_fifo/uart_inst/tx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/tx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDSE (Prop_fdse_C_Q)         0.141     1.579 r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[6]/Q
                         net (fo=6, routed)           0.131     1.710    uart/uart_fifo/uart_inst/tx_clk_divider[6]
    SLICE_X44Y29         LUT5 (Prop_lut5_I1_O)        0.048     1.758 r  uart/uart_fifo/uart_inst/tx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.758    uart/uart_fifo/uart_inst/tx_countdown2[9]
    SLICE_X44Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[9]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.107     1.558    uart/uart_fifo/uart_inst/tx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/rx_fifo/memory_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.103%)  route 0.157ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.563     1.446    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  uart/uart_fifo/uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  uart/uart_fifo/uart_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           0.157     1.767    uart/uart_fifo/rx_fifo/Q[2]
    SLICE_X56Y36         FDRE                                         r  uart/uart_fifo/rx_fifo/memory_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    uart/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X56Y36         FDRE                                         r  uart/uart_fifo/rx_fifo/memory_reg[2][2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y36         FDRE (Hold_fdre_C_D)         0.076     1.557    uart/uart_fifo/rx_fifo/memory_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/rx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/rx_clk_divider_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.559     1.442    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[1]/Q
                         net (fo=7, routed)           0.142     1.726    uart/uart_fifo/uart_inst/rx_clk_divider[1]
    SLICE_X44Y33         LUT5 (Prop_lut5_I1_O)        0.048     1.774 r  uart/uart_fifo/uart_inst/rx_clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart/uart_fifo/uart_inst/rx_countdown2[4]
    SLICE_X44Y33         FDSE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X44Y33         FDSE                                         r  uart/uart_fifo/uart_inst/rx_clk_divider_reg[4]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X44Y33         FDSE (Hold_fdse_C_D)         0.107     1.562    uart/uart_fifo/uart_inst/rx_clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart/uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_fifo/uart_inst/tx_clk_divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X45Y29         FDSE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDSE (Prop_fdse_C_Q)         0.141     1.579 r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[6]/Q
                         net (fo=6, routed)           0.131     1.710    uart/uart_fifo/uart_inst/tx_clk_divider[6]
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.755 r  uart/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=1, routed)           0.000     1.755    uart/uart_fifo/uart_inst/tx_countdown2[8]
    SLICE_X44Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    uart/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  uart/uart_fifo/uart_inst/tx_clk_divider_reg[8]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.091     1.542    uart/uart_fifo/uart_inst/tx_clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   s7s/genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y33   uart/last_color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y33   uart/last_color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   uart/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   uart/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   uart/state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y33   uart/transmit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y33   uart/tx_byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y33   uart/tx_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   uart/last_color_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   uart/last_color_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   uart/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   uart/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   uart/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   uart/uart_fifo/rx_fifo/EMPTY_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   uart/uart_fifo/rx_fifo/FULL_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   uart/uart_fifo/rx_fifo/memory_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   uart/uart_fifo/rx_fifo/memory_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   uart/uart_fifo/rx_fifo/memory_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   s7s/genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   vga/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   vga/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   vga/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   vga/vga_sync_unit/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   vga/vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   vga/vga_sync_unit/h_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   vga/vga_sync_unit/h_count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   vga/vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   vga/vga_sync_unit/pixel_reg_reg[0]/C



