module wideexpr_00239(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb0110;
  assign y1 = ((ctrl[5]?(ctrl[4]?((s6)<<(s4))>>(((ctrl[5]?+(s3):(ctrl[1]?2'sb11:s1)))>>>($signed((3'sb010)>>>(1'sb0)))):s6):(-(-($unsigned(+(1'b1)))))<<<($unsigned($signed($unsigned((s5)&(s4)))))))^(((2'sb11)<<<((({3{2'sb10}})-((ctrl[4]?u7:~(u1))))==({4{((s3)>>(1'sb1))==(s5)}})))<<((4'sb1101)>(+($unsigned(((2'b01)<<(u2))&({s4,6'sb111000,3'b111}))))));
  assign y2 = {$signed((s2)>=($signed((s3)>>(s0))))};
  assign y3 = ((ctrl[0]?{{4{(s7)+((1'sb0)^(3'sb111))}}}:({3{s4}})>=(s3)))<<<($signed({4{(ctrl[1]?6'sb011011:6'sb101010)}}));
  assign y4 = (ctrl[1]?(ctrl[7]?(s1)<<<((ctrl[0]?$unsigned((s5)&(u4)):((ctrl[5]?s3:1'sb0))<((6'sb010001)==(s7)))):(ctrl[4]?-(s3):s7)):(ctrl[4]?((4'sb1000)>>>(((3'sb111)>>(s3))<<({s7})))<<((s5)^~(((ctrl[6]?1'sb0:s3))>>>((1'sb1)>=(4'sb1100)))):(((ctrl[0]?s4:2'sb10))+(((5'sb00100)^(s4))-((6'sb010000)^~(s1))))>>({!({s4,1'sb1,s0,6'b011100}),(5'sb00000)+((s1)>>(u1))})));
  assign y5 = u5;
  assign y6 = s5;
  assign y7 = 5'b11010;
endmodule
