

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:27:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_0 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   73|   73|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1114|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   336|    4180|   12878|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     324|    -|
|Register         |        -|     -|     659|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   336|    4839|   14316|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    13|      ~0|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+------+-------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+------+-------+-----+
    |control_s_axi_U                                           |control_s_axi                                  |        0|    0|   246|    424|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |        0|    0|   331|     73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |        0|    0|   331|     73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |        0|    0|    34|    127|    0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1  |        0|  334|  2408|  11460|    0|
    |mem_m_axi_U                                               |mem_m_axi                                      |        4|    0|   830|    694|    0|
    |mul_39ns_6ns_44_1_1_U192                                  |mul_39ns_6ns_44_1_1                            |        0|    2|     0|     27|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                     |                                               |        4|  336|  4180|  12878|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_552_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_2_fu_586_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_3_fu_655_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_4_fu_689_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_5_fu_723_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_6_fu_757_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_7_fu_791_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_8_fu_825_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln60_fu_518_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln61_1_fu_612_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln61_fu_903_p2    |         +|   0|  0|  51|          44|          44|
    |add_ln62_1_fu_618_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln62_fu_936_p2    |         +|   0|  0|  33|          26|          26|
    |out1_w_1_fu_927_p2    |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_957_p2    |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_624_p2    |         +|   0|  0|  32|          25|          25|
    |out1_w_4_fu_841_p2    |         +|   0|  0|  33|          26|          26|
    |out1_w_5_fu_846_p2    |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_852_p2    |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_858_p2    |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_864_p2    |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_870_p2    |         +|   0|  0|  32|          25|          25|
    |out1_w_fu_894_p2      |         +|   0|  0|  33|          26|          26|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1114|         953|         953|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  152|         33|    1|         33|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  324|         69|  201|        790|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln61_1_reg_1248                                                    |  25|   0|   25|          0|
    |add_ln62_1_reg_1254                                                    |  26|   0|   26|          0|
    |ap_CS_fsm                                                              |  32|   0|   32|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln60_3_reg_1238                                                   |  39|   0|   39|          0|
    |out1_w_1_reg_1309                                                      |  25|   0|   25|          0|
    |out1_w_2_reg_1314                                                      |  27|   0|   27|          0|
    |out1_w_3_reg_1259                                                      |  25|   0|   25|          0|
    |out1_w_4_reg_1269                                                      |  26|   0|   26|          0|
    |out1_w_5_reg_1274                                                      |  25|   0|   25|          0|
    |out1_w_6_reg_1279                                                      |  26|   0|   26|          0|
    |out1_w_7_reg_1284                                                      |  25|   0|   25|          0|
    |out1_w_8_reg_1289                                                      |  26|   0|   26|          0|
    |out1_w_9_reg_1294                                                      |  25|   0|   25|          0|
    |out1_w_reg_1304                                                        |  26|   0|   26|          0|
    |trunc_ln24_1_reg_1144                                                  |  62|   0|   62|          0|
    |trunc_ln34_1_reg_1150                                                  |  62|   0|   62|          0|
    |trunc_ln60_18_reg_1264                                                 |  39|   0|   39|          0|
    |trunc_ln60_9_reg_1243                                                  |  26|   0|   26|          0|
    |trunc_ln60_reg_1232                                                    |  26|   0|   26|          0|
    |trunc_ln73_1_reg_1156                                                  |  62|   0|   62|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 659|   0|  659|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                   mem|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 33 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add65295_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add65295_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add65_129296_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add65_129296_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add65_271297_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add65_271297_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add65_3113298_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add65_3113298_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add65_4155299_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add65_4155299_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add65_5300_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add65_5300_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add65_6301_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add65_6301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add65_7302_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add65_7302_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add65_8303_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add65_8303_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add65_9304_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add65_9304_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d4.cpp:24]   --->   Operation 66 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d4.cpp:34]   --->   Operation 67 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d4.cpp:73]   --->   Operation 68 'partselect' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d4.cpp:24]   --->   Operation 69 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d4.cpp:24]   --->   Operation 70 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 73 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 74 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 75 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 76 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 77 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 78 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d4.cpp:24]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d4.cpp:24]   --->   Operation 79 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 80 [1/2] (1.22ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d4.cpp:24]   --->   Operation 80 'call' 'call_ln24' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln34_1" [d4.cpp:34]   --->   Operation 81 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln34" [d4.cpp:34]   --->   Operation 82 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [8/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 83 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 84 [7/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 84 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 85 [6/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 85 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 86 [5/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 86 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 87 [4/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 87 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 88 [3/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 88 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 89 [2/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 89 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 90 [1/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d4.cpp:34]   --->   Operation 90 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln34 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln34_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d4.cpp:34]   --->   Operation 91 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 92 [1/2] (1.22ns)   --->   "%call_ln34 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln34_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d4.cpp:34]   --->   Operation 92 'call' 'call_ln34' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.96>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 93 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 94 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 95 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 96 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 97 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 98 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 99 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 100 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 101 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 102 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 103 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 104 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 105 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 106 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 107 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 108 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 109 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 110 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 111 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 112 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [2/2] (4.96ns)   --->   "%call_ln0 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_loc_load, i32 %arg2_r_loc_load, i64 %add65_9304_loc, i64 %add65_8303_loc, i64 %add65_7302_loc, i64 %add65_6301_loc, i64 %add65_5300_loc, i64 %add65_4155299_loc, i64 %add65_3113298_loc, i64 %add65_271297_loc, i64 %add65_129296_loc, i64 %add65295_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_loc_load, i32 %arg2_r_loc_load, i64 %add65_9304_loc, i64 %add65_8303_loc, i64 %add65_7302_loc, i64 %add65_6301_loc, i64 %add65_5300_loc, i64 %add65_4155299_loc, i64 %add65_3113298_loc, i64 %add65_271297_loc, i64 %add65_129296_loc, i64 %add65295_loc"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%add65_9304_loc_load = load i64 %add65_9304_loc"   --->   Operation 115 'load' 'add65_9304_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%add65_8303_loc_load = load i64 %add65_8303_loc"   --->   Operation 116 'load' 'add65_8303_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%add65_7302_loc_load = load i64 %add65_7302_loc"   --->   Operation 117 'load' 'add65_7302_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%add65_6301_loc_load = load i64 %add65_6301_loc"   --->   Operation 118 'load' 'add65_6301_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %add65_9304_loc_load" [d4.cpp:60]   --->   Operation 119 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add65_9304_loc_load, i32 26, i32 63" [d4.cpp:60]   --->   Operation 120 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i38 %lshr_ln" [d4.cpp:60]   --->   Operation 121 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i64 %add65_8303_loc_load" [d4.cpp:60]   --->   Operation 122 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add65_9304_loc_load, i32 26, i32 50" [d4.cpp:60]   --->   Operation 123 'partselect' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (1.08ns)   --->   "%add_ln60 = add i64 %zext_ln60_1, i64 %add65_8303_loc_load" [d4.cpp:60]   --->   Operation 124 'add' 'add_ln60' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln60_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln60, i32 25, i32 63" [d4.cpp:60]   --->   Operation 125 'partselect' 'lshr_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i39 %lshr_ln60_1" [d4.cpp:60]   --->   Operation 126 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i64 %add65_7302_loc_load" [d4.cpp:60]   --->   Operation 127 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln60, i32 25, i32 50" [d4.cpp:60]   --->   Operation 128 'partselect' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln60_1 = add i64 %zext_ln60_2, i64 %add65_7302_loc_load" [d4.cpp:60]   --->   Operation 129 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln60_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln60_1, i32 26, i32 63" [d4.cpp:60]   --->   Operation 130 'partselect' 'lshr_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i38 %lshr_ln60_2" [d4.cpp:60]   --->   Operation 131 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i64 %add65_6301_loc_load" [d4.cpp:60]   --->   Operation 132 'trunc' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln60_1, i32 26, i32 50" [d4.cpp:60]   --->   Operation 133 'partselect' 'trunc_ln60_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (1.08ns)   --->   "%add_ln60_2 = add i64 %zext_ln60_3, i64 %add65_6301_loc_load" [d4.cpp:60]   --->   Operation 134 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln60_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln60_2, i32 25, i32 63" [d4.cpp:60]   --->   Operation 135 'partselect' 'lshr_ln60_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln60_2, i32 25, i32 50" [d4.cpp:60]   --->   Operation 136 'partselect' 'trunc_ln60_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.94ns)   --->   "%add_ln61_1 = add i25 %trunc_ln60_3, i25 %trunc_ln60_1" [d4.cpp:61]   --->   Operation 137 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.95ns)   --->   "%add_ln62_1 = add i26 %trunc_ln60_5, i26 %trunc_ln60_2" [d4.cpp:62]   --->   Operation 138 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [1/1] (0.94ns)   --->   "%out1_w_3 = add i25 %trunc_ln60_7, i25 %trunc_ln60_4" [d4.cpp:63]   --->   Operation 139 'add' 'out1_w_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%add65_5300_loc_load = load i64 %add65_5300_loc"   --->   Operation 140 'load' 'add65_5300_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%add65_4155299_loc_load = load i64 %add65_4155299_loc"   --->   Operation 141 'load' 'add65_4155299_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%add65_3113298_loc_load = load i64 %add65_3113298_loc"   --->   Operation 142 'load' 'add65_3113298_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%add65_271297_loc_load = load i64 %add65_271297_loc"   --->   Operation 143 'load' 'add65_271297_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%add65_129296_loc_load = load i64 %add65_129296_loc"   --->   Operation 144 'load' 'add65_129296_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%add65295_loc_load = load i64 %add65295_loc"   --->   Operation 145 'load' 'add65295_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i39 %lshr_ln60_3" [d4.cpp:60]   --->   Operation 146 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = trunc i64 %add65_5300_loc_load" [d4.cpp:60]   --->   Operation 147 'trunc' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (1.08ns)   --->   "%add_ln60_3 = add i64 %zext_ln60_4, i64 %add65_5300_loc_load" [d4.cpp:60]   --->   Operation 148 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%lshr_ln60_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln60_3, i32 26, i32 63" [d4.cpp:60]   --->   Operation 149 'partselect' 'lshr_ln60_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i38 %lshr_ln60_4" [d4.cpp:60]   --->   Operation 150 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = trunc i64 %add65_4155299_loc_load" [d4.cpp:60]   --->   Operation 151 'trunc' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln60_3, i32 26, i32 50" [d4.cpp:60]   --->   Operation 152 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln60_4 = add i64 %zext_ln60_5, i64 %add65_4155299_loc_load" [d4.cpp:60]   --->   Operation 153 'add' 'add_ln60_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%lshr_ln60_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln60_4, i32 25, i32 63" [d4.cpp:60]   --->   Operation 154 'partselect' 'lshr_ln60_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i39 %lshr_ln60_5" [d4.cpp:60]   --->   Operation 155 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln60_10 = trunc i64 %add65_3113298_loc_load" [d4.cpp:60]   --->   Operation 156 'trunc' 'trunc_ln60_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln60_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln60_4, i32 25, i32 50" [d4.cpp:60]   --->   Operation 157 'partselect' 'trunc_ln60_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (1.08ns)   --->   "%add_ln60_5 = add i64 %zext_ln60_6, i64 %add65_3113298_loc_load" [d4.cpp:60]   --->   Operation 158 'add' 'add_ln60_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln60_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln60_5, i32 26, i32 63" [d4.cpp:60]   --->   Operation 159 'partselect' 'lshr_ln60_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i38 %lshr_ln60_6" [d4.cpp:60]   --->   Operation 160 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln60_12 = trunc i64 %add65_271297_loc_load" [d4.cpp:60]   --->   Operation 161 'trunc' 'trunc_ln60_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln60_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln60_5, i32 26, i32 50" [d4.cpp:60]   --->   Operation 162 'partselect' 'trunc_ln60_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (1.08ns)   --->   "%add_ln60_6 = add i64 %zext_ln60_7, i64 %add65_271297_loc_load" [d4.cpp:60]   --->   Operation 163 'add' 'add_ln60_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%lshr_ln60_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln60_6, i32 25, i32 63" [d4.cpp:60]   --->   Operation 164 'partselect' 'lshr_ln60_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i39 %lshr_ln60_7" [d4.cpp:60]   --->   Operation 165 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln60_14 = trunc i64 %add65_129296_loc_load" [d4.cpp:60]   --->   Operation 166 'trunc' 'trunc_ln60_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln60_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln60_6, i32 25, i32 50" [d4.cpp:60]   --->   Operation 167 'partselect' 'trunc_ln60_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (1.08ns)   --->   "%add_ln60_7 = add i64 %zext_ln60_8, i64 %add65_129296_loc_load" [d4.cpp:60]   --->   Operation 168 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln60_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln60_7, i32 26, i32 63" [d4.cpp:60]   --->   Operation 169 'partselect' 'lshr_ln60_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i38 %lshr_ln60_8" [d4.cpp:60]   --->   Operation 170 'zext' 'zext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln60_16 = trunc i64 %add65295_loc_load" [d4.cpp:60]   --->   Operation 171 'trunc' 'trunc_ln60_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln60_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln60_7, i32 26, i32 50" [d4.cpp:60]   --->   Operation 172 'partselect' 'trunc_ln60_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln60_8 = add i64 %zext_ln60_9, i64 %add65295_loc_load" [d4.cpp:60]   --->   Operation 173 'add' 'add_ln60_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln60_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln60_8, i32 25, i32 63" [d4.cpp:60]   --->   Operation 174 'partselect' 'trunc_ln60_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.95ns)   --->   "%out1_w_4 = add i26 %trunc_ln60_9, i26 %trunc_ln60_6" [d4.cpp:64]   --->   Operation 175 'add' 'out1_w_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.94ns)   --->   "%out1_w_5 = add i25 %trunc_ln60_s, i25 %trunc_ln60_8" [d4.cpp:65]   --->   Operation 176 'add' 'out1_w_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.95ns)   --->   "%out1_w_6 = add i26 %trunc_ln60_11, i26 %trunc_ln60_10" [d4.cpp:66]   --->   Operation 177 'add' 'out1_w_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.94ns)   --->   "%out1_w_7 = add i25 %trunc_ln60_13, i25 %trunc_ln60_12" [d4.cpp:67]   --->   Operation 178 'add' 'out1_w_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.95ns)   --->   "%out1_w_8 = add i26 %trunc_ln60_15, i26 %trunc_ln60_14" [d4.cpp:68]   --->   Operation 179 'add' 'out1_w_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.94ns)   --->   "%out1_w_9 = add i25 %trunc_ln60_17, i25 %trunc_ln60_16" [d4.cpp:69]   --->   Operation 180 'add' 'out1_w_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i62 %trunc_ln73_1" [d4.cpp:73]   --->   Operation 181 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln73" [d4.cpp:73]   --->   Operation 182 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (7.30ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %mem_addr_2, i32 10" [d4.cpp:73]   --->   Operation 183 'writereq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.17>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i39 %trunc_ln60_18" [d4.cpp:60]   --->   Operation 184 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (3.45ns)   --->   "%mul_ln60 = mul i44 %zext_ln60, i44 19" [d4.cpp:60]   --->   Operation 185 'mul' 'mul_ln60' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln60_19 = trunc i44 %mul_ln60" [d4.cpp:60]   --->   Operation 186 'trunc' 'trunc_ln60_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln60_19, i26 %trunc_ln60" [d4.cpp:60]   --->   Operation 187 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i26 %trunc_ln60" [d4.cpp:61]   --->   Operation 188 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (1.06ns)   --->   "%add_ln61 = add i44 %mul_ln60, i44 %zext_ln61" [d4.cpp:61]   --->   Operation 189 'add' 'add_ln61' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln61, i32 26, i32 43" [d4.cpp:61]   --->   Operation 190 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i18 %tmp_s" [d4.cpp:61]   --->   Operation 191 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i18 %tmp_s" [d4.cpp:61]   --->   Operation 192 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln61_2, i25 %add_ln61_1" [d4.cpp:61]   --->   Operation 193 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i25 %add_ln61_1" [d4.cpp:62]   --->   Operation 194 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.94ns)   --->   "%add_ln62 = add i26 %zext_ln61_1, i26 %zext_ln62" [d4.cpp:62]   --->   Operation 195 'add' 'add_ln62' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln62, i32 25" [d4.cpp:62]   --->   Operation 196 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i1 %tmp" [d4.cpp:62]   --->   Operation 197 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i26 %add_ln62_1" [d4.cpp:62]   --->   Operation 198 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln62_2, i27 %zext_ln62_1" [d4.cpp:62]   --->   Operation 199 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [2/2] (0.75ns)   --->   "%call_ln73 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln73_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d4.cpp:73]   --->   Operation 200 'call' 'call_ln73' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln73 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln73_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d4.cpp:73]   --->   Operation 201 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 202 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d4.cpp:78]   --->   Operation 202 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 203 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d4.cpp:78]   --->   Operation 203 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 204 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d4.cpp:78]   --->   Operation 204 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 205 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d4.cpp:78]   --->   Operation 205 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d4.cpp:3]   --->   Operation 206 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 10, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d4.cpp:78]   --->   Operation 216 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [d4.cpp:78]   --->   Operation 217 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arg2_read              (read         ) [ 000000000000000000000000000000000]
arg1_read              (read         ) [ 000000000000000000000000000000000]
out1_read              (read         ) [ 000000000000000000000000000000000]
add65295_loc           (alloca       ) [ 001111111111111111111111110000000]
add65_129296_loc       (alloca       ) [ 001111111111111111111111110000000]
add65_271297_loc       (alloca       ) [ 001111111111111111111111110000000]
add65_3113298_loc      (alloca       ) [ 001111111111111111111111110000000]
add65_4155299_loc      (alloca       ) [ 001111111111111111111111110000000]
add65_5300_loc         (alloca       ) [ 001111111111111111111111110000000]
add65_6301_loc         (alloca       ) [ 001111111111111111111111100000000]
add65_7302_loc         (alloca       ) [ 001111111111111111111111100000000]
add65_8303_loc         (alloca       ) [ 001111111111111111111111100000000]
add65_9304_loc         (alloca       ) [ 001111111111111111111111100000000]
arg2_r_loc             (alloca       ) [ 001111111111111111111110000000000]
arg2_r_1_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_2_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_3_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_4_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_5_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_6_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_7_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_8_loc           (alloca       ) [ 001111111111111111111110000000000]
arg2_r_9_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_loc             (alloca       ) [ 001111111111111111111110000000000]
arg1_r_1_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_2_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_3_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_4_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_5_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_6_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_7_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_8_loc           (alloca       ) [ 001111111111111111111110000000000]
arg1_r_9_loc           (alloca       ) [ 001111111111111111111110000000000]
trunc_ln24_1           (partselect   ) [ 001111111111000000000000000000000]
trunc_ln34_1           (partselect   ) [ 001111111111111111111100000000000]
trunc_ln73_1           (partselect   ) [ 001111111111111111111111111100000]
sext_ln24              (sext         ) [ 000000000000000000000000000000000]
mem_addr               (getelementptr) [ 000111111100000000000000000000000]
empty                  (readreq      ) [ 000000000000000000000000000000000]
call_ln24              (call         ) [ 000000000000000000000000000000000]
sext_ln34              (sext         ) [ 000000000000000000000000000000000]
mem_addr_1             (getelementptr) [ 000000000000011111110000000000000]
empty_22               (readreq      ) [ 000000000000000000000000000000000]
call_ln34              (call         ) [ 000000000000000000000000000000000]
arg1_r_9_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_8_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_7_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_6_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_5_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_4_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_3_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_2_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_1_loc_load      (load         ) [ 000000000000000000000001000000000]
arg1_r_loc_load        (load         ) [ 000000000000000000000001000000000]
arg2_r_9_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_8_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_7_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_6_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_5_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_4_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_3_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_2_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_1_loc_load      (load         ) [ 000000000000000000000001000000000]
arg2_r_loc_load        (load         ) [ 000000000000000000000001000000000]
call_ln0               (call         ) [ 000000000000000000000000000000000]
add65_9304_loc_load    (load         ) [ 000000000000000000000000000000000]
add65_8303_loc_load    (load         ) [ 000000000000000000000000000000000]
add65_7302_loc_load    (load         ) [ 000000000000000000000000000000000]
add65_6301_loc_load    (load         ) [ 000000000000000000000000000000000]
trunc_ln60             (trunc        ) [ 000000000000000000000000011000000]
lshr_ln                (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_1            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_1           (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_3           (partselect   ) [ 000000000000000000000000000000000]
add_ln60               (add          ) [ 000000000000000000000000000000000]
lshr_ln60_1            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_2            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_2           (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_5           (partselect   ) [ 000000000000000000000000000000000]
add_ln60_1             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_2            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_3            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_4           (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_7           (partselect   ) [ 000000000000000000000000000000000]
add_ln60_2             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_3            (partselect   ) [ 000000000000000000000000010000000]
trunc_ln60_9           (partselect   ) [ 000000000000000000000000010000000]
add_ln61_1             (add          ) [ 000000000000000000000000011000000]
add_ln62_1             (add          ) [ 000000000000000000000000011000000]
out1_w_3               (add          ) [ 000000000000000000000000011100000]
add65_5300_loc_load    (load         ) [ 000000000000000000000000000000000]
add65_4155299_loc_load (load         ) [ 000000000000000000000000000000000]
add65_3113298_loc_load (load         ) [ 000000000000000000000000000000000]
add65_271297_loc_load  (load         ) [ 000000000000000000000000000000000]
add65_129296_loc_load  (load         ) [ 000000000000000000000000000000000]
add65295_loc_load      (load         ) [ 000000000000000000000000000000000]
zext_ln60_4            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_6           (trunc        ) [ 000000000000000000000000000000000]
add_ln60_3             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_4            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_5            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_8           (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_s           (partselect   ) [ 000000000000000000000000000000000]
add_ln60_4             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_5            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_6            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_10          (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_11          (partselect   ) [ 000000000000000000000000000000000]
add_ln60_5             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_6            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_7            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_12          (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_13          (partselect   ) [ 000000000000000000000000000000000]
add_ln60_6             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_7            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_8            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_14          (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_15          (partselect   ) [ 000000000000000000000000000000000]
add_ln60_7             (add          ) [ 000000000000000000000000000000000]
lshr_ln60_8            (partselect   ) [ 000000000000000000000000000000000]
zext_ln60_9            (zext         ) [ 000000000000000000000000000000000]
trunc_ln60_16          (trunc        ) [ 000000000000000000000000000000000]
trunc_ln60_17          (partselect   ) [ 000000000000000000000000000000000]
add_ln60_8             (add          ) [ 000000000000000000000000000000000]
trunc_ln60_18          (partselect   ) [ 000000000000000000000000001000000]
out1_w_4               (add          ) [ 000000000000000000000000001100000]
out1_w_5               (add          ) [ 000000000000000000000000001100000]
out1_w_6               (add          ) [ 000000000000000000000000001100000]
out1_w_7               (add          ) [ 000000000000000000000000001100000]
out1_w_8               (add          ) [ 000000000000000000000000001100000]
out1_w_9               (add          ) [ 000000000000000000000000001100000]
sext_ln73              (sext         ) [ 000000000000000000000000000000000]
mem_addr_2             (getelementptr) [ 000000000000000000000000001111111]
empty_23               (writereq     ) [ 000000000000000000000000000000000]
zext_ln60              (zext         ) [ 000000000000000000000000000000000]
mul_ln60               (mul          ) [ 000000000000000000000000000000000]
trunc_ln60_19          (trunc        ) [ 000000000000000000000000000000000]
out1_w                 (add          ) [ 000000000000000000000000000100000]
zext_ln61              (zext         ) [ 000000000000000000000000000000000]
add_ln61               (add          ) [ 000000000000000000000000000000000]
tmp_s                  (partselect   ) [ 000000000000000000000000000000000]
zext_ln61_1            (zext         ) [ 000000000000000000000000000000000]
zext_ln61_2            (zext         ) [ 000000000000000000000000000000000]
out1_w_1               (add          ) [ 000000000000000000000000000100000]
zext_ln62              (zext         ) [ 000000000000000000000000000000000]
add_ln62               (add          ) [ 000000000000000000000000000000000]
tmp                    (bitselect    ) [ 000000000000000000000000000000000]
zext_ln62_1            (zext         ) [ 000000000000000000000000000000000]
zext_ln62_2            (zext         ) [ 000000000000000000000000000000000]
out1_w_2               (add          ) [ 000000000000000000000000000100000]
call_ln73              (call         ) [ 000000000000000000000000000000000]
spectopmodule_ln3      (spectopmodule) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 000000000000000000000000000000000]
empty_24               (writeresp    ) [ 000000000000000000000000000000000]
ret_ln78               (ret          ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="add65295_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65295_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add65_129296_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_129296_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add65_271297_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_271297_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add65_3113298_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_3113298_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add65_4155299_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_4155299_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add65_5300_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_5300_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add65_6301_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_6301_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add65_7302_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_7302_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add65_8303_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_8303_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add65_9304_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add65_9304_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg2_r_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg2_r_1_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_1_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg2_r_2_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_2_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg2_r_3_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_3_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg2_r_4_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_4_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg2_r_5_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_5_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg2_r_6_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_6_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg2_r_7_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_7_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg2_r_8_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_8_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg2_r_9_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_9_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_1_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arg1_r_2_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_2_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_3_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_3_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arg1_r_4_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_4_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arg1_r_5_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_5_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arg1_r_6_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_6_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="arg1_r_7_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_7_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arg1_r_8_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_8_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="arg1_r_9_loc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_9_loc/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="arg2_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="arg1_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out1_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_readreq_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_22/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_writeresp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_23/25 empty_24/28 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="62" slack="9"/>
<pin id="256" dir="0" index="3" bw="32" slack="9"/>
<pin id="257" dir="0" index="4" bw="32" slack="9"/>
<pin id="258" dir="0" index="5" bw="32" slack="9"/>
<pin id="259" dir="0" index="6" bw="32" slack="9"/>
<pin id="260" dir="0" index="7" bw="32" slack="9"/>
<pin id="261" dir="0" index="8" bw="32" slack="9"/>
<pin id="262" dir="0" index="9" bw="32" slack="9"/>
<pin id="263" dir="0" index="10" bw="32" slack="9"/>
<pin id="264" dir="0" index="11" bw="32" slack="9"/>
<pin id="265" dir="0" index="12" bw="32" slack="9"/>
<pin id="266" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="62" slack="19"/>
<pin id="273" dir="0" index="3" bw="32" slack="19"/>
<pin id="274" dir="0" index="4" bw="32" slack="19"/>
<pin id="275" dir="0" index="5" bw="32" slack="19"/>
<pin id="276" dir="0" index="6" bw="32" slack="19"/>
<pin id="277" dir="0" index="7" bw="32" slack="19"/>
<pin id="278" dir="0" index="8" bw="32" slack="19"/>
<pin id="279" dir="0" index="9" bw="32" slack="19"/>
<pin id="280" dir="0" index="10" bw="32" slack="19"/>
<pin id="281" dir="0" index="11" bw="32" slack="19"/>
<pin id="282" dir="0" index="12" bw="32" slack="19"/>
<pin id="283" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/20 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="32" slack="0"/>
<pin id="291" dir="0" index="4" bw="32" slack="0"/>
<pin id="292" dir="0" index="5" bw="32" slack="0"/>
<pin id="293" dir="0" index="6" bw="32" slack="0"/>
<pin id="294" dir="0" index="7" bw="32" slack="0"/>
<pin id="295" dir="0" index="8" bw="32" slack="0"/>
<pin id="296" dir="0" index="9" bw="32" slack="0"/>
<pin id="297" dir="0" index="10" bw="32" slack="0"/>
<pin id="298" dir="0" index="11" bw="32" slack="0"/>
<pin id="299" dir="0" index="12" bw="32" slack="0"/>
<pin id="300" dir="0" index="13" bw="32" slack="0"/>
<pin id="301" dir="0" index="14" bw="32" slack="0"/>
<pin id="302" dir="0" index="15" bw="32" slack="0"/>
<pin id="303" dir="0" index="16" bw="32" slack="0"/>
<pin id="304" dir="0" index="17" bw="32" slack="0"/>
<pin id="305" dir="0" index="18" bw="32" slack="0"/>
<pin id="306" dir="0" index="19" bw="32" slack="0"/>
<pin id="307" dir="0" index="20" bw="32" slack="0"/>
<pin id="308" dir="0" index="21" bw="32" slack="0"/>
<pin id="309" dir="0" index="22" bw="64" slack="21"/>
<pin id="310" dir="0" index="23" bw="64" slack="21"/>
<pin id="311" dir="0" index="24" bw="64" slack="21"/>
<pin id="312" dir="0" index="25" bw="64" slack="21"/>
<pin id="313" dir="0" index="26" bw="64" slack="21"/>
<pin id="314" dir="0" index="27" bw="64" slack="21"/>
<pin id="315" dir="0" index="28" bw="64" slack="21"/>
<pin id="316" dir="0" index="29" bw="64" slack="21"/>
<pin id="317" dir="0" index="30" bw="64" slack="21"/>
<pin id="318" dir="0" index="31" bw="64" slack="21"/>
<pin id="319" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="62" slack="25"/>
<pin id="325" dir="0" index="3" bw="26" slack="0"/>
<pin id="326" dir="0" index="4" bw="25" slack="0"/>
<pin id="327" dir="0" index="5" bw="27" slack="0"/>
<pin id="328" dir="0" index="6" bw="25" slack="2"/>
<pin id="329" dir="0" index="7" bw="26" slack="1"/>
<pin id="330" dir="0" index="8" bw="25" slack="1"/>
<pin id="331" dir="0" index="9" bw="26" slack="1"/>
<pin id="332" dir="0" index="10" bw="25" slack="1"/>
<pin id="333" dir="0" index="11" bw="26" slack="1"/>
<pin id="334" dir="0" index="12" bw="25" slack="1"/>
<pin id="335" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/26 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mul_ln60_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="39" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/26 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln24_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="62" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln34_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln73_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="0" index="3" bw="7" slack="0"/>
<pin id="368" dir="1" index="4" bw="62" slack="24"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln73_1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln24_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mem_addr_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln34_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="11"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/12 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mem_addr_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="arg1_r_9_loc_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="21"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_9_loc_load/22 "/>
</bind>
</comp>

<comp id="397" class="1004" name="arg1_r_8_loc_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="21"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="401" class="1004" name="arg1_r_7_loc_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="21"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_7_loc_load/22 "/>
</bind>
</comp>

<comp id="405" class="1004" name="arg1_r_6_loc_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="21"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_6_loc_load/22 "/>
</bind>
</comp>

<comp id="409" class="1004" name="arg1_r_5_loc_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="21"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_5_loc_load/22 "/>
</bind>
</comp>

<comp id="413" class="1004" name="arg1_r_4_loc_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="21"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_4_loc_load/22 "/>
</bind>
</comp>

<comp id="417" class="1004" name="arg1_r_3_loc_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="21"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_3_loc_load/22 "/>
</bind>
</comp>

<comp id="421" class="1004" name="arg1_r_2_loc_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="21"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_2_loc_load/22 "/>
</bind>
</comp>

<comp id="425" class="1004" name="arg1_r_1_loc_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="21"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_loc_load/22 "/>
</bind>
</comp>

<comp id="429" class="1004" name="arg1_r_loc_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="21"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_loc_load/22 "/>
</bind>
</comp>

<comp id="433" class="1004" name="arg2_r_9_loc_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="21"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_9_loc_load/22 "/>
</bind>
</comp>

<comp id="437" class="1004" name="arg2_r_8_loc_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="21"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="441" class="1004" name="arg2_r_7_loc_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="21"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_7_loc_load/22 "/>
</bind>
</comp>

<comp id="445" class="1004" name="arg2_r_6_loc_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="21"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_6_loc_load/22 "/>
</bind>
</comp>

<comp id="449" class="1004" name="arg2_r_5_loc_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="21"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_5_loc_load/22 "/>
</bind>
</comp>

<comp id="453" class="1004" name="arg2_r_4_loc_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="21"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_4_loc_load/22 "/>
</bind>
</comp>

<comp id="457" class="1004" name="arg2_r_3_loc_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="21"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_3_loc_load/22 "/>
</bind>
</comp>

<comp id="461" class="1004" name="arg2_r_2_loc_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="21"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_2_loc_load/22 "/>
</bind>
</comp>

<comp id="465" class="1004" name="arg2_r_1_loc_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="21"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_1_loc_load/22 "/>
</bind>
</comp>

<comp id="469" class="1004" name="arg2_r_loc_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="21"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_loc_load/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add65_9304_loc_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="23"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_9304_loc_load/24 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add65_8303_loc_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="23"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_8303_loc_load/24 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add65_7302_loc_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="23"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_7302_loc_load/24 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add65_6301_loc_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="23"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_6301_loc_load/24 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln60_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/24 "/>
</bind>
</comp>

<comp id="490" class="1004" name="lshr_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="38" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="0" index="3" bw="7" slack="0"/>
<pin id="495" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/24 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln60_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="38" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/24 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln60_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/24 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln60_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="25" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="0" index="3" bw="7" slack="0"/>
<pin id="513" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_3/24 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln60_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="38" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/24 "/>
</bind>
</comp>

<comp id="524" class="1004" name="lshr_ln60_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="39" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_1/24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln60_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="39" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/24 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln60_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/24 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln60_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="26" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="7" slack="0"/>
<pin id="547" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_5/24 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln60_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="39" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/24 "/>
</bind>
</comp>

<comp id="558" class="1004" name="lshr_ln60_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="38" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="0" index="3" bw="7" slack="0"/>
<pin id="563" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_2/24 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln60_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="38" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/24 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln60_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_4/24 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln60_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="25" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_7/24 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln60_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="38" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/24 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lshr_ln60_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="39" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_3/24 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln60_9_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="26" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_9/24 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln61_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="25" slack="0"/>
<pin id="614" dir="0" index="1" bw="25" slack="0"/>
<pin id="615" dir="1" index="2" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/24 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln62_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="26" slack="0"/>
<pin id="620" dir="0" index="1" bw="26" slack="0"/>
<pin id="621" dir="1" index="2" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/24 "/>
</bind>
</comp>

<comp id="624" class="1004" name="out1_w_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="25" slack="0"/>
<pin id="626" dir="0" index="1" bw="25" slack="0"/>
<pin id="627" dir="1" index="2" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_3/24 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add65_5300_loc_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="24"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_5300_loc_load/25 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add65_4155299_loc_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="24"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_4155299_loc_load/25 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add65_3113298_loc_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="24"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_3113298_loc_load/25 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add65_271297_loc_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="24"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_271297_loc_load/25 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add65_129296_loc_load_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="24"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65_129296_loc_load/25 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add65295_loc_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="24"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add65295_loc_load/25 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln60_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="39" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/25 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln60_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_6/25 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln60_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="39" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/25 "/>
</bind>
</comp>

<comp id="661" class="1004" name="lshr_ln60_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="38" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="0" index="3" bw="7" slack="0"/>
<pin id="666" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_4/25 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln60_5_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="38" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/25 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln60_8_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_8/25 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln60_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="25" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="6" slack="0"/>
<pin id="683" dir="0" index="3" bw="7" slack="0"/>
<pin id="684" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_s/25 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln60_4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="38" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/25 "/>
</bind>
</comp>

<comp id="695" class="1004" name="lshr_ln60_5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="39" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="0"/>
<pin id="698" dir="0" index="2" bw="6" slack="0"/>
<pin id="699" dir="0" index="3" bw="7" slack="0"/>
<pin id="700" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_5/25 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln60_6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="39" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/25 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln60_10_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="0"/>
<pin id="711" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_10/25 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln60_11_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="26" slack="0"/>
<pin id="715" dir="0" index="1" bw="64" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="0" index="3" bw="7" slack="0"/>
<pin id="718" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_11/25 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln60_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="39" slack="0"/>
<pin id="725" dir="0" index="1" bw="64" slack="0"/>
<pin id="726" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_5/25 "/>
</bind>
</comp>

<comp id="729" class="1004" name="lshr_ln60_6_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="38" slack="0"/>
<pin id="731" dir="0" index="1" bw="64" slack="0"/>
<pin id="732" dir="0" index="2" bw="6" slack="0"/>
<pin id="733" dir="0" index="3" bw="7" slack="0"/>
<pin id="734" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_6/25 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln60_7_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="38" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/25 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln60_12_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_12/25 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln60_13_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="25" slack="0"/>
<pin id="749" dir="0" index="1" bw="64" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_13/25 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln60_6_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="38" slack="0"/>
<pin id="759" dir="0" index="1" bw="64" slack="0"/>
<pin id="760" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_6/25 "/>
</bind>
</comp>

<comp id="763" class="1004" name="lshr_ln60_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="39" slack="0"/>
<pin id="765" dir="0" index="1" bw="64" slack="0"/>
<pin id="766" dir="0" index="2" bw="6" slack="0"/>
<pin id="767" dir="0" index="3" bw="7" slack="0"/>
<pin id="768" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_7/25 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln60_8_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="39" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_8/25 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln60_14_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_14/25 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln60_15_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="26" slack="0"/>
<pin id="783" dir="0" index="1" bw="64" slack="0"/>
<pin id="784" dir="0" index="2" bw="6" slack="0"/>
<pin id="785" dir="0" index="3" bw="7" slack="0"/>
<pin id="786" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_15/25 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln60_7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="39" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="0"/>
<pin id="794" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_7/25 "/>
</bind>
</comp>

<comp id="797" class="1004" name="lshr_ln60_8_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="38" slack="0"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="0" index="3" bw="7" slack="0"/>
<pin id="802" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_8/25 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln60_9_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="38" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_9/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln60_16_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="0"/>
<pin id="813" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_16/25 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln60_17_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="25" slack="0"/>
<pin id="817" dir="0" index="1" bw="64" slack="0"/>
<pin id="818" dir="0" index="2" bw="6" slack="0"/>
<pin id="819" dir="0" index="3" bw="7" slack="0"/>
<pin id="820" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_17/25 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln60_8_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="38" slack="0"/>
<pin id="827" dir="0" index="1" bw="64" slack="0"/>
<pin id="828" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_8/25 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln60_18_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="39" slack="0"/>
<pin id="833" dir="0" index="1" bw="64" slack="0"/>
<pin id="834" dir="0" index="2" bw="6" slack="0"/>
<pin id="835" dir="0" index="3" bw="7" slack="0"/>
<pin id="836" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_18/25 "/>
</bind>
</comp>

<comp id="841" class="1004" name="out1_w_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="26" slack="1"/>
<pin id="843" dir="0" index="1" bw="26" slack="0"/>
<pin id="844" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_4/25 "/>
</bind>
</comp>

<comp id="846" class="1004" name="out1_w_5_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="25" slack="0"/>
<pin id="848" dir="0" index="1" bw="25" slack="0"/>
<pin id="849" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_5/25 "/>
</bind>
</comp>

<comp id="852" class="1004" name="out1_w_6_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="26" slack="0"/>
<pin id="854" dir="0" index="1" bw="26" slack="0"/>
<pin id="855" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_6/25 "/>
</bind>
</comp>

<comp id="858" class="1004" name="out1_w_7_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="25" slack="0"/>
<pin id="860" dir="0" index="1" bw="25" slack="0"/>
<pin id="861" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_7/25 "/>
</bind>
</comp>

<comp id="864" class="1004" name="out1_w_8_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="26" slack="0"/>
<pin id="866" dir="0" index="1" bw="26" slack="0"/>
<pin id="867" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_8/25 "/>
</bind>
</comp>

<comp id="870" class="1004" name="out1_w_9_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="25" slack="0"/>
<pin id="872" dir="0" index="1" bw="25" slack="0"/>
<pin id="873" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_9/25 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln73_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="62" slack="24"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/25 "/>
</bind>
</comp>

<comp id="879" class="1004" name="mem_addr_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="0"/>
<pin id="881" dir="0" index="1" bw="64" slack="0"/>
<pin id="882" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/25 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln60_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="39" slack="1"/>
<pin id="888" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/26 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln60_19_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="44" slack="0"/>
<pin id="892" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_19/26 "/>
</bind>
</comp>

<comp id="894" class="1004" name="out1_w_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="26" slack="0"/>
<pin id="896" dir="0" index="1" bw="26" slack="2"/>
<pin id="897" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w/26 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln61_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="26" slack="2"/>
<pin id="902" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/26 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln61_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="44" slack="0"/>
<pin id="905" dir="0" index="1" bw="26" slack="0"/>
<pin id="906" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/26 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_s_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="18" slack="0"/>
<pin id="911" dir="0" index="1" bw="44" slack="0"/>
<pin id="912" dir="0" index="2" bw="6" slack="0"/>
<pin id="913" dir="0" index="3" bw="7" slack="0"/>
<pin id="914" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln61_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="18" slack="0"/>
<pin id="921" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/26 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln61_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="18" slack="0"/>
<pin id="925" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/26 "/>
</bind>
</comp>

<comp id="927" class="1004" name="out1_w_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="18" slack="0"/>
<pin id="929" dir="0" index="1" bw="25" slack="2"/>
<pin id="930" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_1/26 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln62_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="25" slack="2"/>
<pin id="935" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/26 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln62_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="18" slack="0"/>
<pin id="938" dir="0" index="1" bw="25" slack="0"/>
<pin id="939" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/26 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="26" slack="0"/>
<pin id="945" dir="0" index="2" bw="6" slack="0"/>
<pin id="946" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln62_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/26 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln62_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="26" slack="2"/>
<pin id="956" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/26 "/>
</bind>
</comp>

<comp id="957" class="1004" name="out1_w_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="26" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_2/26 "/>
</bind>
</comp>

<comp id="964" class="1005" name="add65295_loc_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="21"/>
<pin id="966" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65295_loc "/>
</bind>
</comp>

<comp id="970" class="1005" name="add65_129296_loc_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="21"/>
<pin id="972" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_129296_loc "/>
</bind>
</comp>

<comp id="976" class="1005" name="add65_271297_loc_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="21"/>
<pin id="978" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_271297_loc "/>
</bind>
</comp>

<comp id="982" class="1005" name="add65_3113298_loc_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="21"/>
<pin id="984" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_3113298_loc "/>
</bind>
</comp>

<comp id="988" class="1005" name="add65_4155299_loc_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="21"/>
<pin id="990" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_4155299_loc "/>
</bind>
</comp>

<comp id="994" class="1005" name="add65_5300_loc_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="21"/>
<pin id="996" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_5300_loc "/>
</bind>
</comp>

<comp id="1000" class="1005" name="add65_6301_loc_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="64" slack="21"/>
<pin id="1002" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_6301_loc "/>
</bind>
</comp>

<comp id="1006" class="1005" name="add65_7302_loc_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="21"/>
<pin id="1008" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_7302_loc "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add65_8303_loc_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="21"/>
<pin id="1014" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_8303_loc "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add65_9304_loc_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="64" slack="21"/>
<pin id="1020" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add65_9304_loc "/>
</bind>
</comp>

<comp id="1024" class="1005" name="arg2_r_loc_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="19"/>
<pin id="1026" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_loc "/>
</bind>
</comp>

<comp id="1030" class="1005" name="arg2_r_1_loc_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="19"/>
<pin id="1032" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_1_loc "/>
</bind>
</comp>

<comp id="1036" class="1005" name="arg2_r_2_loc_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="19"/>
<pin id="1038" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_2_loc "/>
</bind>
</comp>

<comp id="1042" class="1005" name="arg2_r_3_loc_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="19"/>
<pin id="1044" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_3_loc "/>
</bind>
</comp>

<comp id="1048" class="1005" name="arg2_r_4_loc_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="19"/>
<pin id="1050" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_4_loc "/>
</bind>
</comp>

<comp id="1054" class="1005" name="arg2_r_5_loc_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="19"/>
<pin id="1056" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_5_loc "/>
</bind>
</comp>

<comp id="1060" class="1005" name="arg2_r_6_loc_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="19"/>
<pin id="1062" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_6_loc "/>
</bind>
</comp>

<comp id="1066" class="1005" name="arg2_r_7_loc_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="19"/>
<pin id="1068" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_7_loc "/>
</bind>
</comp>

<comp id="1072" class="1005" name="arg2_r_8_loc_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="19"/>
<pin id="1074" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_8_loc "/>
</bind>
</comp>

<comp id="1078" class="1005" name="arg2_r_9_loc_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="19"/>
<pin id="1080" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_9_loc "/>
</bind>
</comp>

<comp id="1084" class="1005" name="arg1_r_loc_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="9"/>
<pin id="1086" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_loc "/>
</bind>
</comp>

<comp id="1090" class="1005" name="arg1_r_1_loc_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="9"/>
<pin id="1092" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_loc "/>
</bind>
</comp>

<comp id="1096" class="1005" name="arg1_r_2_loc_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="9"/>
<pin id="1098" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_loc "/>
</bind>
</comp>

<comp id="1102" class="1005" name="arg1_r_3_loc_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="9"/>
<pin id="1104" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_3_loc "/>
</bind>
</comp>

<comp id="1108" class="1005" name="arg1_r_4_loc_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="9"/>
<pin id="1110" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_4_loc "/>
</bind>
</comp>

<comp id="1114" class="1005" name="arg1_r_5_loc_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="9"/>
<pin id="1116" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_5_loc "/>
</bind>
</comp>

<comp id="1120" class="1005" name="arg1_r_6_loc_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="9"/>
<pin id="1122" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_6_loc "/>
</bind>
</comp>

<comp id="1126" class="1005" name="arg1_r_7_loc_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="9"/>
<pin id="1128" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_7_loc "/>
</bind>
</comp>

<comp id="1132" class="1005" name="arg1_r_8_loc_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="9"/>
<pin id="1134" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_8_loc "/>
</bind>
</comp>

<comp id="1138" class="1005" name="arg1_r_9_loc_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="9"/>
<pin id="1140" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_9_loc "/>
</bind>
</comp>

<comp id="1144" class="1005" name="trunc_ln24_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="62" slack="1"/>
<pin id="1146" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="trunc_ln34_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="62" slack="11"/>
<pin id="1152" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="trunc_ln73_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="62" slack="24"/>
<pin id="1158" dir="1" index="1" bw="62" slack="24"/>
</pin_list>
<bind>
<opset="trunc_ln73_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="mem_addr_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1167" class="1005" name="mem_addr_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="trunc_ln60_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="26" slack="2"/>
<pin id="1234" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="lshr_ln60_3_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="39" slack="1"/>
<pin id="1240" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln60_3 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln60_9_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="26" slack="1"/>
<pin id="1245" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_9 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln61_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="25" slack="2"/>
<pin id="1250" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="add_ln61_1 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="add_ln62_1_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="26" slack="2"/>
<pin id="1256" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="out1_w_3_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="25" slack="2"/>
<pin id="1261" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="out1_w_3 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="trunc_ln60_18_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="39" slack="1"/>
<pin id="1266" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_18 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="out1_w_4_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="26" slack="1"/>
<pin id="1271" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_4 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="out1_w_5_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="25" slack="1"/>
<pin id="1276" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_5 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="out1_w_6_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="26" slack="1"/>
<pin id="1281" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_6 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="out1_w_7_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="25" slack="1"/>
<pin id="1286" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_7 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="out1_w_8_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="26" slack="1"/>
<pin id="1291" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_8 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="out1_w_9_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="25" slack="1"/>
<pin id="1296" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_9 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="mem_addr_2_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="3"/>
<pin id="1301" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="out1_w_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="26" slack="1"/>
<pin id="1306" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w "/>
</bind>
</comp>

<comp id="1309" class="1005" name="out1_w_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="25" slack="1"/>
<pin id="1311" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="out1_w_2_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="27" slack="1"/>
<pin id="1316" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="218" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="16" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="212" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="224" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="16" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="286" pin=17"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="286" pin=18"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="286" pin=19"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="286" pin=20"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="286" pin=13"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="286" pin=14"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="286" pin=15"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="286" pin=16"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="286" pin=12"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="286" pin=11"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="286" pin=10"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="286" pin=9"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="286" pin=8"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="286" pin=21"/></net>

<net id="489"><net_src comp="474" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="28" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="474" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="16" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="490" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="477" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="474" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="30" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="34" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="522"><net_src comp="500" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="477" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="16" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="537"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="480" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="40" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="518" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="556"><net_src comp="534" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="480" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="28" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="30" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="16" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="558" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="483" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="552" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="34" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="590"><net_src comp="568" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="483" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="36" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="38" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="16" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="608"><net_src comp="40" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="586" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="38" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="34" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="616"><net_src comp="508" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="504" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="542" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="538" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="576" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="572" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="654"><net_src comp="630" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="648" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="630" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="28" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="16" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="674"><net_src comp="661" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="633" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="685"><net_src comp="32" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="655" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="30" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="34" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="693"><net_src comp="671" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="633" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="36" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="38" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="16" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="695" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="636" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="689" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="38" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="34" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="727"><net_src comp="705" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="636" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="735"><net_src comp="28" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="30" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="16" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="742"><net_src comp="729" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="639" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="32" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="723" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="30" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="34" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="761"><net_src comp="739" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="639" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="36" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="38" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="16" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="776"><net_src comp="763" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="642" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="787"><net_src comp="40" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="757" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="38" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="34" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="773" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="642" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="28" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="30" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="16" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="810"><net_src comp="797" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="645" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="32" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="791" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="30" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="34" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="829"><net_src comp="807" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="645" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="837"><net_src comp="36" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="38" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="16" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="845"><net_src comp="651" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="679" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="675" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="713" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="709" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="747" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="743" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="781" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="777" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="815" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="811" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="883"><net_src comp="0" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="885"><net_src comp="879" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="893"><net_src comp="338" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="894" pin="2"/><net_sink comp="321" pin=3"/></net>

<net id="907"><net_src comp="338" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="915"><net_src comp="46" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="30" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="48" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="922"><net_src comp="909" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="909" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="927" pin="2"/><net_sink comp="321" pin=4"/></net>

<net id="940"><net_src comp="919" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="947"><net_src comp="50" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="38" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="942" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="961"><net_src comp="954" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="950" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="957" pin="2"/><net_sink comp="321" pin=5"/></net>

<net id="967"><net_src comp="92" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="286" pin=31"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="973"><net_src comp="96" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="286" pin=30"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="979"><net_src comp="100" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="286" pin=29"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="985"><net_src comp="104" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="286" pin=28"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="991"><net_src comp="108" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="286" pin=27"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="997"><net_src comp="112" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="286" pin=26"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1003"><net_src comp="116" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="286" pin=25"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1009"><net_src comp="120" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="286" pin=24"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1015"><net_src comp="124" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="286" pin=23"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1021"><net_src comp="128" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="286" pin=22"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1027"><net_src comp="132" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="269" pin=12"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1033"><net_src comp="136" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="269" pin=11"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1039"><net_src comp="140" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="269" pin=10"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1045"><net_src comp="144" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="269" pin=9"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1051"><net_src comp="148" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="269" pin=8"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1057"><net_src comp="152" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="269" pin=7"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1063"><net_src comp="156" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="269" pin=6"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1069"><net_src comp="160" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="269" pin=5"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1075"><net_src comp="164" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1081"><net_src comp="168" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1087"><net_src comp="172" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="252" pin=12"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1093"><net_src comp="176" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="252" pin=11"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1099"><net_src comp="180" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="252" pin=10"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1105"><net_src comp="184" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="252" pin=9"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1111"><net_src comp="188" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="252" pin=8"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1117"><net_src comp="192" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="252" pin=7"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1123"><net_src comp="196" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1129"><net_src comp="200" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1135"><net_src comp="204" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1141"><net_src comp="208" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1147"><net_src comp="343" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1153"><net_src comp="353" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1159"><net_src comp="363" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1165"><net_src comp="376" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1170"><net_src comp="386" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1235"><net_src comp="486" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1241"><net_src comp="592" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1246"><net_src comp="602" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1251"><net_src comp="612" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1257"><net_src comp="618" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1262"><net_src comp="624" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="321" pin=6"/></net>

<net id="1267"><net_src comp="831" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1272"><net_src comp="841" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="321" pin=7"/></net>

<net id="1277"><net_src comp="846" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="321" pin=8"/></net>

<net id="1282"><net_src comp="852" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="321" pin=9"/></net>

<net id="1287"><net_src comp="858" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="321" pin=10"/></net>

<net id="1292"><net_src comp="864" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="321" pin=11"/></net>

<net id="1297"><net_src comp="870" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="321" pin=12"/></net>

<net id="1302"><net_src comp="879" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1307"><net_src comp="894" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="1312"><net_src comp="927" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="1317"><net_src comp="957" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="321" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {25 26 27 28 29 30 31 32 }
 - Input state : 
	Port: fiat_25519_carry_mul : mem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: fiat_25519_carry_mul : out1 | {1 }
	Port: fiat_25519_carry_mul : arg1 | {1 }
	Port: fiat_25519_carry_mul : arg2 | {1 }
  - Chain level:
	State 1
	State 2
		mem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mem_addr_1 : 1
		empty_22 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		call_ln0 : 1
	State 23
	State 24
		trunc_ln60 : 1
		lshr_ln : 1
		zext_ln60_1 : 2
		trunc_ln60_1 : 1
		trunc_ln60_3 : 1
		add_ln60 : 3
		lshr_ln60_1 : 4
		zext_ln60_2 : 5
		trunc_ln60_2 : 1
		trunc_ln60_5 : 4
		add_ln60_1 : 6
		lshr_ln60_2 : 7
		zext_ln60_3 : 8
		trunc_ln60_4 : 1
		trunc_ln60_7 : 7
		add_ln60_2 : 9
		lshr_ln60_3 : 10
		trunc_ln60_9 : 10
		add_ln61_1 : 2
		add_ln62_1 : 5
		out1_w_3 : 8
	State 25
		trunc_ln60_6 : 1
		add_ln60_3 : 1
		lshr_ln60_4 : 2
		zext_ln60_5 : 3
		trunc_ln60_8 : 1
		trunc_ln60_s : 2
		add_ln60_4 : 4
		lshr_ln60_5 : 5
		zext_ln60_6 : 6
		trunc_ln60_10 : 1
		trunc_ln60_11 : 5
		add_ln60_5 : 7
		lshr_ln60_6 : 8
		zext_ln60_7 : 9
		trunc_ln60_12 : 1
		trunc_ln60_13 : 8
		add_ln60_6 : 10
		lshr_ln60_7 : 11
		zext_ln60_8 : 12
		trunc_ln60_14 : 1
		trunc_ln60_15 : 11
		add_ln60_7 : 13
		lshr_ln60_8 : 14
		zext_ln60_9 : 15
		trunc_ln60_16 : 1
		trunc_ln60_17 : 14
		add_ln60_8 : 16
		trunc_ln60_18 : 17
		out1_w_4 : 2
		out1_w_5 : 3
		out1_w_6 : 6
		out1_w_7 : 9
		out1_w_8 : 12
		out1_w_9 : 15
		mem_addr_2 : 1
		empty_23 : 2
	State 26
		mul_ln60 : 1
		trunc_ln60_19 : 2
		out1_w : 3
		add_ln61 : 2
		tmp_s : 3
		zext_ln61_1 : 4
		zext_ln61_2 : 4
		out1_w_1 : 5
		add_ln62 : 5
		tmp : 6
		zext_ln62_1 : 7
		out1_w_2 : 8
		call_ln73 : 9
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |   grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252  |    0    |   360   |    24   |
|   call   |   grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269  |    0    |   360   |    24   |
|          | grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286 |   334   |   2947  |  12115  |
|          |   grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321   |    0    |    63   |    78   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                      add_ln60_fu_518                     |    0    |    0    |    71   |
|          |                     add_ln60_1_fu_552                    |    0    |    0    |    71   |
|          |                     add_ln60_2_fu_586                    |    0    |    0    |    71   |
|          |                     add_ln61_1_fu_612                    |    0    |    0    |    32   |
|          |                     add_ln62_1_fu_618                    |    0    |    0    |    33   |
|          |                      out1_w_3_fu_624                     |    0    |    0    |    32   |
|          |                     add_ln60_3_fu_655                    |    0    |    0    |    71   |
|          |                     add_ln60_4_fu_689                    |    0    |    0    |    71   |
|          |                     add_ln60_5_fu_723                    |    0    |    0    |    71   |
|          |                     add_ln60_6_fu_757                    |    0    |    0    |    71   |
|          |                     add_ln60_7_fu_791                    |    0    |    0    |    71   |
|    add   |                     add_ln60_8_fu_825                    |    0    |    0    |    71   |
|          |                      out1_w_4_fu_841                     |    0    |    0    |    33   |
|          |                      out1_w_5_fu_846                     |    0    |    0    |    32   |
|          |                      out1_w_6_fu_852                     |    0    |    0    |    33   |
|          |                      out1_w_7_fu_858                     |    0    |    0    |    32   |
|          |                      out1_w_8_fu_864                     |    0    |    0    |    33   |
|          |                      out1_w_9_fu_870                     |    0    |    0    |    32   |
|          |                       out1_w_fu_894                      |    0    |    0    |    33   |
|          |                      add_ln61_fu_903                     |    0    |    0    |    51   |
|          |                      out1_w_1_fu_927                     |    0    |    0    |    32   |
|          |                      add_ln62_fu_936                     |    0    |    0    |    32   |
|          |                      out1_w_2_fu_957                     |    0    |    0    |    33   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    mul   |                      mul_ln60_fu_338                     |    2    |    0    |    27   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                   arg2_read_read_fu_212                  |    0    |    0    |    0    |
|   read   |                   arg1_read_read_fu_218                  |    0    |    0    |    0    |
|          |                   out1_read_read_fu_224                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_230                    |    0    |    0    |    0    |
|          |                    grp_readreq_fu_237                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_244                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    trunc_ln24_1_fu_343                   |    0    |    0    |    0    |
|          |                    trunc_ln34_1_fu_353                   |    0    |    0    |    0    |
|          |                    trunc_ln73_1_fu_363                   |    0    |    0    |    0    |
|          |                      lshr_ln_fu_490                      |    0    |    0    |    0    |
|          |                    trunc_ln60_3_fu_508                   |    0    |    0    |    0    |
|          |                    lshr_ln60_1_fu_524                    |    0    |    0    |    0    |
|          |                    trunc_ln60_5_fu_542                   |    0    |    0    |    0    |
|          |                    lshr_ln60_2_fu_558                    |    0    |    0    |    0    |
|          |                    trunc_ln60_7_fu_576                   |    0    |    0    |    0    |
|          |                    lshr_ln60_3_fu_592                    |    0    |    0    |    0    |
|          |                    trunc_ln60_9_fu_602                   |    0    |    0    |    0    |
|partselect|                    lshr_ln60_4_fu_661                    |    0    |    0    |    0    |
|          |                    trunc_ln60_s_fu_679                   |    0    |    0    |    0    |
|          |                    lshr_ln60_5_fu_695                    |    0    |    0    |    0    |
|          |                   trunc_ln60_11_fu_713                   |    0    |    0    |    0    |
|          |                    lshr_ln60_6_fu_729                    |    0    |    0    |    0    |
|          |                   trunc_ln60_13_fu_747                   |    0    |    0    |    0    |
|          |                    lshr_ln60_7_fu_763                    |    0    |    0    |    0    |
|          |                   trunc_ln60_15_fu_781                   |    0    |    0    |    0    |
|          |                    lshr_ln60_8_fu_797                    |    0    |    0    |    0    |
|          |                   trunc_ln60_17_fu_815                   |    0    |    0    |    0    |
|          |                   trunc_ln60_18_fu_831                   |    0    |    0    |    0    |
|          |                       tmp_s_fu_909                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     sext_ln24_fu_373                     |    0    |    0    |    0    |
|   sext   |                     sext_ln34_fu_383                     |    0    |    0    |    0    |
|          |                     sext_ln73_fu_876                     |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     trunc_ln60_fu_486                    |    0    |    0    |    0    |
|          |                    trunc_ln60_1_fu_504                   |    0    |    0    |    0    |
|          |                    trunc_ln60_2_fu_538                   |    0    |    0    |    0    |
|          |                    trunc_ln60_4_fu_572                   |    0    |    0    |    0    |
|          |                    trunc_ln60_6_fu_651                   |    0    |    0    |    0    |
|   trunc  |                    trunc_ln60_8_fu_675                   |    0    |    0    |    0    |
|          |                   trunc_ln60_10_fu_709                   |    0    |    0    |    0    |
|          |                   trunc_ln60_12_fu_743                   |    0    |    0    |    0    |
|          |                   trunc_ln60_14_fu_777                   |    0    |    0    |    0    |
|          |                   trunc_ln60_16_fu_811                   |    0    |    0    |    0    |
|          |                   trunc_ln60_19_fu_890                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    zext_ln60_1_fu_500                    |    0    |    0    |    0    |
|          |                    zext_ln60_2_fu_534                    |    0    |    0    |    0    |
|          |                    zext_ln60_3_fu_568                    |    0    |    0    |    0    |
|          |                    zext_ln60_4_fu_648                    |    0    |    0    |    0    |
|          |                    zext_ln60_5_fu_671                    |    0    |    0    |    0    |
|          |                    zext_ln60_6_fu_705                    |    0    |    0    |    0    |
|          |                    zext_ln60_7_fu_739                    |    0    |    0    |    0    |
|   zext   |                    zext_ln60_8_fu_773                    |    0    |    0    |    0    |
|          |                    zext_ln60_9_fu_807                    |    0    |    0    |    0    |
|          |                     zext_ln60_fu_886                     |    0    |    0    |    0    |
|          |                     zext_ln61_fu_900                     |    0    |    0    |    0    |
|          |                    zext_ln61_1_fu_919                    |    0    |    0    |    0    |
|          |                    zext_ln61_2_fu_923                    |    0    |    0    |    0    |
|          |                     zext_ln62_fu_933                     |    0    |    0    |    0    |
|          |                    zext_ln62_1_fu_950                    |    0    |    0    |    0    |
|          |                    zext_ln62_2_fu_954                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
| bitselect|                        tmp_fu_942                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |   336   |   3730  |  13380  |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add65295_loc_reg_964  |   64   |
| add65_129296_loc_reg_970|   64   |
| add65_271297_loc_reg_976|   64   |
|add65_3113298_loc_reg_982|   64   |
|add65_4155299_loc_reg_988|   64   |
|  add65_5300_loc_reg_994 |   64   |
| add65_6301_loc_reg_1000 |   64   |
| add65_7302_loc_reg_1006 |   64   |
| add65_8303_loc_reg_1012 |   64   |
| add65_9304_loc_reg_1018 |   64   |
|   add_ln61_1_reg_1248   |   25   |
|   add_ln62_1_reg_1254   |   26   |
|  arg1_r_1_loc_reg_1090  |   32   |
|  arg1_r_2_loc_reg_1096  |   32   |
|  arg1_r_3_loc_reg_1102  |   32   |
|  arg1_r_4_loc_reg_1108  |   32   |
|  arg1_r_5_loc_reg_1114  |   32   |
|  arg1_r_6_loc_reg_1120  |   32   |
|  arg1_r_7_loc_reg_1126  |   32   |
|  arg1_r_8_loc_reg_1132  |   32   |
|  arg1_r_9_loc_reg_1138  |   32   |
|   arg1_r_loc_reg_1084   |   32   |
|  arg2_r_1_loc_reg_1030  |   32   |
|  arg2_r_2_loc_reg_1036  |   32   |
|  arg2_r_3_loc_reg_1042  |   32   |
|  arg2_r_4_loc_reg_1048  |   32   |
|  arg2_r_5_loc_reg_1054  |   32   |
|  arg2_r_6_loc_reg_1060  |   32   |
|  arg2_r_7_loc_reg_1066  |   32   |
|  arg2_r_8_loc_reg_1072  |   32   |
|  arg2_r_9_loc_reg_1078  |   32   |
|   arg2_r_loc_reg_1024   |   32   |
|   lshr_ln60_3_reg_1238  |   39   |
|   mem_addr_1_reg_1167   |   32   |
|   mem_addr_2_reg_1299   |   32   |
|    mem_addr_reg_1162    |   32   |
|    out1_w_1_reg_1309    |   25   |
|    out1_w_2_reg_1314    |   27   |
|    out1_w_3_reg_1259    |   25   |
|    out1_w_4_reg_1269    |   26   |
|    out1_w_5_reg_1274    |   25   |
|    out1_w_6_reg_1279    |   26   |
|    out1_w_7_reg_1284    |   25   |
|    out1_w_8_reg_1289    |   26   |
|    out1_w_9_reg_1294    |   25   |
|     out1_w_reg_1304     |   26   |
|  trunc_ln24_1_reg_1144  |   62   |
|  trunc_ln34_1_reg_1150  |   62   |
|  trunc_ln60_18_reg_1264 |   39   |
|  trunc_ln60_9_reg_1243  |   26   |
|   trunc_ln60_reg_1232   |   26   |
|  trunc_ln73_1_reg_1156  |   62   |
+-------------------------+--------+
|          Total          |  1999  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_readreq_fu_230                  |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_readreq_fu_237                  |  p1  |   2  |  32  |   64   ||    9    |
|                 grp_writeresp_fu_244                 |  p0  |   2  |   1  |    2   |
|                 grp_writeresp_fu_244                 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321 |  p3  |   2  |  26  |   52   ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321 |  p4  |   2  |  25  |   50   ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_321 |  p5  |   2  |  27  |   54   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   350  ||  2.989  ||    54   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   336  |    -   |  3730  |  13380 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |  1999  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   336  |    2   |  5729  |  13434 |
+-----------+--------+--------+--------+--------+
