# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {Common 17-41} -limit 10000000
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.cache/wt [current_project]
set_property parent.project_path /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/xc7z020.bd
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_processing_system7_0_1/xc7z020_processing_system7_0_1.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_axi_bram_ctrl_0_0/xc7z020_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_rst_processing_system7_0_100M_0/xc7z020_rst_processing_system7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_rst_processing_system7_0_100M_0/xc7z020_rst_processing_system7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_rst_processing_system7_0_100M_0/xc7z020_rst_processing_system7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_axi_bram_ctrl_0_bram_0/xc7z020_axi_bram_ctrl_0_bram_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_xbar_0/xc7z020_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/ip/xc7z020_auto_pc_0/xc7z020_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/xc7z020_ooc.xdc]
set_property is_locked true [get_files /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/xc7z020.bd]

read_vhdl -library xil_defaultlib {
  /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.vhd
  /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/new/top.vhd
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/new/zedboard_master_XDC_RevC_D_v3.xdc
set_property used_in_implementation false [get_files /home/jlim/Documents/school/DLA/source/fw/rsa2048/rsa2048.srcs/sources_1/new/zedboard_master_XDC_RevC_D_v3.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top top -part xc7z020clg484-1


write_checkpoint -force -noxdef top.dcp

catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
