diff -drupN a/arch/mips/xburst/soc-x1800/include/soc/ost.h b/arch/mips/xburst/soc-x1800/include/soc/ost.h
--- a/arch/mips/xburst/soc-x1800/include/soc/ost.h	1970-01-01 03:00:00.000000000 +0300
+++ b/arch/mips/xburst/soc-x1800/include/soc/ost.h	2022-06-09 05:02:27.000000000 +0300
@@ -0,0 +1,41 @@
+/*
+ * JZ x1800 ost register definition.
+ *
+ * Copyright (C) 2010 Ingenic Semiconductor Co., Ltd.
+ */
+
+#ifndef __OST_H__
+#define __OST_H__
+
+#define OST_TCCR    (0x00)   /* OS Timer Clock Control Register*/
+#define OST_TER     (0x04)   /* OS Timer Counter Enable Register */
+#define OST_TESR    (0x34)   /* OS Timer Counter Enable Set Register */
+#define OST_TECR    (0x38)   /* OS Timer Counter Enable Clear Register */
+#define OST_TCR     (0x08)   /* OS Timer clear Register */
+#define OST_TFR     (0x0C)   /* OS Timer Flag Register */
+#define OST_TMR     (0x10)   /* OS Timer Mask Register */
+#define OST_T1DFR   (0x14)   /* OS Timer1 Data FULL Register */
+#define OST_T1CNT   (0x18)   /* OS Timer1 Counter */
+#define OST_T2CNTL  (0x20)   /* OS Timer2 Counter Lower 32 Bits */
+#define OST_T2CNTH  (0x1c)   /* OS Timer2 Counter High 32 Bits */
+#define OST_TCNT2HBUF   (0x24)   /* OS Timer2 Counter Higher 32 Bits Buffer */
+
+#define TCCRDIV_MSK1	(0x3)
+#define TCCRDIV_SFT2	(2)
+#define TCCRDIV_MSK2	(TCCRDIV_MSK1 << TCCRDIV_SFT2)
+#define TCCRDIV1(x)	({int n = 0; int d = (x); while(d) { d >>= 2; n++; }; (n-1);})
+#define TCCRDIV2(x)	(TCCRDIV1((x)) << TCCRDIV_SFT2)
+
+#define TESR_OSTEN1   (1 << 0)   /* enable the counter1 in ost */
+#define TESR_OSTEN2   (1 << 1)   /* enable the counter2 in ost */
+
+#define TCR_OSTCLR1  (1 << 0)
+#define TCR_OSTCLR2  (1 << 1)
+
+#define TMR_OSTM    (1 << 0)   /* ost comparison match interrupt mask */
+
+#define TFR_OSTM    (1 << 0)   /* Comparison match */
+
+#define ost_readl(reg)		readl_relaxed(reg)
+#define ost_writel(reg, val)	writel_relaxed(val, reg)
+#endif
