// Seed: 412135622
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7
);
  tri id_9;
  id_10(
      .id_0(1),
      .id_1(1),
      .id_2(id_5 == 1),
      .id_3(!id_3),
      .id_4(id_1),
      .id_5(1),
      .id_6(id_3),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11((1)),
      .id_12(id_4),
      .id_13(1),
      .id_14(1),
      .id_15(1)
  );
  assign id_2 = id_9;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4
);
  assign id_3 = 1'b0 <= id_1 ? id_2 : id_1 ? id_2 : id_2 - 1;
  module_0(
      id_2, id_2, id_4, id_3, id_2, id_1, id_2, id_4
  );
endmodule
