<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>zzw</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>VIP_RGB888_YCbCr444_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video_per_frame</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>per_frame_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>per_frame_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>per_img_rgb888</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video_post_frame</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>post_img_gray</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>post_frame_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>post_frame_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 07 06:01:25 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:93326966</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>VIP_RGB888_YCbCr444</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 07 06:01:28 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:93326966</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>VIP_RGB888_YCbCr444_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 07 06:01:28 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:93326966</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>VIP_RGB888_YCbCr444</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 07 06:01:28 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50b4de3c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>VIP_RGB888_YCbCr444_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 07 06:01:28 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50b4de3c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 07 06:03:12 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:93326966</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>per_frame_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>per_frame_href</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>per_frame_clken</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>per_img_rgb888</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>post_frame_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>post_frame_href</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>post_frame_clken</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>post_img_gray</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/VIP_RGB888_YCbCr444.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/VIP_RGB888_YCbCr444_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/VIP_RGB888_YCbCr444.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/VIP_RGB888_YCbCr444_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>VIP_RGB888_YCbCr444_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>VIP_RGB888_YCbCr444</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">VIP_RGB888_YCbCr444_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>VIP_RGB888_YCbCr444</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47777d88_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db504b4_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7772bb_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e1f0cd_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4332b039_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1ebc0_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cfeae5_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390f57ce_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58435873_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708da68_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb0b291_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734a761c_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179b0ecb_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecc4fca_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c753dde_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4ac123_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cb4426_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fb779_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9128e2e_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d624773_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa81f36_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b9e503_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e0cb69_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415c6e56_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef9516c_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e524f56_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d95f1b5_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/ip_prj/ip_rope/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211ead28_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b1a2ce_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a77bfb_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f09f61_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42eb748f_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635f5609_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61325e6d_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1212ef10_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78729f7d_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c09860_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeceb48_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f21e9f_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a84aa5a_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282d1bde_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc17f99_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7d77c7_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed9edd_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71eaa1f2_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4a7927_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6670ee11_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79404cbe_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7e6007_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0850b5_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f54c7ae_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be202fe_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3235b36b_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3777f65e_ARCHIVE_LOCATION">h:/Desktop/PYNQ/Zynq/VIP/my_ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245bc15c_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612779ae_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769bcbff_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77485613_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462026ca_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1ea649_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa1a9c9_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195dafac_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b72be15_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1539ef2d_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ecf7ca_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3485be_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eefbffb_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476d9632_ARCHIVE_LOCATION">h:/Desktop/VIP_OV7725_Examples/ip_rope/Image_algorithm/VIP_RGB888_YCbCr444</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cc10137a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8df7c4d6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="99e1bde7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6b130ca1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
