//
// Written by Synplify Premier 
// Product Version "O-2018.09-SP1"
// Program "Synplify Premier", Mapper "maprc, Build 4745R"
// Wed Jan 18 16:06:48 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 10 "\/home/gfa2226/fpga/matmul/bram.sv "
// file 11 "\/home/gfa2226/fpga/matmul/bram_block.sv "
// file 12 "\/home/gfa2226/fpga/matmul/matmul.sv "
// file 13 "\/home/gfa2226/fpga/matmul/matmul_top.sv "
// file 14 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module matmul_32s_6s_8s_3s (
  x_addr_0,
  x_addr_3,
  x_addr_4,
  x_addr_5,
  x_addr_1,
  x_addr_2,
  y_addr_2,
  y_addr_1,
  y_addr_0,
  q_b_0_0,
  q_b_0_1,
  q_b_0_2,
  q_b_0_3,
  q_b_0_4,
  q_b_0_5,
  q_b_0_6,
  q_b_0_7,
  q_b_0_8,
  q_b_0_9,
  q_b_0_10,
  q_b_0_11,
  q_b_0_12,
  q_b_0_13,
  q_b_0_14,
  q_b_0_15,
  q_b_0_16,
  q_b_0_17,
  q_b_0_18,
  q_b_0_19,
  q_b_0_20,
  q_b_0_21,
  q_b_0_22,
  q_b_0_23,
  q_b_0_24,
  q_b_0_25,
  q_b_0_26,
  q_b_0_27,
  q_b_0_28,
  q_b_0_29,
  q_b_0_30,
  q_b_0_31,
  datareg_0_0,
  datareg_0_1,
  datareg_0_2,
  datareg_0_3,
  datareg_0_4,
  datareg_0_5,
  datareg_0_6,
  datareg_0_7,
  datareg_0_8,
  datareg_0_9,
  datareg_0_10,
  datareg_0_11,
  datareg_0_12,
  datareg_0_13,
  datareg_0_18,
  datareg_0_19,
  datareg_0_20,
  datareg_0_21,
  datareg_0_22,
  datareg_0_23,
  datareg_0_24,
  datareg_0_25,
  datareg_0_26,
  datareg_0_27,
  datareg_0_28,
  datareg_0_29,
  datareg_0_30,
  datareg_0_31,
  q_b_18,
  q_b_19,
  q_b_20,
  q_b_21,
  q_b_22,
  q_b_23,
  q_b_24,
  q_b_25,
  q_b_26,
  q_b_27,
  q_b_28,
  q_b_29,
  q_b_30,
  q_b_31,
  q_b_0,
  q_b_1,
  q_b_2,
  q_b_3,
  q_b_4,
  q_b_5,
  q_b_6,
  q_b_7,
  q_b_8,
  q_b_9,
  q_b_10,
  q_b_11,
  q_b_12,
  q_b_13,
  datareg_18,
  datareg_19,
  datareg_20,
  datareg_21,
  datareg_22,
  datareg_23,
  datareg_24,
  datareg_25,
  datareg_26,
  datareg_27,
  datareg_28,
  datareg_29,
  datareg_30,
  datareg_31,
  datareg_0,
  datareg_1,
  datareg_2,
  datareg_3,
  datareg_4,
  datareg_5,
  datareg_6,
  datareg_7,
  datareg_8,
  datareg_9,
  datareg_10,
  datareg_11,
  datareg_12,
  datareg_13,
  datareg_14,
  datareg_15,
  datareg_16,
  datareg_17,
  wereg_0_0,
  eq_reg_0_0,
  wereg_0_d0,
  eq_reg_0_d0,
  z_addr_0_a3_2,
  z_addr_0_a3_3,
  z_addr_0_a3_4,
  z_addr_0_a3_0,
  z_addr_0_a3_1,
  z_addr_0_o2_0,
  z_din_0,
  z_din_1,
  z_din_2,
  z_din_3,
  z_din_4,
  z_din_5,
  z_din_6,
  z_din_7,
  z_din_8,
  z_din_9,
  z_din_10,
  z_din_11,
  z_din_12,
  z_din_13,
  z_din_14,
  z_din_15,
  z_din_16,
  z_din_17,
  z_din_18,
  z_din_19,
  z_din_20,
  z_din_21,
  z_din_22,
  z_din_23,
  z_din_24,
  z_din_25,
  z_din_26,
  z_din_27,
  z_din_28,
  z_din_29,
  z_din_30,
  z_din_31,
  dataout_16,
  dataout_15,
  dataout_14,
  dataout_13,
  start_c,
  state_ns_0_0_0__g0_4_0,
  done_1z,
  reset_c,
  clock_c
)
;
output x_addr_0 ;
output x_addr_3 ;
output x_addr_4 ;
output x_addr_5 ;
output x_addr_1 ;
output x_addr_2 ;
output y_addr_2 ;
output y_addr_1 ;
output y_addr_0 ;
input q_b_0_0 ;
input q_b_0_1 ;
input q_b_0_2 ;
input q_b_0_3 ;
input q_b_0_4 ;
input q_b_0_5 ;
input q_b_0_6 ;
input q_b_0_7 ;
input q_b_0_8 ;
input q_b_0_9 ;
input q_b_0_10 ;
input q_b_0_11 ;
input q_b_0_12 ;
input q_b_0_13 ;
input q_b_0_14 ;
input q_b_0_15 ;
input q_b_0_16 ;
input q_b_0_17 ;
input q_b_0_18 ;
input q_b_0_19 ;
input q_b_0_20 ;
input q_b_0_21 ;
input q_b_0_22 ;
input q_b_0_23 ;
input q_b_0_24 ;
input q_b_0_25 ;
input q_b_0_26 ;
input q_b_0_27 ;
input q_b_0_28 ;
input q_b_0_29 ;
input q_b_0_30 ;
input q_b_0_31 ;
input datareg_0_0 ;
input datareg_0_1 ;
input datareg_0_2 ;
input datareg_0_3 ;
input datareg_0_4 ;
input datareg_0_5 ;
input datareg_0_6 ;
input datareg_0_7 ;
input datareg_0_8 ;
input datareg_0_9 ;
input datareg_0_10 ;
input datareg_0_11 ;
input datareg_0_12 ;
input datareg_0_13 ;
input datareg_0_18 ;
input datareg_0_19 ;
input datareg_0_20 ;
input datareg_0_21 ;
input datareg_0_22 ;
input datareg_0_23 ;
input datareg_0_24 ;
input datareg_0_25 ;
input datareg_0_26 ;
input datareg_0_27 ;
input datareg_0_28 ;
input datareg_0_29 ;
input datareg_0_30 ;
input datareg_0_31 ;
input q_b_18 ;
input q_b_19 ;
input q_b_20 ;
input q_b_21 ;
input q_b_22 ;
input q_b_23 ;
input q_b_24 ;
input q_b_25 ;
input q_b_26 ;
input q_b_27 ;
input q_b_28 ;
input q_b_29 ;
input q_b_30 ;
input q_b_31 ;
input q_b_0 ;
input q_b_1 ;
input q_b_2 ;
input q_b_3 ;
input q_b_4 ;
input q_b_5 ;
input q_b_6 ;
input q_b_7 ;
input q_b_8 ;
input q_b_9 ;
input q_b_10 ;
input q_b_11 ;
input q_b_12 ;
input q_b_13 ;
input datareg_18 ;
input datareg_19 ;
input datareg_20 ;
input datareg_21 ;
input datareg_22 ;
input datareg_23 ;
input datareg_24 ;
input datareg_25 ;
input datareg_26 ;
input datareg_27 ;
input datareg_28 ;
input datareg_29 ;
input datareg_30 ;
input datareg_31 ;
input datareg_0 ;
input datareg_1 ;
input datareg_2 ;
input datareg_3 ;
input datareg_4 ;
input datareg_5 ;
input datareg_6 ;
input datareg_7 ;
input datareg_8 ;
input datareg_9 ;
input datareg_10 ;
input datareg_11 ;
input datareg_12 ;
input datareg_13 ;
input datareg_14 ;
input datareg_15 ;
input datareg_16 ;
input datareg_17 ;
input wereg_0_0 ;
input eq_reg_0_0 ;
input wereg_0_d0 ;
input eq_reg_0_d0 ;
output z_addr_0_a3_2 ;
output z_addr_0_a3_3 ;
output z_addr_0_a3_4 ;
output z_addr_0_a3_0 ;
output z_addr_0_a3_1 ;
output z_addr_0_o2_0 ;
output z_din_0 ;
output z_din_1 ;
output z_din_2 ;
output z_din_3 ;
output z_din_4 ;
output z_din_5 ;
output z_din_6 ;
output z_din_7 ;
output z_din_8 ;
output z_din_9 ;
output z_din_10 ;
output z_din_11 ;
output z_din_12 ;
output z_din_13 ;
output z_din_14 ;
output z_din_15 ;
output z_din_16 ;
output z_din_17 ;
output z_din_18 ;
output z_din_19 ;
output z_din_20 ;
output z_din_21 ;
output z_din_22 ;
output z_din_23 ;
output z_din_24 ;
output z_din_25 ;
output z_din_26 ;
output z_din_27 ;
output z_din_28 ;
output z_din_29 ;
output z_din_30 ;
output z_din_31 ;
input dataout_16 ;
input dataout_15 ;
input dataout_14 ;
input dataout_13 ;
input start_c ;
output state_ns_0_0_0__g0_4_0 ;
output done_1z ;
input reset_c ;
input clock_c ;
wire x_addr_0 ;
wire x_addr_3 ;
wire x_addr_4 ;
wire x_addr_5 ;
wire x_addr_1 ;
wire x_addr_2 ;
wire y_addr_2 ;
wire y_addr_1 ;
wire y_addr_0 ;
wire q_b_0_0 ;
wire q_b_0_1 ;
wire q_b_0_2 ;
wire q_b_0_3 ;
wire q_b_0_4 ;
wire q_b_0_5 ;
wire q_b_0_6 ;
wire q_b_0_7 ;
wire q_b_0_8 ;
wire q_b_0_9 ;
wire q_b_0_10 ;
wire q_b_0_11 ;
wire q_b_0_12 ;
wire q_b_0_13 ;
wire q_b_0_14 ;
wire q_b_0_15 ;
wire q_b_0_16 ;
wire q_b_0_17 ;
wire q_b_0_18 ;
wire q_b_0_19 ;
wire q_b_0_20 ;
wire q_b_0_21 ;
wire q_b_0_22 ;
wire q_b_0_23 ;
wire q_b_0_24 ;
wire q_b_0_25 ;
wire q_b_0_26 ;
wire q_b_0_27 ;
wire q_b_0_28 ;
wire q_b_0_29 ;
wire q_b_0_30 ;
wire q_b_0_31 ;
wire datareg_0_0 ;
wire datareg_0_1 ;
wire datareg_0_2 ;
wire datareg_0_3 ;
wire datareg_0_4 ;
wire datareg_0_5 ;
wire datareg_0_6 ;
wire datareg_0_7 ;
wire datareg_0_8 ;
wire datareg_0_9 ;
wire datareg_0_10 ;
wire datareg_0_11 ;
wire datareg_0_12 ;
wire datareg_0_13 ;
wire datareg_0_18 ;
wire datareg_0_19 ;
wire datareg_0_20 ;
wire datareg_0_21 ;
wire datareg_0_22 ;
wire datareg_0_23 ;
wire datareg_0_24 ;
wire datareg_0_25 ;
wire datareg_0_26 ;
wire datareg_0_27 ;
wire datareg_0_28 ;
wire datareg_0_29 ;
wire datareg_0_30 ;
wire datareg_0_31 ;
wire q_b_18 ;
wire q_b_19 ;
wire q_b_20 ;
wire q_b_21 ;
wire q_b_22 ;
wire q_b_23 ;
wire q_b_24 ;
wire q_b_25 ;
wire q_b_26 ;
wire q_b_27 ;
wire q_b_28 ;
wire q_b_29 ;
wire q_b_30 ;
wire q_b_31 ;
wire q_b_0 ;
wire q_b_1 ;
wire q_b_2 ;
wire q_b_3 ;
wire q_b_4 ;
wire q_b_5 ;
wire q_b_6 ;
wire q_b_7 ;
wire q_b_8 ;
wire q_b_9 ;
wire q_b_10 ;
wire q_b_11 ;
wire q_b_12 ;
wire q_b_13 ;
wire datareg_18 ;
wire datareg_19 ;
wire datareg_20 ;
wire datareg_21 ;
wire datareg_22 ;
wire datareg_23 ;
wire datareg_24 ;
wire datareg_25 ;
wire datareg_26 ;
wire datareg_27 ;
wire datareg_28 ;
wire datareg_29 ;
wire datareg_30 ;
wire datareg_31 ;
wire datareg_0 ;
wire datareg_1 ;
wire datareg_2 ;
wire datareg_3 ;
wire datareg_4 ;
wire datareg_5 ;
wire datareg_6 ;
wire datareg_7 ;
wire datareg_8 ;
wire datareg_9 ;
wire datareg_10 ;
wire datareg_11 ;
wire datareg_12 ;
wire datareg_13 ;
wire datareg_14 ;
wire datareg_15 ;
wire datareg_16 ;
wire datareg_17 ;
wire wereg_0_0 ;
wire eq_reg_0_0 ;
wire wereg_0_d0 ;
wire eq_reg_0_d0 ;
wire z_addr_0_a3_2 ;
wire z_addr_0_a3_3 ;
wire z_addr_0_a3_4 ;
wire z_addr_0_a3_0 ;
wire z_addr_0_a3_1 ;
wire z_addr_0_o2_0 ;
wire z_din_0 ;
wire z_din_1 ;
wire z_din_2 ;
wire z_din_3 ;
wire z_din_4 ;
wire z_din_5 ;
wire z_din_6 ;
wire z_din_7 ;
wire z_din_8 ;
wire z_din_9 ;
wire z_din_10 ;
wire z_din_11 ;
wire z_din_12 ;
wire z_din_13 ;
wire z_din_14 ;
wire z_din_15 ;
wire z_din_16 ;
wire z_din_17 ;
wire z_din_18 ;
wire z_din_19 ;
wire z_din_20 ;
wire z_din_21 ;
wire z_din_22 ;
wire z_din_23 ;
wire z_din_24 ;
wire z_din_25 ;
wire z_din_26 ;
wire z_din_27 ;
wire z_din_28 ;
wire z_din_29 ;
wire z_din_30 ;
wire z_din_31 ;
wire dataout_16 ;
wire dataout_15 ;
wire dataout_14 ;
wire dataout_13 ;
wire start_c ;
wire state_ns_0_0_0__g0_4_0 ;
wire done_1z ;
wire reset_c ;
wire clock_c ;
wire [2:0] j;
wire [31:0] sum;
wire [1:0] state;
wire [1:1] state_ns_0_x4;
wire [2:0] i;
wire [2:0] k;
wire [31:0] un3_sum_c_ml_ml_2_F;
wire [13:0] un3_sum_c_mu_1_F;
wire [13:0] un3_sum_c_ml_mu_3_F;
wire [2:2] j_c_i_o2_0;
wire [2:1] j_c_i_o2;
wire [13:0] un3_sum_c_mu_m;
wire [17:0] un3_sum_c_ml_ml_m;
wire [13:0] un3_sum_c_ml_mu_m_0;
wire [13:0] un3_sum_c_ml_mu_m;
wire [0:0] state_ns_0_m2;
wire [1:1] i_c_i_o2;
wire [27:14] result_0;
wire [35:14] result;
wire [1:0] state_i;
wire N_146_i_0_g0 ;
wire N_142_i_0_g0 ;
wire N_140_i_0_g0 ;
wire sum_1_0_31__g2 ;
wire sum_1_0_31__g1 ;
wire sum_1_0_30__g2 ;
wire sum_1_0_30__g1 ;
wire sum_1_0_29__g2 ;
wire sum_1_0_29__g1 ;
wire sum_1_0_28__g2 ;
wire sum_1_0_28__g1 ;
wire sum_1_0_27__g2 ;
wire sum_1_0_27__g1 ;
wire sum_1_0_26__g2 ;
wire sum_1_0_26__g1 ;
wire sum_1_0_25__g2 ;
wire sum_1_0_25__g1 ;
wire sum_1_0_24__g2 ;
wire sum_1_0_24__g1 ;
wire sum_1_0_23__g2 ;
wire sum_1_0_23__g1 ;
wire sum_1_0_22__g2 ;
wire sum_1_0_22__g1 ;
wire sum_1_0_21__g2 ;
wire sum_1_0_21__g1 ;
wire sum_1_0_20__g2 ;
wire sum_1_0_20__g1 ;
wire sum_1_0_19__g2 ;
wire sum_1_0_19__g1 ;
wire sum_1_0_18__g2 ;
wire sum_1_0_18__g1 ;
wire sum_1_0_17__g2 ;
wire sum_1_0_17__g1 ;
wire sum_1_0_16__g2 ;
wire sum_1_0_16__g1 ;
wire sum_1_0_15__g2 ;
wire sum_1_0_15__g1 ;
wire sum_1_0_14__g2 ;
wire sum_1_0_14__g1 ;
wire sum_1_0_13__g2 ;
wire sum_1_0_13__g1 ;
wire sum_1_0_12__g2 ;
wire sum_1_0_12__g1 ;
wire sum_1_0_11__g2 ;
wire sum_1_0_11__g1 ;
wire sum_1_0_10__g2 ;
wire sum_1_0_10__g1 ;
wire sum_1_0_9__g2 ;
wire sum_1_0_9__g1 ;
wire sum_1_0_8__g2 ;
wire sum_1_0_8__g1 ;
wire sum_1_0_7__g2 ;
wire sum_1_0_7__g1 ;
wire sum_1_0_6__g2 ;
wire sum_1_0_6__g1 ;
wire sum_1_0_5__g2 ;
wire sum_1_0_5__g1 ;
wire sum_1_0_4__g2 ;
wire sum_1_0_4__g1 ;
wire sum_1_0_3__g2 ;
wire sum_1_0_3__g1 ;
wire sum_1_0_2__g2 ;
wire sum_1_0_2__g1 ;
wire sum_1_0_1__g2 ;
wire sum_1_0_1__g1 ;
wire sum_1_0_0__g2 ;
wire sum_1_0_0__g1 ;
wire state_ns_0_0_0__g0 ;
wire i_c_0_0_2__g0_0 ;
wire N_148_i_0_g0 ;
wire N_144_i_0_g0 ;
wire k_1_0_2__g1 ;
wire k_1_0_1__g1 ;
wire k_1_0_0__g1 ;
wire done_0_0_g0_0 ;
wire un2_sum_c_add0 ;
wire un2_sum_c_carry_0 ;
wire un2_sum_c_0_add18 ;
wire un2_sum_c_0_add0 ;
wire un2_sum_c_add1 ;
wire un2_sum_c_carry_1 ;
wire un2_sum_c_0_add19 ;
wire un2_sum_c_0_add1 ;
wire un2_sum_c_add2 ;
wire un2_sum_c_carry_2 ;
wire un2_sum_c_0_add20 ;
wire un2_sum_c_0_add2 ;
wire un2_sum_c_add3 ;
wire un2_sum_c_carry_3 ;
wire un2_sum_c_0_add21 ;
wire un2_sum_c_0_add3 ;
wire un2_sum_c_add4 ;
wire un2_sum_c_carry_4 ;
wire un2_sum_c_0_add22 ;
wire un2_sum_c_0_add4 ;
wire un2_sum_c_add5 ;
wire un2_sum_c_carry_5 ;
wire un2_sum_c_0_add23 ;
wire un2_sum_c_0_add5 ;
wire un2_sum_c_add6 ;
wire un2_sum_c_carry_6 ;
wire un2_sum_c_0_add24 ;
wire un2_sum_c_0_add6 ;
wire un2_sum_c_add7 ;
wire un2_sum_c_carry_7 ;
wire un2_sum_c_0_add25 ;
wire un2_sum_c_0_add7 ;
wire un2_sum_c_add8 ;
wire un2_sum_c_carry_8 ;
wire un2_sum_c_0_add26 ;
wire un2_sum_c_0_add8 ;
wire un2_sum_c_add9 ;
wire un2_sum_c_carry_9 ;
wire un2_sum_c_0_add27 ;
wire un2_sum_c_0_add9 ;
wire un2_sum_c_add10 ;
wire un2_sum_c_carry_10 ;
wire un2_sum_c_0_add28 ;
wire un2_sum_c_0_add10 ;
wire un2_sum_c_add11 ;
wire un2_sum_c_carry_11 ;
wire un2_sum_c_0_add29 ;
wire un2_sum_c_0_add11 ;
wire un2_sum_c_add12 ;
wire un2_sum_c_carry_12 ;
wire un2_sum_c_0_add30 ;
wire un2_sum_c_0_add12 ;
wire un2_sum_c_add13 ;
wire un2_sum_c_0_add31 ;
wire un2_sum_c_0_add13 ;
wire un2_sum_c_0_carry_0 ;
wire un2_sum_c_0_carry_1 ;
wire un2_sum_c_0_carry_2 ;
wire un2_sum_c_0_carry_3 ;
wire un2_sum_c_0_carry_4 ;
wire un2_sum_c_0_carry_5 ;
wire un2_sum_c_0_carry_6 ;
wire un2_sum_c_0_carry_7 ;
wire un2_sum_c_0_carry_8 ;
wire un2_sum_c_0_carry_9 ;
wire un2_sum_c_0_carry_10 ;
wire un2_sum_c_0_carry_11 ;
wire un2_sum_c_0_carry_12 ;
wire un2_sum_c_0_add0_0 ;
wire un2_sum_c_0_carry_0_0 ;
wire un2_sum_c_0_add1_0 ;
wire un2_sum_c_0_carry_1_0 ;
wire un2_sum_c_0_add2_0 ;
wire un2_sum_c_0_carry_2_0 ;
wire un2_sum_c_0_add3_0 ;
wire un2_sum_c_0_carry_3_0 ;
wire un2_sum_c_0_add4_0 ;
wire un2_sum_c_0_carry_4_0 ;
wire un2_sum_c_0_add5_0 ;
wire un2_sum_c_0_carry_5_0 ;
wire un2_sum_c_0_add6_0 ;
wire un2_sum_c_0_carry_6_0 ;
wire un2_sum_c_0_add7_0 ;
wire un2_sum_c_0_carry_7_0 ;
wire un2_sum_c_0_add8_0 ;
wire un2_sum_c_0_carry_8_0 ;
wire un2_sum_c_0_add9_0 ;
wire un2_sum_c_0_carry_9_0 ;
wire un2_sum_c_0_add10_0 ;
wire un2_sum_c_0_carry_10_0 ;
wire un2_sum_c_0_add11_0 ;
wire un2_sum_c_0_carry_11_0 ;
wire un2_sum_c_0_add12_0 ;
wire un2_sum_c_0_carry_12_0 ;
wire un2_sum_c_0_add13_0 ;
wire un2_sum_c_0_carry_13_0 ;
wire un2_sum_c_0_add14 ;
wire un2_sum_c_0_carry_14 ;
wire un2_sum_c_0_add15 ;
wire un2_sum_c_0_carry_15 ;
wire un2_sum_c_0_add16 ;
wire un2_sum_c_0_carry_16 ;
wire un2_sum_c_0_add17 ;
wire un2_sum_c_0_carry_17 ;
wire un2_sum_c_0_carry_18 ;
wire un2_sum_c_0_carry_19 ;
wire un2_sum_c_0_carry_20 ;
wire un2_sum_c_0_carry_21 ;
wire un2_sum_c_0_carry_22 ;
wire un2_sum_c_0_carry_23 ;
wire un2_sum_c_0_carry_24 ;
wire un2_sum_c_0_carry_25 ;
wire un2_sum_c_0_carry_26 ;
wire un2_sum_c_0_carry_27 ;
wire un2_sum_c_0_carry_28 ;
wire un2_sum_c_0_carry_29 ;
wire un2_sum_c_0_carry_30 ;
wire i_c_0_0_2__g2 ;
wire CO1_2 ;
wire state_ns_0_0_0__g0_4_tz_tz_2 ;
wire N_140_i_0_g0_0 ;
wire done_0_0_g0_0_a3 ;
wire state_ns_0_0_0__g0_4 ;
wire N_144_i_0_g0_0 ;
wire N_88 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire GND ;
wire VCC ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:29
  dffeas j_2_ (
	.q(j[2]),
	.d(N_146_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam j_2_.is_wysiwyg="TRUE";
// @12:29
  dffeas j_1_ (
	.q(j[1]),
	.d(N_142_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam j_1_.is_wysiwyg="TRUE";
// @12:29
  dffeas j_0_ (
	.q(j[0]),
	.d(N_140_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam j_0_.is_wysiwyg="TRUE";
  dffeas sum_31_ (
	.q(sum[31]),
	.d(sum_1_0_31__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_31__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_31_.is_wysiwyg="TRUE";
  dffeas sum_30_ (
	.q(sum[30]),
	.d(sum_1_0_30__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_30__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_30_.is_wysiwyg="TRUE";
  dffeas sum_29_ (
	.q(sum[29]),
	.d(sum_1_0_29__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_29__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_29_.is_wysiwyg="TRUE";
  dffeas sum_28_ (
	.q(sum[28]),
	.d(sum_1_0_28__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_28__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_28_.is_wysiwyg="TRUE";
  dffeas sum_27_ (
	.q(sum[27]),
	.d(sum_1_0_27__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_27__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_27_.is_wysiwyg="TRUE";
  dffeas sum_26_ (
	.q(sum[26]),
	.d(sum_1_0_26__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_26__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_26_.is_wysiwyg="TRUE";
  dffeas sum_25_ (
	.q(sum[25]),
	.d(sum_1_0_25__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_25__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_25_.is_wysiwyg="TRUE";
  dffeas sum_24_ (
	.q(sum[24]),
	.d(sum_1_0_24__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_24__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_24_.is_wysiwyg="TRUE";
  dffeas sum_23_ (
	.q(sum[23]),
	.d(sum_1_0_23__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_23__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_23_.is_wysiwyg="TRUE";
  dffeas sum_22_ (
	.q(sum[22]),
	.d(sum_1_0_22__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_22__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_22_.is_wysiwyg="TRUE";
  dffeas sum_21_ (
	.q(sum[21]),
	.d(sum_1_0_21__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_21__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_21_.is_wysiwyg="TRUE";
  dffeas sum_20_ (
	.q(sum[20]),
	.d(sum_1_0_20__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_20__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_20_.is_wysiwyg="TRUE";
  dffeas sum_19_ (
	.q(sum[19]),
	.d(sum_1_0_19__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_19__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_19_.is_wysiwyg="TRUE";
  dffeas sum_18_ (
	.q(sum[18]),
	.d(sum_1_0_18__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_18__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_18_.is_wysiwyg="TRUE";
  dffeas sum_17_ (
	.q(sum[17]),
	.d(sum_1_0_17__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_17__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_17_.is_wysiwyg="TRUE";
  dffeas sum_16_ (
	.q(sum[16]),
	.d(sum_1_0_16__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_16__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_16_.is_wysiwyg="TRUE";
  dffeas sum_15_ (
	.q(sum[15]),
	.d(sum_1_0_15__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_15__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_15_.is_wysiwyg="TRUE";
  dffeas sum_14_ (
	.q(sum[14]),
	.d(sum_1_0_14__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_14__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_14_.is_wysiwyg="TRUE";
  dffeas sum_13_ (
	.q(sum[13]),
	.d(sum_1_0_13__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_13__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_13_.is_wysiwyg="TRUE";
  dffeas sum_12_ (
	.q(sum[12]),
	.d(sum_1_0_12__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_12__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_12_.is_wysiwyg="TRUE";
  dffeas sum_11_ (
	.q(sum[11]),
	.d(sum_1_0_11__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_11__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_11_.is_wysiwyg="TRUE";
  dffeas sum_10_ (
	.q(sum[10]),
	.d(sum_1_0_10__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_10__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_10_.is_wysiwyg="TRUE";
  dffeas sum_9_ (
	.q(sum[9]),
	.d(sum_1_0_9__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_9__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_9_.is_wysiwyg="TRUE";
  dffeas sum_8_ (
	.q(sum[8]),
	.d(sum_1_0_8__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_8__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_8_.is_wysiwyg="TRUE";
  dffeas sum_7_ (
	.q(sum[7]),
	.d(sum_1_0_7__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_7__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_7_.is_wysiwyg="TRUE";
  dffeas sum_6_ (
	.q(sum[6]),
	.d(sum_1_0_6__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_6__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_6_.is_wysiwyg="TRUE";
  dffeas sum_5_ (
	.q(sum[5]),
	.d(sum_1_0_5__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_5__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_5_.is_wysiwyg="TRUE";
  dffeas sum_4_ (
	.q(sum[4]),
	.d(sum_1_0_4__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_4__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_4_.is_wysiwyg="TRUE";
  dffeas sum_3_ (
	.q(sum[3]),
	.d(sum_1_0_3__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_3__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_3_.is_wysiwyg="TRUE";
  dffeas sum_2_ (
	.q(sum[2]),
	.d(sum_1_0_2__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_2__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_2_.is_wysiwyg="TRUE";
  dffeas sum_1_ (
	.q(sum[1]),
	.d(sum_1_0_1__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_1__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_1_.is_wysiwyg="TRUE";
  dffeas sum_0_ (
	.q(sum[0]),
	.d(sum_1_0_0__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(sum_1_0_0__g1),
	.aload(GND),
	.sclr(GND),
	.sload(state_i[1])
);
defparam sum_0_.is_wysiwyg="TRUE";
// @12:29
  dffeas state_1_ (
	.q(state[1]),
	.d(state_ns_0_x4[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_1_.is_wysiwyg="TRUE";
// @12:29
  dffeas state_0_ (
	.q(state[0]),
	.d(state_ns_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @12:29
  dffeas i_2_ (
	.q(i[2]),
	.d(i_c_0_0_2__g0_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam i_2_.is_wysiwyg="TRUE";
// @12:29
  dffeas i_1_ (
	.q(i[1]),
	.d(N_148_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam i_1_.is_wysiwyg="TRUE";
// @12:29
  dffeas i_0_ (
	.q(i[0]),
	.d(N_144_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam i_0_.is_wysiwyg="TRUE";
// @12:29
  dffeas k_2_ (
	.q(k[2]),
	.d(k_1_0_2__g1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(state_i[0]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam k_2_.is_wysiwyg="TRUE";
// @12:29
  dffeas k_1_ (
	.q(k[1]),
	.d(k_1_0_1__g1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(state_i[0]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam k_1_.is_wysiwyg="TRUE";
// @12:29
  dffeas k_0_ (
	.q(k[0]),
	.d(k_1_0_0__g1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(state_i[0]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam k_0_.is_wysiwyg="TRUE";
// @12:29
  dffeas done (
	.q(done_1z),
	.d(done_0_0_g0_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam done.is_wysiwyg="TRUE";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add0_cZ (
	.combout(un2_sum_c_add0),
	.cout(un2_sum_c_carry_0),
	.dataa(un2_sum_c_0_add18),
	.datab(un2_sum_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_sum_c_add0_cZ.lut_mask=16'h6688;
defparam un2_sum_c_add0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add1_cZ (
	.combout(un2_sum_c_add1),
	.cout(un2_sum_c_carry_1),
	.dataa(un2_sum_c_0_add19),
	.datab(un2_sum_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_0)
);
defparam un2_sum_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add1_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add2_cZ (
	.combout(un2_sum_c_add2),
	.cout(un2_sum_c_carry_2),
	.dataa(un2_sum_c_0_add20),
	.datab(un2_sum_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_1)
);
defparam un2_sum_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add2_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add3_cZ (
	.combout(un2_sum_c_add3),
	.cout(un2_sum_c_carry_3),
	.dataa(un2_sum_c_0_add21),
	.datab(un2_sum_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_2)
);
defparam un2_sum_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add3_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add4_cZ (
	.combout(un2_sum_c_add4),
	.cout(un2_sum_c_carry_4),
	.dataa(un2_sum_c_0_add22),
	.datab(un2_sum_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_3)
);
defparam un2_sum_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add4_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add5_cZ (
	.combout(un2_sum_c_add5),
	.cout(un2_sum_c_carry_5),
	.dataa(un2_sum_c_0_add23),
	.datab(un2_sum_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_4)
);
defparam un2_sum_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add5_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add6_cZ (
	.combout(un2_sum_c_add6),
	.cout(un2_sum_c_carry_6),
	.dataa(un2_sum_c_0_add24),
	.datab(un2_sum_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_5)
);
defparam un2_sum_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add6_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add7_cZ (
	.combout(un2_sum_c_add7),
	.cout(un2_sum_c_carry_7),
	.dataa(un2_sum_c_0_add25),
	.datab(un2_sum_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_6)
);
defparam un2_sum_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add7_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add8_cZ (
	.combout(un2_sum_c_add8),
	.cout(un2_sum_c_carry_8),
	.dataa(un2_sum_c_0_add26),
	.datab(un2_sum_c_0_add8),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_7)
);
defparam un2_sum_c_add8_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add8_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add9_cZ (
	.combout(un2_sum_c_add9),
	.cout(un2_sum_c_carry_9),
	.dataa(un2_sum_c_0_add27),
	.datab(un2_sum_c_0_add9),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_8)
);
defparam un2_sum_c_add9_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add9_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add10_cZ (
	.combout(un2_sum_c_add10),
	.cout(un2_sum_c_carry_10),
	.dataa(un2_sum_c_0_add28),
	.datab(un2_sum_c_0_add10),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_9)
);
defparam un2_sum_c_add10_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add10_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add11_cZ (
	.combout(un2_sum_c_add11),
	.cout(un2_sum_c_carry_11),
	.dataa(un2_sum_c_0_add29),
	.datab(un2_sum_c_0_add11),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_10)
);
defparam un2_sum_c_add11_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add11_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add12_cZ (
	.combout(un2_sum_c_add12),
	.cout(un2_sum_c_carry_12),
	.dataa(un2_sum_c_0_add30),
	.datab(un2_sum_c_0_add12),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_11)
);
defparam un2_sum_c_add12_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_add12_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_add13_cZ (
	.combout(un2_sum_c_add13),
	.dataa(un2_sum_c_0_add31),
	.datab(un2_sum_c_0_add13),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_carry_12)
);
defparam un2_sum_c_add13_cZ.lut_mask=16'h9696;
defparam un2_sum_c_add13_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add0_cZ (
	.combout(un2_sum_c_0_add0),
	.cout(un2_sum_c_0_carry_0),
	.dataa(un3_sum_c_ml_ml_2_F[18]),
	.datab(un3_sum_c_mu_1_F[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_sum_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_sum_c_0_add0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add1_cZ (
	.combout(un2_sum_c_0_add1),
	.cout(un2_sum_c_0_carry_1),
	.dataa(un3_sum_c_ml_ml_2_F[19]),
	.datab(un3_sum_c_mu_1_F[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_0)
);
defparam un2_sum_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add1_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add2_cZ (
	.combout(un2_sum_c_0_add2),
	.cout(un2_sum_c_0_carry_2),
	.dataa(un3_sum_c_ml_ml_2_F[20]),
	.datab(un3_sum_c_mu_1_F[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_1)
);
defparam un2_sum_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add2_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add3_cZ (
	.combout(un2_sum_c_0_add3),
	.cout(un2_sum_c_0_carry_3),
	.dataa(un3_sum_c_ml_ml_2_F[21]),
	.datab(un3_sum_c_mu_1_F[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_2)
);
defparam un2_sum_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add3_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add4_cZ (
	.combout(un2_sum_c_0_add4),
	.cout(un2_sum_c_0_carry_4),
	.dataa(un3_sum_c_ml_ml_2_F[22]),
	.datab(un3_sum_c_mu_1_F[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_3)
);
defparam un2_sum_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add4_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add5_cZ (
	.combout(un2_sum_c_0_add5),
	.cout(un2_sum_c_0_carry_5),
	.dataa(un3_sum_c_ml_ml_2_F[23]),
	.datab(un3_sum_c_mu_1_F[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_4)
);
defparam un2_sum_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add5_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add6_cZ (
	.combout(un2_sum_c_0_add6),
	.cout(un2_sum_c_0_carry_6),
	.dataa(un3_sum_c_ml_ml_2_F[24]),
	.datab(un3_sum_c_mu_1_F[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_5)
);
defparam un2_sum_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add6_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add7_cZ (
	.combout(un2_sum_c_0_add7),
	.cout(un2_sum_c_0_carry_7),
	.dataa(un3_sum_c_ml_ml_2_F[25]),
	.datab(un3_sum_c_mu_1_F[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_6)
);
defparam un2_sum_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add7_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add8_cZ (
	.combout(un2_sum_c_0_add8),
	.cout(un2_sum_c_0_carry_8),
	.dataa(un3_sum_c_ml_ml_2_F[26]),
	.datab(un3_sum_c_mu_1_F[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_7)
);
defparam un2_sum_c_0_add8_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add8_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add9_cZ (
	.combout(un2_sum_c_0_add9),
	.cout(un2_sum_c_0_carry_9),
	.dataa(un3_sum_c_ml_ml_2_F[27]),
	.datab(un3_sum_c_mu_1_F[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_8)
);
defparam un2_sum_c_0_add9_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add9_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add10_cZ (
	.combout(un2_sum_c_0_add10),
	.cout(un2_sum_c_0_carry_10),
	.dataa(un3_sum_c_ml_ml_2_F[28]),
	.datab(un3_sum_c_mu_1_F[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_9)
);
defparam un2_sum_c_0_add10_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add10_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add11_cZ (
	.combout(un2_sum_c_0_add11),
	.cout(un2_sum_c_0_carry_11),
	.dataa(un3_sum_c_ml_ml_2_F[29]),
	.datab(un3_sum_c_mu_1_F[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_10)
);
defparam un2_sum_c_0_add11_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add11_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add12_cZ (
	.combout(un2_sum_c_0_add12),
	.cout(un2_sum_c_0_carry_12),
	.dataa(un3_sum_c_ml_ml_2_F[30]),
	.datab(un3_sum_c_mu_1_F[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_11)
);
defparam un2_sum_c_0_add12_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add12_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add13_cZ (
	.combout(un2_sum_c_0_add13),
	.dataa(un3_sum_c_ml_ml_2_F[31]),
	.datab(un3_sum_c_mu_1_F[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_12)
);
defparam un2_sum_c_0_add13_cZ.lut_mask=16'h9696;
defparam un2_sum_c_0_add13_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add0_0_cZ (
	.combout(un2_sum_c_0_add0_0),
	.cout(un2_sum_c_0_carry_0_0),
	.dataa(un3_sum_c_ml_ml_2_F[0]),
	.datab(sum[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_sum_c_0_add0_0_cZ.lut_mask=16'h6688;
defparam un2_sum_c_0_add0_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add1_0_cZ (
	.combout(un2_sum_c_0_add1_0),
	.cout(un2_sum_c_0_carry_1_0),
	.dataa(un3_sum_c_ml_ml_2_F[1]),
	.datab(sum[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_0_0)
);
defparam un2_sum_c_0_add1_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add1_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add2_0_cZ (
	.combout(un2_sum_c_0_add2_0),
	.cout(un2_sum_c_0_carry_2_0),
	.dataa(un3_sum_c_ml_ml_2_F[2]),
	.datab(sum[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_1_0)
);
defparam un2_sum_c_0_add2_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add2_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add3_0_cZ (
	.combout(un2_sum_c_0_add3_0),
	.cout(un2_sum_c_0_carry_3_0),
	.dataa(un3_sum_c_ml_ml_2_F[3]),
	.datab(sum[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_2_0)
);
defparam un2_sum_c_0_add3_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add3_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add4_0_cZ (
	.combout(un2_sum_c_0_add4_0),
	.cout(un2_sum_c_0_carry_4_0),
	.dataa(un3_sum_c_ml_ml_2_F[4]),
	.datab(sum[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_3_0)
);
defparam un2_sum_c_0_add4_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add4_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add5_0_cZ (
	.combout(un2_sum_c_0_add5_0),
	.cout(un2_sum_c_0_carry_5_0),
	.dataa(un3_sum_c_ml_ml_2_F[5]),
	.datab(sum[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_4_0)
);
defparam un2_sum_c_0_add5_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add5_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add6_0_cZ (
	.combout(un2_sum_c_0_add6_0),
	.cout(un2_sum_c_0_carry_6_0),
	.dataa(un3_sum_c_ml_ml_2_F[6]),
	.datab(sum[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_5_0)
);
defparam un2_sum_c_0_add6_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add6_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add7_0_cZ (
	.combout(un2_sum_c_0_add7_0),
	.cout(un2_sum_c_0_carry_7_0),
	.dataa(un3_sum_c_ml_ml_2_F[7]),
	.datab(sum[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_6_0)
);
defparam un2_sum_c_0_add7_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add7_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add8_0_cZ (
	.combout(un2_sum_c_0_add8_0),
	.cout(un2_sum_c_0_carry_8_0),
	.dataa(un3_sum_c_ml_ml_2_F[8]),
	.datab(sum[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_7_0)
);
defparam un2_sum_c_0_add8_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add8_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add9_0_cZ (
	.combout(un2_sum_c_0_add9_0),
	.cout(un2_sum_c_0_carry_9_0),
	.dataa(un3_sum_c_ml_ml_2_F[9]),
	.datab(sum[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_8_0)
);
defparam un2_sum_c_0_add9_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add9_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add10_0_cZ (
	.combout(un2_sum_c_0_add10_0),
	.cout(un2_sum_c_0_carry_10_0),
	.dataa(un3_sum_c_ml_ml_2_F[10]),
	.datab(sum[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_9_0)
);
defparam un2_sum_c_0_add10_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add10_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add11_0_cZ (
	.combout(un2_sum_c_0_add11_0),
	.cout(un2_sum_c_0_carry_11_0),
	.dataa(un3_sum_c_ml_ml_2_F[11]),
	.datab(sum[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_10_0)
);
defparam un2_sum_c_0_add11_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add11_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add12_0_cZ (
	.combout(un2_sum_c_0_add12_0),
	.cout(un2_sum_c_0_carry_12_0),
	.dataa(un3_sum_c_ml_ml_2_F[12]),
	.datab(sum[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_11_0)
);
defparam un2_sum_c_0_add12_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add12_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add13_0_cZ (
	.combout(un2_sum_c_0_add13_0),
	.cout(un2_sum_c_0_carry_13_0),
	.dataa(un3_sum_c_ml_ml_2_F[13]),
	.datab(sum[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_12_0)
);
defparam un2_sum_c_0_add13_0_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add13_0_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add14_cZ (
	.combout(un2_sum_c_0_add14),
	.cout(un2_sum_c_0_carry_14),
	.dataa(un3_sum_c_ml_ml_2_F[14]),
	.datab(sum[14]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_13_0)
);
defparam un2_sum_c_0_add14_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add14_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add15_cZ (
	.combout(un2_sum_c_0_add15),
	.cout(un2_sum_c_0_carry_15),
	.dataa(un3_sum_c_ml_ml_2_F[15]),
	.datab(sum[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_14)
);
defparam un2_sum_c_0_add15_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add15_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add16_cZ (
	.combout(un2_sum_c_0_add16),
	.cout(un2_sum_c_0_carry_16),
	.dataa(un3_sum_c_ml_ml_2_F[16]),
	.datab(sum[16]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_15)
);
defparam un2_sum_c_0_add16_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add16_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add17_cZ (
	.combout(un2_sum_c_0_add17),
	.cout(un2_sum_c_0_carry_17),
	.dataa(un3_sum_c_ml_ml_2_F[17]),
	.datab(sum[17]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_16)
);
defparam un2_sum_c_0_add17_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add17_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add18_cZ (
	.combout(un2_sum_c_0_add18),
	.cout(un2_sum_c_0_carry_18),
	.dataa(un3_sum_c_ml_mu_3_F[0]),
	.datab(sum[18]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_17)
);
defparam un2_sum_c_0_add18_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add18_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add19_cZ (
	.combout(un2_sum_c_0_add19),
	.cout(un2_sum_c_0_carry_19),
	.dataa(un3_sum_c_ml_mu_3_F[1]),
	.datab(sum[19]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_18)
);
defparam un2_sum_c_0_add19_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add19_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add20_cZ (
	.combout(un2_sum_c_0_add20),
	.cout(un2_sum_c_0_carry_20),
	.dataa(un3_sum_c_ml_mu_3_F[2]),
	.datab(sum[20]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_19)
);
defparam un2_sum_c_0_add20_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add20_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add21_cZ (
	.combout(un2_sum_c_0_add21),
	.cout(un2_sum_c_0_carry_21),
	.dataa(un3_sum_c_ml_mu_3_F[3]),
	.datab(sum[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_20)
);
defparam un2_sum_c_0_add21_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add21_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add22_cZ (
	.combout(un2_sum_c_0_add22),
	.cout(un2_sum_c_0_carry_22),
	.dataa(un3_sum_c_ml_mu_3_F[4]),
	.datab(sum[22]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_21)
);
defparam un2_sum_c_0_add22_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add22_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add23_cZ (
	.combout(un2_sum_c_0_add23),
	.cout(un2_sum_c_0_carry_23),
	.dataa(un3_sum_c_ml_mu_3_F[5]),
	.datab(sum[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_22)
);
defparam un2_sum_c_0_add23_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add23_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add24_cZ (
	.combout(un2_sum_c_0_add24),
	.cout(un2_sum_c_0_carry_24),
	.dataa(un3_sum_c_ml_mu_3_F[6]),
	.datab(sum[24]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_23)
);
defparam un2_sum_c_0_add24_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add24_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add25_cZ (
	.combout(un2_sum_c_0_add25),
	.cout(un2_sum_c_0_carry_25),
	.dataa(un3_sum_c_ml_mu_3_F[7]),
	.datab(sum[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_24)
);
defparam un2_sum_c_0_add25_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add25_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add26_cZ (
	.combout(un2_sum_c_0_add26),
	.cout(un2_sum_c_0_carry_26),
	.dataa(un3_sum_c_ml_mu_3_F[8]),
	.datab(sum[26]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_25)
);
defparam un2_sum_c_0_add26_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add26_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add27_cZ (
	.combout(un2_sum_c_0_add27),
	.cout(un2_sum_c_0_carry_27),
	.dataa(un3_sum_c_ml_mu_3_F[9]),
	.datab(sum[27]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_26)
);
defparam un2_sum_c_0_add27_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add27_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add28_cZ (
	.combout(un2_sum_c_0_add28),
	.cout(un2_sum_c_0_carry_28),
	.dataa(un3_sum_c_ml_mu_3_F[10]),
	.datab(sum[28]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_27)
);
defparam un2_sum_c_0_add28_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add28_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add29_cZ (
	.combout(un2_sum_c_0_add29),
	.cout(un2_sum_c_0_carry_29),
	.dataa(un3_sum_c_ml_mu_3_F[11]),
	.datab(sum[29]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_28)
);
defparam un2_sum_c_0_add29_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add29_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add30_cZ (
	.combout(un2_sum_c_0_add30),
	.cout(un2_sum_c_0_carry_30),
	.dataa(un3_sum_c_ml_mu_3_F[12]),
	.datab(sum[30]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_29)
);
defparam un2_sum_c_0_add30_cZ.lut_mask=16'h96e8;
defparam un2_sum_c_0_add30_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb un2_sum_c_0_add31_cZ (
	.combout(un2_sum_c_0_add31),
	.dataa(un3_sum_c_ml_mu_3_F[13]),
	.datab(sum[31]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_sum_c_0_carry_30)
);
defparam un2_sum_c_0_add31_cZ.lut_mask=16'h9696;
defparam un2_sum_c_0_add31_cZ.sum_lutc_input="cin";
// @12:79
  cycloneive_lcell_comb state_RNI933L_0_1_ (
	.combout(i_c_0_0_2__g2),
	.dataa(state[1]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNI933L_0_1_.lut_mask=16'heeee;
defparam state_RNI933L_0_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_0_ (
	.combout(sum_1_0_0__g1),
	.dataa(sum[0]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_0_.lut_mask=16'h8888;
defparam sum_RNO_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_ (
	.combout(sum_1_0_0__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add0_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_.lut_mask=16'h4444;
defparam sum_RNO_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_1_ (
	.combout(sum_1_0_1__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_1_.lut_mask=16'h4444;
defparam sum_RNO_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_2_ (
	.combout(sum_1_0_2__g1),
	.dataa(sum[2]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_2_.lut_mask=16'h8888;
defparam sum_RNO_0_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_2_ (
	.combout(sum_1_0_2__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_2_.lut_mask=16'h4444;
defparam sum_RNO_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_3_ (
	.combout(sum_1_0_3__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add3_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_3_.lut_mask=16'h4444;
defparam sum_RNO_3_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_3_ (
	.combout(sum_1_0_3__g1),
	.dataa(sum[3]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_3_.lut_mask=16'h8888;
defparam sum_RNO_0_3_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_4_ (
	.combout(sum_1_0_4__g1),
	.dataa(sum[4]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_4_.lut_mask=16'h8888;
defparam sum_RNO_0_4_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_4_ (
	.combout(sum_1_0_4__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add4_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_4_.lut_mask=16'h4444;
defparam sum_RNO_4_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_5_ (
	.combout(sum_1_0_5__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add5_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_5_.lut_mask=16'h4444;
defparam sum_RNO_5_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_5_ (
	.combout(sum_1_0_5__g1),
	.dataa(sum[5]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_5_.lut_mask=16'h8888;
defparam sum_RNO_0_5_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_6_ (
	.combout(sum_1_0_6__g1),
	.dataa(sum[6]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_6_.lut_mask=16'h8888;
defparam sum_RNO_0_6_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_6_ (
	.combout(sum_1_0_6__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add6_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_6_.lut_mask=16'h4444;
defparam sum_RNO_6_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_7_ (
	.combout(sum_1_0_7__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add7_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_7_.lut_mask=16'h4444;
defparam sum_RNO_7_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_7_ (
	.combout(sum_1_0_7__g1),
	.dataa(sum[7]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_7_.lut_mask=16'h8888;
defparam sum_RNO_0_7_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_8_ (
	.combout(sum_1_0_8__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add8_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_8_.lut_mask=16'h4444;
defparam sum_RNO_8_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_9_ (
	.combout(sum_1_0_9__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add9_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_9_.lut_mask=16'h4444;
defparam sum_RNO_9_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_9_ (
	.combout(sum_1_0_9__g1),
	.dataa(sum[9]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_9_.lut_mask=16'h8888;
defparam sum_RNO_0_9_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_10_ (
	.combout(sum_1_0_10__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add10_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_10_.lut_mask=16'h4444;
defparam sum_RNO_10_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_11_ (
	.combout(sum_1_0_11__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add11_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_11_.lut_mask=16'h4444;
defparam sum_RNO_11_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_11_ (
	.combout(sum_1_0_11__g1),
	.dataa(sum[11]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_11_.lut_mask=16'h8888;
defparam sum_RNO_0_11_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_12_ (
	.combout(sum_1_0_12__g1),
	.dataa(sum[12]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_12_.lut_mask=16'h8888;
defparam sum_RNO_0_12_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_12_ (
	.combout(sum_1_0_12__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add12_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_12_.lut_mask=16'h4444;
defparam sum_RNO_12_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_13_ (
	.combout(sum_1_0_13__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add13_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_13_.lut_mask=16'h4444;
defparam sum_RNO_13_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_13_ (
	.combout(sum_1_0_13__g1),
	.dataa(sum[13]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_13_.lut_mask=16'h8888;
defparam sum_RNO_0_13_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_14_ (
	.combout(sum_1_0_14__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add14),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_14_.lut_mask=16'h4444;
defparam sum_RNO_14_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_15_ (
	.combout(sum_1_0_15__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add15),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_15_.lut_mask=16'h4444;
defparam sum_RNO_15_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_15_ (
	.combout(sum_1_0_15__g1),
	.dataa(sum[15]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_15_.lut_mask=16'h8888;
defparam sum_RNO_0_15_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_16_ (
	.combout(sum_1_0_16__g1),
	.dataa(sum[16]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_16_.lut_mask=16'h8888;
defparam sum_RNO_0_16_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_16_ (
	.combout(sum_1_0_16__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add16),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_16_.lut_mask=16'h4444;
defparam sum_RNO_16_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_17_ (
	.combout(sum_1_0_17__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_0_add17),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_17_.lut_mask=16'h4444;
defparam sum_RNO_17_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_17_ (
	.combout(sum_1_0_17__g1),
	.dataa(sum[17]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_17_.lut_mask=16'h8888;
defparam sum_RNO_0_17_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_18_ (
	.combout(sum_1_0_18__g1),
	.dataa(sum[18]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_18_.lut_mask=16'h8888;
defparam sum_RNO_0_18_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_18_ (
	.combout(sum_1_0_18__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_18_.lut_mask=16'h4444;
defparam sum_RNO_18_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_19_ (
	.combout(sum_1_0_19__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add1),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_19_.lut_mask=16'h4444;
defparam sum_RNO_19_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_19_ (
	.combout(sum_1_0_19__g1),
	.dataa(sum[19]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_19_.lut_mask=16'h8888;
defparam sum_RNO_0_19_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_20_ (
	.combout(sum_1_0_20__g1),
	.dataa(sum[20]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_20_.lut_mask=16'h8888;
defparam sum_RNO_0_20_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_20_ (
	.combout(sum_1_0_20__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add2),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_20_.lut_mask=16'h4444;
defparam sum_RNO_20_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_21_ (
	.combout(sum_1_0_21__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add3),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_21_.lut_mask=16'h4444;
defparam sum_RNO_21_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_21_ (
	.combout(sum_1_0_21__g1),
	.dataa(sum[21]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_21_.lut_mask=16'h8888;
defparam sum_RNO_0_21_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_22_ (
	.combout(sum_1_0_22__g1),
	.dataa(sum[22]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_22_.lut_mask=16'h8888;
defparam sum_RNO_0_22_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_22_ (
	.combout(sum_1_0_22__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_22_.lut_mask=16'h4444;
defparam sum_RNO_22_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_23_ (
	.combout(sum_1_0_23__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add5),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_23_.lut_mask=16'h4444;
defparam sum_RNO_23_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_23_ (
	.combout(sum_1_0_23__g1),
	.dataa(sum[23]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_23_.lut_mask=16'h8888;
defparam sum_RNO_0_23_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_24_ (
	.combout(sum_1_0_24__g1),
	.dataa(sum[24]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_24_.lut_mask=16'h8888;
defparam sum_RNO_0_24_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_24_ (
	.combout(sum_1_0_24__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add6),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_24_.lut_mask=16'h4444;
defparam sum_RNO_24_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_25_ (
	.combout(sum_1_0_25__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add7),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_25_.lut_mask=16'h4444;
defparam sum_RNO_25_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_25_ (
	.combout(sum_1_0_25__g1),
	.dataa(sum[25]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_25_.lut_mask=16'h8888;
defparam sum_RNO_0_25_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_26_ (
	.combout(sum_1_0_26__g1),
	.dataa(sum[26]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_26_.lut_mask=16'h8888;
defparam sum_RNO_0_26_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_26_ (
	.combout(sum_1_0_26__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_26_.lut_mask=16'h4444;
defparam sum_RNO_26_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_27_ (
	.combout(sum_1_0_27__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add9),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_27_.lut_mask=16'h4444;
defparam sum_RNO_27_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_27_ (
	.combout(sum_1_0_27__g1),
	.dataa(sum[27]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_27_.lut_mask=16'h8888;
defparam sum_RNO_0_27_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_28_ (
	.combout(sum_1_0_28__g1),
	.dataa(sum[28]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_28_.lut_mask=16'h8888;
defparam sum_RNO_0_28_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_28_ (
	.combout(sum_1_0_28__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add10),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_28_.lut_mask=16'h4444;
defparam sum_RNO_28_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_29_ (
	.combout(sum_1_0_29__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add11),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_29_.lut_mask=16'h4444;
defparam sum_RNO_29_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_29_ (
	.combout(sum_1_0_29__g1),
	.dataa(sum[29]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_29_.lut_mask=16'h8888;
defparam sum_RNO_0_29_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_30_ (
	.combout(sum_1_0_30__g1),
	.dataa(sum[30]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_30_.lut_mask=16'h8888;
defparam sum_RNO_0_30_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_30_ (
	.combout(sum_1_0_30__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add12),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_30_.lut_mask=16'h4444;
defparam sum_RNO_30_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_31_ (
	.combout(sum_1_0_31__g2),
	.dataa(state[0]),
	.datab(un2_sum_c_add13),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_31_.lut_mask=16'h4444;
defparam sum_RNO_31_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_31_ (
	.combout(sum_1_0_31__g1),
	.dataa(sum[31]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_31_.lut_mask=16'h8888;
defparam sum_RNO_0_31_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_14_ (
	.combout(sum_1_0_14__g1),
	.dataa(sum[14]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_14_.lut_mask=16'h8888;
defparam sum_RNO_0_14_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_10_ (
	.combout(sum_1_0_10__g1),
	.dataa(sum[10]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_10_.lut_mask=16'h8888;
defparam sum_RNO_0_10_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_8_ (
	.combout(sum_1_0_8__g1),
	.dataa(sum[8]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_8_.lut_mask=16'h8888;
defparam sum_RNO_0_8_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb sum_RNO_0_1_ (
	.combout(sum_1_0_1__g1),
	.dataa(sum[1]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_RNO_0_1_.lut_mask=16'h8888;
defparam sum_RNO_0_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb k_RNO_0_ (
	.combout(k_1_0_0__g1),
	.dataa(k[0]),
	.datab(state[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam k_RNO_0_.lut_mask=16'h4444;
defparam k_RNO_0_.sum_lutc_input="datac";
// @12:80
  cycloneive_lcell_comb k_RNITF1K_1_ (
	.combout(CO1_2),
	.dataa(k[1]),
	.datab(k[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam k_RNITF1K_1_.lut_mask=16'h8888;
defparam k_RNITF1K_1_.sum_lutc_input="datac";
// @12:29
  cycloneive_lcell_comb state_ns_0_x4_1_ (
	.combout(state_ns_0_x4[1]),
	.dataa(state[1]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_0_x4_1_.lut_mask=16'h6666;
defparam state_ns_0_x4_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb state_RNI933L_1_ (
	.combout(state_ns_0_0_0__g0_4_0),
	.dataa(state[1]),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNI933L_1_.lut_mask=16'h8888;
defparam state_RNI933L_1_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_0_ (
	.combout(z_din_0),
	.dataa(sum[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_0_.lut_mask=16'h8080;
defparam z_din_0_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_1_ (
	.combout(z_din_1),
	.dataa(sum[1]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_1_.lut_mask=16'h8080;
defparam z_din_1_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_2_ (
	.combout(z_din_2),
	.dataa(sum[2]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_2_.lut_mask=16'h8080;
defparam z_din_2_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_3_ (
	.combout(z_din_3),
	.dataa(sum[3]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_3_.lut_mask=16'h8080;
defparam z_din_3_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_4_ (
	.combout(z_din_4),
	.dataa(sum[4]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_4_.lut_mask=16'h8080;
defparam z_din_4_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_5_ (
	.combout(z_din_5),
	.dataa(sum[5]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_5_.lut_mask=16'h8080;
defparam z_din_5_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_6_ (
	.combout(z_din_6),
	.dataa(sum[6]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_6_.lut_mask=16'h8080;
defparam z_din_6_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_7_ (
	.combout(z_din_7),
	.dataa(sum[7]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_7_.lut_mask=16'h8080;
defparam z_din_7_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_8_ (
	.combout(z_din_8),
	.dataa(sum[8]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_8_.lut_mask=16'h8080;
defparam z_din_8_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_9_ (
	.combout(z_din_9),
	.dataa(sum[9]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_9_.lut_mask=16'h8080;
defparam z_din_9_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_10_ (
	.combout(z_din_10),
	.dataa(sum[10]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_10_.lut_mask=16'h8080;
defparam z_din_10_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_11_ (
	.combout(z_din_11),
	.dataa(sum[11]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_11_.lut_mask=16'h8080;
defparam z_din_11_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_12_ (
	.combout(z_din_12),
	.dataa(sum[12]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_12_.lut_mask=16'h8080;
defparam z_din_12_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_13_ (
	.combout(z_din_13),
	.dataa(sum[13]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_13_.lut_mask=16'h8080;
defparam z_din_13_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_14_ (
	.combout(z_din_14),
	.dataa(sum[14]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_14_.lut_mask=16'h8080;
defparam z_din_14_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_15_ (
	.combout(z_din_15),
	.dataa(sum[15]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_15_.lut_mask=16'h8080;
defparam z_din_15_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_16_ (
	.combout(z_din_16),
	.dataa(sum[16]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_16_.lut_mask=16'h8080;
defparam z_din_16_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_17_ (
	.combout(z_din_17),
	.dataa(sum[17]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_17_.lut_mask=16'h8080;
defparam z_din_17_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_18_ (
	.combout(z_din_18),
	.dataa(sum[18]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_18_.lut_mask=16'h8080;
defparam z_din_18_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_19_ (
	.combout(z_din_19),
	.dataa(sum[19]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_19_.lut_mask=16'h8080;
defparam z_din_19_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_20_ (
	.combout(z_din_20),
	.dataa(sum[20]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_20_.lut_mask=16'h8080;
defparam z_din_20_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_21_ (
	.combout(z_din_21),
	.dataa(sum[21]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_21_.lut_mask=16'h8080;
defparam z_din_21_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_22_ (
	.combout(z_din_22),
	.dataa(sum[22]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_22_.lut_mask=16'h8080;
defparam z_din_22_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_23_ (
	.combout(z_din_23),
	.dataa(sum[23]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_23_.lut_mask=16'h8080;
defparam z_din_23_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_24_ (
	.combout(z_din_24),
	.dataa(sum[24]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_24_.lut_mask=16'h8080;
defparam z_din_24_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_25_ (
	.combout(z_din_25),
	.dataa(sum[25]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_25_.lut_mask=16'h8080;
defparam z_din_25_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_26_ (
	.combout(z_din_26),
	.dataa(sum[26]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_26_.lut_mask=16'h8080;
defparam z_din_26_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_27_ (
	.combout(z_din_27),
	.dataa(sum[27]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_27_.lut_mask=16'h8080;
defparam z_din_27_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_28_ (
	.combout(z_din_28),
	.dataa(sum[28]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_28_.lut_mask=16'h8080;
defparam z_din_28_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_29_ (
	.combout(z_din_29),
	.dataa(sum[29]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_29_.lut_mask=16'h8080;
defparam z_din_29_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_30_ (
	.combout(z_din_30),
	.dataa(sum[30]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_30_.lut_mask=16'h8080;
defparam z_din_30_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_din_31_ (
	.combout(z_din_31),
	.dataa(sum[31]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_din_31_.lut_mask=16'h8080;
defparam z_din_31_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb j_c_i_o2_0_2_ (
	.combout(j_c_i_o2_0[2]),
	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[0]),
	.datad(VCC)
);
defparam j_c_i_o2_0_2_.lut_mask=16'h7f7f;
defparam j_c_i_o2_0_2_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb j_c_i_o2_1_ (
	.combout(j_c_i_o2[1]),
	.dataa(i[0]),
	.datab(j[2]),
	.datac(i[1]),
	.datad(i[2])
);
defparam j_c_i_o2_1_.lut_mask=16'h7fff;
defparam j_c_i_o2_1_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_addr_0_o2_0_ (
	.combout(z_addr_0_o2_0),
	.dataa(j[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_addr_0_o2_0_.lut_mask=16'h8080;
defparam z_addr_0_o2_0_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_addr_0_a3_3_ (
	.combout(z_addr_0_a3_2),
	.dataa(i[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_addr_0_a3_3_.lut_mask=16'h8080;
defparam z_addr_0_a3_3_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_addr_0_a3_4_ (
	.combout(z_addr_0_a3_3),
	.dataa(i[1]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_addr_0_a3_4_.lut_mask=16'h8080;
defparam z_addr_0_a3_4_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_addr_0_a3_5_ (
	.combout(z_addr_0_a3_4),
	.dataa(i[2]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_addr_0_a3_5_.lut_mask=16'h8080;
defparam z_addr_0_a3_5_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_addr_0_a3_1_ (
	.combout(z_addr_0_a3_0),
	.dataa(j[1]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_addr_0_a3_1_.lut_mask=16'h8080;
defparam z_addr_0_a3_1_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb z_addr_0_a3_2_ (
	.combout(z_addr_0_a3_1),
	.dataa(j[2]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam z_addr_0_a3_2_.lut_mask=16'h8080;
defparam z_addr_0_a3_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_0_ (
	.combout(un3_sum_c_mu_m[0]),
	.dataa(datareg_18),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_18)
);
defparam un3_sum_c_mu_m_0_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_1_ (
	.combout(un3_sum_c_mu_m[1]),
	.dataa(datareg_19),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_19)
);
defparam un3_sum_c_mu_m_1_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_2_ (
	.combout(un3_sum_c_mu_m[2]),
	.dataa(datareg_20),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_20)
);
defparam un3_sum_c_mu_m_2_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_3_ (
	.combout(un3_sum_c_mu_m[3]),
	.dataa(datareg_21),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_21)
);
defparam un3_sum_c_mu_m_3_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_3_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_4_ (
	.combout(un3_sum_c_mu_m[4]),
	.dataa(datareg_22),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_22)
);
defparam un3_sum_c_mu_m_4_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_4_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_5_ (
	.combout(un3_sum_c_mu_m[5]),
	.dataa(datareg_23),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_23)
);
defparam un3_sum_c_mu_m_5_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_5_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_6_ (
	.combout(un3_sum_c_mu_m[6]),
	.dataa(datareg_24),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_24)
);
defparam un3_sum_c_mu_m_6_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_6_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_7_ (
	.combout(un3_sum_c_mu_m[7]),
	.dataa(datareg_25),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_25)
);
defparam un3_sum_c_mu_m_7_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_7_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_8_ (
	.combout(un3_sum_c_mu_m[8]),
	.dataa(datareg_26),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_26)
);
defparam un3_sum_c_mu_m_8_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_8_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_9_ (
	.combout(un3_sum_c_mu_m[9]),
	.dataa(datareg_27),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_27)
);
defparam un3_sum_c_mu_m_9_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_9_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_10_ (
	.combout(un3_sum_c_mu_m[10]),
	.dataa(datareg_28),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_28)
);
defparam un3_sum_c_mu_m_10_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_10_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_11_ (
	.combout(un3_sum_c_mu_m[11]),
	.dataa(datareg_29),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_29)
);
defparam un3_sum_c_mu_m_11_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_11_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_12_ (
	.combout(un3_sum_c_mu_m[12]),
	.dataa(datareg_30),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_30)
);
defparam un3_sum_c_mu_m_12_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_12_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_mu_m_13_ (
	.combout(un3_sum_c_mu_m[13]),
	.dataa(datareg_31),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_31)
);
defparam un3_sum_c_mu_m_13_.lut_mask=16'hbf80;
defparam un3_sum_c_mu_m_13_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_0_ (
	.combout(un3_sum_c_ml_ml_m[0]),
	.dataa(datareg_0),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_0)
);
defparam un3_sum_c_ml_ml_m_0_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_1_ (
	.combout(un3_sum_c_ml_ml_m[1]),
	.dataa(datareg_1),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_1)
);
defparam un3_sum_c_ml_ml_m_1_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_2_ (
	.combout(un3_sum_c_ml_ml_m[2]),
	.dataa(datareg_2),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_2)
);
defparam un3_sum_c_ml_ml_m_2_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_3_ (
	.combout(un3_sum_c_ml_ml_m[3]),
	.dataa(datareg_3),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_3)
);
defparam un3_sum_c_ml_ml_m_3_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_3_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_4_ (
	.combout(un3_sum_c_ml_ml_m[4]),
	.dataa(datareg_4),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_4)
);
defparam un3_sum_c_ml_ml_m_4_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_4_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_5_ (
	.combout(un3_sum_c_ml_ml_m[5]),
	.dataa(datareg_5),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_5)
);
defparam un3_sum_c_ml_ml_m_5_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_5_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_6_ (
	.combout(un3_sum_c_ml_ml_m[6]),
	.dataa(datareg_6),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_6)
);
defparam un3_sum_c_ml_ml_m_6_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_6_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_7_ (
	.combout(un3_sum_c_ml_ml_m[7]),
	.dataa(datareg_7),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_7)
);
defparam un3_sum_c_ml_ml_m_7_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_7_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_8_ (
	.combout(un3_sum_c_ml_ml_m[8]),
	.dataa(datareg_8),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_8)
);
defparam un3_sum_c_ml_ml_m_8_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_8_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_9_ (
	.combout(un3_sum_c_ml_ml_m[9]),
	.dataa(datareg_9),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_9)
);
defparam un3_sum_c_ml_ml_m_9_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_9_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_10_ (
	.combout(un3_sum_c_ml_ml_m[10]),
	.dataa(datareg_10),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_10)
);
defparam un3_sum_c_ml_ml_m_10_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_10_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_11_ (
	.combout(un3_sum_c_ml_ml_m[11]),
	.dataa(datareg_11),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_11)
);
defparam un3_sum_c_ml_ml_m_11_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_11_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_12_ (
	.combout(un3_sum_c_ml_ml_m[12]),
	.dataa(datareg_12),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_12)
);
defparam un3_sum_c_ml_ml_m_12_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_12_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_13_ (
	.combout(un3_sum_c_ml_ml_m[13]),
	.dataa(datareg_13),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_13)
);
defparam un3_sum_c_ml_ml_m_13_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_13_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_14_ (
	.combout(un3_sum_c_ml_ml_m[14]),
	.dataa(datareg_14),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_14)
);
defparam un3_sum_c_ml_ml_m_14_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_14_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_15_ (
	.combout(un3_sum_c_ml_ml_m[15]),
	.dataa(datareg_15),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_15)
);
defparam un3_sum_c_ml_ml_m_15_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_15_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_16_ (
	.combout(un3_sum_c_ml_ml_m[16]),
	.dataa(datareg_16),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_16)
);
defparam un3_sum_c_ml_ml_m_16_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_16_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_ml_m_17_ (
	.combout(un3_sum_c_ml_ml_m[17]),
	.dataa(datareg_17),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_17)
);
defparam un3_sum_c_ml_ml_m_17_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_ml_m_17_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_0_ (
	.combout(un3_sum_c_ml_mu_m_0[0]),
	.dataa(datareg_0_0),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_0)
);
defparam un3_sum_c_ml_mu_m_0_0_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_1_ (
	.combout(un3_sum_c_ml_mu_m_0[1]),
	.dataa(datareg_0_1),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_1)
);
defparam un3_sum_c_ml_mu_m_0_1_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_2_ (
	.combout(un3_sum_c_ml_mu_m_0[2]),
	.dataa(datareg_0_2),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_2)
);
defparam un3_sum_c_ml_mu_m_0_2_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_3_ (
	.combout(un3_sum_c_ml_mu_m_0[3]),
	.dataa(datareg_0_3),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_3)
);
defparam un3_sum_c_ml_mu_m_0_3_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_3_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_4_ (
	.combout(un3_sum_c_ml_mu_m_0[4]),
	.dataa(datareg_0_4),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_4)
);
defparam un3_sum_c_ml_mu_m_0_4_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_4_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_5_ (
	.combout(un3_sum_c_ml_mu_m_0[5]),
	.dataa(datareg_0_5),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_5)
);
defparam un3_sum_c_ml_mu_m_0_5_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_5_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_6_ (
	.combout(un3_sum_c_ml_mu_m_0[6]),
	.dataa(datareg_0_6),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_6)
);
defparam un3_sum_c_ml_mu_m_0_6_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_6_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_7_ (
	.combout(un3_sum_c_ml_mu_m_0[7]),
	.dataa(datareg_0_7),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_7)
);
defparam un3_sum_c_ml_mu_m_0_7_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_7_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_8_ (
	.combout(un3_sum_c_ml_mu_m_0[8]),
	.dataa(datareg_0_8),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_8)
);
defparam un3_sum_c_ml_mu_m_0_8_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_8_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_9_ (
	.combout(un3_sum_c_ml_mu_m_0[9]),
	.dataa(datareg_0_9),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_9)
);
defparam un3_sum_c_ml_mu_m_0_9_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_9_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_10_ (
	.combout(un3_sum_c_ml_mu_m_0[10]),
	.dataa(datareg_0_10),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_10)
);
defparam un3_sum_c_ml_mu_m_0_10_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_10_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_11_ (
	.combout(un3_sum_c_ml_mu_m_0[11]),
	.dataa(datareg_0_11),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_11)
);
defparam un3_sum_c_ml_mu_m_0_11_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_11_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_12_ (
	.combout(un3_sum_c_ml_mu_m_0[12]),
	.dataa(datareg_0_12),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_12)
);
defparam un3_sum_c_ml_mu_m_0_12_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_12_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_13_ (
	.combout(un3_sum_c_ml_mu_m_0[13]),
	.dataa(datareg_0_13),
	.datab(eq_reg_0_d0),
	.datac(wereg_0_d0),
	.datad(q_b_13)
);
defparam un3_sum_c_ml_mu_m_0_13_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_13_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_0_ (
	.combout(un3_sum_c_ml_mu_m[0]),
	.dataa(datareg_0_18),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_18)
);
defparam un3_sum_c_ml_mu_m_0_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_1_ (
	.combout(un3_sum_c_ml_mu_m[1]),
	.dataa(datareg_0_19),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_19)
);
defparam un3_sum_c_ml_mu_m_1_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_2_ (
	.combout(un3_sum_c_ml_mu_m[2]),
	.dataa(datareg_0_20),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_20)
);
defparam un3_sum_c_ml_mu_m_2_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_3_ (
	.combout(un3_sum_c_ml_mu_m[3]),
	.dataa(datareg_0_21),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_21)
);
defparam un3_sum_c_ml_mu_m_3_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_3_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_4_ (
	.combout(un3_sum_c_ml_mu_m[4]),
	.dataa(datareg_0_22),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_22)
);
defparam un3_sum_c_ml_mu_m_4_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_4_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_5_ (
	.combout(un3_sum_c_ml_mu_m[5]),
	.dataa(datareg_0_23),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_23)
);
defparam un3_sum_c_ml_mu_m_5_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_5_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_6_ (
	.combout(un3_sum_c_ml_mu_m[6]),
	.dataa(datareg_0_24),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_24)
);
defparam un3_sum_c_ml_mu_m_6_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_6_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_7_ (
	.combout(un3_sum_c_ml_mu_m[7]),
	.dataa(datareg_0_25),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_25)
);
defparam un3_sum_c_ml_mu_m_7_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_7_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_8_ (
	.combout(un3_sum_c_ml_mu_m[8]),
	.dataa(datareg_0_26),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_26)
);
defparam un3_sum_c_ml_mu_m_8_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_8_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_9_ (
	.combout(un3_sum_c_ml_mu_m[9]),
	.dataa(datareg_0_27),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_27)
);
defparam un3_sum_c_ml_mu_m_9_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_9_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_10_ (
	.combout(un3_sum_c_ml_mu_m[10]),
	.dataa(datareg_0_28),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_28)
);
defparam un3_sum_c_ml_mu_m_10_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_10_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_11_ (
	.combout(un3_sum_c_ml_mu_m[11]),
	.dataa(datareg_0_29),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_29)
);
defparam un3_sum_c_ml_mu_m_11_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_11_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_12_ (
	.combout(un3_sum_c_ml_mu_m[12]),
	.dataa(datareg_0_30),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_30)
);
defparam un3_sum_c_ml_mu_m_12_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_12_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb un3_sum_c_ml_mu_m_13_ (
	.combout(un3_sum_c_ml_mu_m[13]),
	.dataa(datareg_0_31),
	.datab(eq_reg_0_0),
	.datac(wereg_0_0),
	.datad(q_b_0_31)
);
defparam un3_sum_c_ml_mu_m_13_.lut_mask=16'hbf80;
defparam un3_sum_c_ml_mu_m_13_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb k_RNO_1_ (
	.combout(k_1_0_1__g1),
	.dataa(k[0]),
	.datab(k[1]),
	.datac(state[1]),
	.datad(VCC)
);
defparam k_RNO_1_.lut_mask=16'h6060;
defparam k_RNO_1_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb x_addr_0_ (
	.combout(x_addr_0),
	.dataa(k[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam x_addr_0_.lut_mask=16'h2424;
defparam x_addr_0_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb x_addr_3_ (
	.combout(x_addr_3),
	.dataa(i[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam x_addr_3_.lut_mask=16'h2828;
defparam x_addr_3_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb x_addr_4_ (
	.combout(x_addr_4),
	.dataa(i[1]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam x_addr_4_.lut_mask=16'h2828;
defparam x_addr_4_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb x_addr_5_ (
	.combout(x_addr_5),
	.dataa(i[2]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam x_addr_5_.lut_mask=16'h2828;
defparam x_addr_5_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb y_addr_2_ (
	.combout(y_addr_2),
	.dataa(j[2]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam y_addr_2_.lut_mask=16'h2828;
defparam y_addr_2_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb y_addr_1_ (
	.combout(y_addr_1),
	.dataa(j[1]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam y_addr_1_.lut_mask=16'h2828;
defparam y_addr_1_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb y_addr_0_ (
	.combout(y_addr_0),
	.dataa(j[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam y_addr_0_.lut_mask=16'h2828;
defparam y_addr_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb state_RNO_1_0_ (
	.combout(state_ns_0_0_0__g0_4_tz_tz_2),
	.dataa(j[0]),
	.datab(j[2]),
	.datac(i[0]),
	.datad(j[1])
);
defparam state_RNO_1_0_.lut_mask=16'h7fff;
defparam state_RNO_1_0_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb j_c_i_o2_2_ (
	.combout(j_c_i_o2[2]),
	.dataa(j[0]),
	.datab(j[1]),
	.datac(state[1]),
	.datad(state[0])
);
defparam j_c_i_o2_2_.lut_mask=16'h7fff;
defparam j_c_i_o2_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb k_RNO_2_ (
	.combout(k_1_0_2__g1),
	.dataa(k[0]),
	.datab(k[1]),
	.datac(k[2]),
	.datad(state[1])
);
defparam k_RNO_2_.lut_mask=16'h7800;
defparam k_RNO_2_.sum_lutc_input="datac";
// @12:29
  cycloneive_lcell_comb state_ns_0_m2_0_ (
	.combout(state_ns_0_m2[0]),
	.dataa(start_c),
	.datab(k[2]),
	.datac(CO1_2),
	.datad(state[1])
);
defparam state_ns_0_m2_0_.lut_mask=16'hc0aa;
defparam state_ns_0_m2_0_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb x_addr_1_ (
	.combout(x_addr_1),
	.dataa(k[0]),
	.datab(k[1]),
	.datac(state[1]),
	.datad(state[0])
);
defparam x_addr_1_.lut_mask=16'h0c60;
defparam x_addr_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb j_RNO_0_0_ (
	.combout(N_140_i_0_g0_0),
	.dataa(j[0]),
	.datab(state[1]),
	.datac(state[0]),
	.datad(VCC)
);
defparam j_RNO_0_0_.lut_mask=16'he8e8;
defparam j_RNO_0_0_.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb i_c_i_o2_1_ (
	.combout(i_c_i_o2[1]),
	.dataa(i[0]),
	.datab(j[2]),
	.datac(j[1]),
	.datad(z_addr_0_o2_0)
);
defparam i_c_i_o2_1_.lut_mask=16'h7fff;
defparam i_c_i_o2_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb done_RNO_0 (
	.combout(done_0_0_g0_0_a3),
	.dataa(j[0]),
	.datab(j[1]),
	.datac(j_c_i_o2[1]),
	.datad(state_ns_0_0_0__g0_4_0)
);
defparam done_RNO_0.lut_mask=16'h0800;
defparam done_RNO_0.sum_lutc_input="datac";
// @12:62
  cycloneive_lcell_comb x_addr_2_ (
	.combout(x_addr_2),
	.dataa(k[2]),
	.datab(CO1_2),
	.datac(state[1]),
	.datad(state[0])
);
defparam x_addr_2_.lut_mask=16'h0a60;
defparam x_addr_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb state_RNO_0_0_ (
	.combout(state_ns_0_0_0__g0_4),
	.dataa(i[1]),
	.datab(i[2]),
	.datac(state_ns_0_0_0__g0_4_tz_tz_2),
	.datad(state_ns_0_0_0__g0_4_0)
);
defparam state_RNO_0_0_.lut_mask=16'hf700;
defparam state_RNO_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb done_RNO (
	.combout(done_0_0_g0_0),
	.dataa(start_c),
	.datab(done_1z),
	.datac(i_c_0_0_2__g2),
	.datad(done_0_0_g0_0_a3)
);
defparam done_RNO.lut_mask=16'hffc4;
defparam done_RNO.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_ns_0_0_0__g0),
	.dataa(state[0]),
	.datab(state_ns_0_m2[0]),
	.datac(state_ns_0_0_0__g0_4),
	.datad(VCC)
);
defparam state_RNO_0_.lut_mask=16'hf4f4;
defparam state_RNO_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb j_RNO_1_ (
	.combout(N_142_i_0_g0),
	.dataa(j[1]),
	.datab(j_c_i_o2[1]),
	.datac(z_addr_0_o2_0),
	.datad(i_c_0_0_2__g2)
);
defparam j_RNO_1_.lut_mask=16'h7a00;
defparam j_RNO_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb j_RNO_0_ (
	.combout(N_140_i_0_g0),
	.dataa(j[1]),
	.datab(j_c_i_o2[1]),
	.datac(N_140_i_0_g0_0),
	.datad(z_addr_0_o2_0)
);
defparam j_RNO_0_.lut_mask=16'h20f0;
defparam j_RNO_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb i_RNO_2_ (
	.combout(i_c_0_0_2__g0_0),
	.dataa(i[2]),
	.datab(i[1]),
	.datac(i_c_0_0_2__g2),
	.datad(i_c_i_o2[1])
);
defparam i_RNO_2_.lut_mask=16'ha0ec;
defparam i_RNO_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb j_RNO_2_ (
	.combout(N_146_i_0_g0),
	.dataa(j[2]),
	.datab(j_c_i_o2_0[2]),
	.datac(j_c_i_o2[2]),
	.datad(i_c_0_0_2__g2)
);
defparam j_RNO_2_.lut_mask=16'ha700;
defparam j_RNO_2_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb i_RNO_0_0_ (
	.combout(N_144_i_0_g0_0),
	.dataa(j[2]),
	.datab(i[0]),
	.datac(j_c_i_o2[2]),
	.datad(i_c_0_0_2__g2)
);
defparam i_RNO_0_0_.lut_mask=16'hce00;
defparam i_RNO_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb i_RNO_1_ (
	.combout(N_148_i_0_g0),
	.dataa(i[1]),
	.datab(i[2]),
	.datac(i_c_0_0_2__g2),
	.datad(i_c_i_o2[1])
);
defparam i_RNO_1_.lut_mask=16'ha0d0;
defparam i_RNO_1_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb i_RNO_0_ (
	.combout(N_144_i_0_g0),
	.dataa(i[1]),
	.datab(i[2]),
	.datac(i_c_i_o2[1]),
	.datad(N_144_i_0_g0_0)
);
defparam i_RNO_0_.lut_mask=16'hf800;
defparam i_RNO_0_.sum_lutc_input="datac";
// @12:79
  altmult_add un3_sum_c_mu_muladd_0_13_0_ (
	.result({result_0[27:14], un3_sum_c_mu_1_F[13:0]}),
	.dataa(un3_sum_c_mu_m[13:0]),
	.datab(un3_sum_c_ml_ml_m[13:0]),
   /* default port values */ 
   .aclr0(1'b0),
   .aclr1(1'b0),
   .aclr2(1'b0),
   .aclr3(1'b0),
   .addnsub1(1'b1),
   .addnsub1_round(1'b0),
   .addnsub3(1'b1),
   .addnsub3_round(1'b0),
   .clock0(1'b0),
   .clock1(1'b0),
   .clock2(1'b0),
   .clock3(1'b0),
   .ena0(1'b1),
   .ena1(1'b1),
   .ena2(1'b1),
   .ena3(1'b1),
   .scanina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
   .scaninb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
   .signa(1'b0),
   .signb(1'b0),
   .sourcea(1'b0),
   .sourceb(1'b0)
);
defparam un3_sum_c_mu_muladd_0_13_0_.chainout_register =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.output_register =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.addnsub_multiplier_pipeline_register3 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.addnsub_multiplier_register3 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.addnsub_multiplier_pipeline_register1 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.addnsub_multiplier_register1 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.multiplier_register3 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.multiplier_register2 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.multiplier_register1 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.multiplier_register0 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.signed_pipeline_register_b =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.signed_register_b =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_b3 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_b2 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_b1 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_b0 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.signed_pipeline_register_a =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.signed_register_a =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_a3 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_a2 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_a1 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.input_register_a0 =  "UNREGISTERED";
defparam un3_sum_c_mu_muladd_0_13_0_.width_result =  28;
defparam un3_sum_c_mu_muladd_0_13_0_.width_b =  14;
defparam un3_sum_c_mu_muladd_0_13_0_.width_a =  14;
defparam un3_sum_c_mu_muladd_0_13_0_.number_of_multipliers =  1;
defparam un3_sum_c_mu_muladd_0_13_0_.multiplier3_direction =  "ADD";
defparam un3_sum_c_mu_muladd_0_13_0_.multiplier1_direction =  "ADD";
defparam un3_sum_c_mu_muladd_0_13_0_.representation_b =  "UNSIGNED";
defparam un3_sum_c_mu_muladd_0_13_0_.representation_a =  "UNSIGNED";
defparam un3_sum_c_mu_muladd_0_13_0_.intended_device_family =  "Cyclone IVE";
/* default parameter values */ 
defparam un3_sum_c_mu_muladd_0_13_0_.port_addnsub1 = "PORT_UNUSED";
defparam un3_sum_c_mu_muladd_0_13_0_.port_addnsub3 = "PORT_UNUSED";
defparam un3_sum_c_mu_muladd_0_13_0_.port_signa = "PORT_UNUSED";
defparam un3_sum_c_mu_muladd_0_13_0_.port_signb = "PORT_UNUSED";
// @12:79
  altmult_add un3_sum_c_ml_mu_muladd_0_13_0_ (
	.result({result[27:14], un3_sum_c_ml_mu_3_F[13:0]}),
	.dataa(un3_sum_c_ml_mu_m[13:0]),
	.datab(un3_sum_c_ml_mu_m_0[13:0]),
   /* default port values */ 
   .aclr0(1'b0),
   .aclr1(1'b0),
   .aclr2(1'b0),
   .aclr3(1'b0),
   .addnsub1(1'b1),
   .addnsub1_round(1'b0),
   .addnsub3(1'b1),
   .addnsub3_round(1'b0),
   .clock0(1'b0),
   .clock1(1'b0),
   .clock2(1'b0),
   .clock3(1'b0),
   .ena0(1'b1),
   .ena1(1'b1),
   .ena2(1'b1),
   .ena3(1'b1),
   .scanina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
   .scaninb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
   .signa(1'b0),
   .signb(1'b0),
   .sourcea(1'b0),
   .sourceb(1'b0)
);
defparam un3_sum_c_ml_mu_muladd_0_13_0_.chainout_register =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.output_register =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.addnsub_multiplier_pipeline_register3 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.addnsub_multiplier_register3 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.addnsub_multiplier_pipeline_register1 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.addnsub_multiplier_register1 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.multiplier_register3 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.multiplier_register2 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.multiplier_register1 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.multiplier_register0 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.signed_pipeline_register_b =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.signed_register_b =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_b3 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_b2 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_b1 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_b0 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.signed_pipeline_register_a =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.signed_register_a =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_a3 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_a2 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_a1 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.input_register_a0 =  "UNREGISTERED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.width_result =  28;
defparam un3_sum_c_ml_mu_muladd_0_13_0_.width_b =  14;
defparam un3_sum_c_ml_mu_muladd_0_13_0_.width_a =  14;
defparam un3_sum_c_ml_mu_muladd_0_13_0_.number_of_multipliers =  1;
defparam un3_sum_c_ml_mu_muladd_0_13_0_.multiplier3_direction =  "ADD";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.multiplier1_direction =  "ADD";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.representation_b =  "UNSIGNED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.representation_a =  "UNSIGNED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.intended_device_family =  "Cyclone IVE";
/* default parameter values */ 
defparam un3_sum_c_ml_mu_muladd_0_13_0_.port_addnsub1 = "PORT_UNUSED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.port_addnsub3 = "PORT_UNUSED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.port_signa = "PORT_UNUSED";
defparam un3_sum_c_ml_mu_muladd_0_13_0_.port_signb = "PORT_UNUSED";
// @12:79
  altmult_add un3_sum_c_ml_ml_muladd_0_31_0_ (
	.result({result[35:32], un3_sum_c_ml_ml_2_F[31:0]}),
	.dataa(un3_sum_c_ml_ml_m[17:0]),
	.datab({dataout_16, dataout_15, dataout_14, dataout_13, un3_sum_c_ml_mu_m_0[13:0]}),
   /* default port values */ 
   .aclr0(1'b0),
   .aclr1(1'b0),
   .aclr2(1'b0),
   .aclr3(1'b0),
   .addnsub1(1'b1),
   .addnsub1_round(1'b0),
   .addnsub3(1'b1),
   .addnsub3_round(1'b0),
   .clock0(1'b0),
   .clock1(1'b0),
   .clock2(1'b0),
   .clock3(1'b0),
   .ena0(1'b1),
   .ena1(1'b1),
   .ena2(1'b1),
   .ena3(1'b1),
   .scanina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
   .scaninb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
   .signa(1'b0),
   .signb(1'b0),
   .sourcea(1'b0),
   .sourceb(1'b0)
);
defparam un3_sum_c_ml_ml_muladd_0_31_0_.chainout_register =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.output_register =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.addnsub_multiplier_pipeline_register3 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.addnsub_multiplier_register3 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.addnsub_multiplier_pipeline_register1 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.addnsub_multiplier_register1 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.multiplier_register3 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.multiplier_register2 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.multiplier_register1 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.multiplier_register0 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.signed_pipeline_register_b =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.signed_register_b =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_b3 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_b2 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_b1 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_b0 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.signed_pipeline_register_a =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.signed_register_a =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_a3 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_a2 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_a1 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.input_register_a0 =  "UNREGISTERED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.width_result =  36;
defparam un3_sum_c_ml_ml_muladd_0_31_0_.width_b =  18;
defparam un3_sum_c_ml_ml_muladd_0_31_0_.width_a =  18;
defparam un3_sum_c_ml_ml_muladd_0_31_0_.number_of_multipliers =  1;
defparam un3_sum_c_ml_ml_muladd_0_31_0_.multiplier3_direction =  "ADD";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.multiplier1_direction =  "ADD";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.representation_b =  "UNSIGNED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.representation_a =  "UNSIGNED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.intended_device_family =  "Cyclone IVE";
/* default parameter values */ 
defparam un3_sum_c_ml_ml_muladd_0_31_0_.port_addnsub1 = "PORT_UNUSED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.port_addnsub3 = "PORT_UNUSED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.port_signa = "PORT_UNUSED";
defparam un3_sum_c_ml_ml_muladd_0_31_0_.port_signb = "PORT_UNUSED";
  assign  reset_c_i = ~ reset_c;
  assign  state_i[0] = ~ state[0];
  assign  state_i[1] = ~ state[1];
endmodule /* matmul_32s_6s_8s_3s */

// VQM4.1+ 
module bram_6s_32s (
  q_b_0,
  q_b_1,
  q_b_2,
  q_b_3,
  q_b_4,
  q_b_5,
  q_b_6,
  q_b_7,
  q_b_8,
  q_b_9,
  q_b_10,
  q_b_11,
  q_b_12,
  q_b_13,
  q_b_18,
  q_b_19,
  q_b_20,
  q_b_21,
  q_b_22,
  q_b_23,
  q_b_24,
  q_b_25,
  q_b_26,
  q_b_27,
  q_b_28,
  q_b_29,
  q_b_30,
  q_b_31,
  x_addr_5,
  x_addr_4,
  x_addr_3,
  x_addr_0,
  x_addr_1,
  x_addr_2,
  x_wr_addr_c_5,
  x_wr_addr_c_4,
  x_wr_addr_c_3,
  x_wr_addr_c_0,
  x_wr_addr_c_2,
  x_wr_addr_c_1,
  eq_reg_0,
  wereg_0,
  x_din_c_13,
  x_din_c_12,
  x_din_c_11,
  x_din_c_10,
  x_din_c_9,
  x_din_c_8,
  x_din_c_7,
  x_din_c_6,
  x_din_c_5,
  x_din_c_4,
  x_din_c_3,
  x_din_c_2,
  x_din_c_1,
  x_din_c_0,
  x_din_c_31,
  x_din_c_30,
  x_din_c_29,
  x_din_c_28,
  x_din_c_27,
  x_din_c_26,
  x_din_c_25,
  x_din_c_24,
  x_din_c_23,
  x_din_c_22,
  x_din_c_21,
  x_din_c_20,
  x_din_c_19,
  x_din_c_18,
  x_din_c_14,
  x_din_c_15,
  x_din_c_16,
  x_din_c_17,
  datareg_13,
  datareg_12,
  datareg_11,
  datareg_10,
  datareg_9,
  datareg_8,
  datareg_7,
  datareg_6,
  datareg_5,
  datareg_4,
  datareg_3,
  datareg_2,
  datareg_1,
  datareg_0,
  datareg_31,
  datareg_30,
  datareg_29,
  datareg_28,
  datareg_27,
  datareg_26,
  datareg_25,
  datareg_24,
  datareg_23,
  datareg_22,
  datareg_21,
  datareg_20,
  datareg_19,
  datareg_18,
  dataout_16,
  dataout_15,
  dataout_14,
  dataout_13,
  x_wr_en_c,
  clock_c
)
;
output q_b_0 ;
output q_b_1 ;
output q_b_2 ;
output q_b_3 ;
output q_b_4 ;
output q_b_5 ;
output q_b_6 ;
output q_b_7 ;
output q_b_8 ;
output q_b_9 ;
output q_b_10 ;
output q_b_11 ;
output q_b_12 ;
output q_b_13 ;
output q_b_18 ;
output q_b_19 ;
output q_b_20 ;
output q_b_21 ;
output q_b_22 ;
output q_b_23 ;
output q_b_24 ;
output q_b_25 ;
output q_b_26 ;
output q_b_27 ;
output q_b_28 ;
output q_b_29 ;
output q_b_30 ;
output q_b_31 ;
input x_addr_5 ;
input x_addr_4 ;
input x_addr_3 ;
input x_addr_0 ;
input x_addr_1 ;
input x_addr_2 ;
input x_wr_addr_c_5 ;
input x_wr_addr_c_4 ;
input x_wr_addr_c_3 ;
input x_wr_addr_c_0 ;
input x_wr_addr_c_2 ;
input x_wr_addr_c_1 ;
output eq_reg_0 ;
output wereg_0 ;
input x_din_c_13 ;
input x_din_c_12 ;
input x_din_c_11 ;
input x_din_c_10 ;
input x_din_c_9 ;
input x_din_c_8 ;
input x_din_c_7 ;
input x_din_c_6 ;
input x_din_c_5 ;
input x_din_c_4 ;
input x_din_c_3 ;
input x_din_c_2 ;
input x_din_c_1 ;
input x_din_c_0 ;
input x_din_c_31 ;
input x_din_c_30 ;
input x_din_c_29 ;
input x_din_c_28 ;
input x_din_c_27 ;
input x_din_c_26 ;
input x_din_c_25 ;
input x_din_c_24 ;
input x_din_c_23 ;
input x_din_c_22 ;
input x_din_c_21 ;
input x_din_c_20 ;
input x_din_c_19 ;
input x_din_c_18 ;
input x_din_c_14 ;
input x_din_c_15 ;
input x_din_c_16 ;
input x_din_c_17 ;
output datareg_13 ;
output datareg_12 ;
output datareg_11 ;
output datareg_10 ;
output datareg_9 ;
output datareg_8 ;
output datareg_7 ;
output datareg_6 ;
output datareg_5 ;
output datareg_4 ;
output datareg_3 ;
output datareg_2 ;
output datareg_1 ;
output datareg_0 ;
output datareg_31 ;
output datareg_30 ;
output datareg_29 ;
output datareg_28 ;
output datareg_27 ;
output datareg_26 ;
output datareg_25 ;
output datareg_24 ;
output datareg_23 ;
output datareg_22 ;
output datareg_21 ;
output datareg_20 ;
output datareg_19 ;
output datareg_18 ;
output dataout_16 ;
output dataout_15 ;
output dataout_14 ;
output dataout_13 ;
input x_wr_en_c ;
input clock_c ;
wire q_b_0 ;
wire q_b_1 ;
wire q_b_2 ;
wire q_b_3 ;
wire q_b_4 ;
wire q_b_5 ;
wire q_b_6 ;
wire q_b_7 ;
wire q_b_8 ;
wire q_b_9 ;
wire q_b_10 ;
wire q_b_11 ;
wire q_b_12 ;
wire q_b_13 ;
wire q_b_18 ;
wire q_b_19 ;
wire q_b_20 ;
wire q_b_21 ;
wire q_b_22 ;
wire q_b_23 ;
wire q_b_24 ;
wire q_b_25 ;
wire q_b_26 ;
wire q_b_27 ;
wire q_b_28 ;
wire q_b_29 ;
wire q_b_30 ;
wire q_b_31 ;
wire x_addr_5 ;
wire x_addr_4 ;
wire x_addr_3 ;
wire x_addr_0 ;
wire x_addr_1 ;
wire x_addr_2 ;
wire x_wr_addr_c_5 ;
wire x_wr_addr_c_4 ;
wire x_wr_addr_c_3 ;
wire x_wr_addr_c_0 ;
wire x_wr_addr_c_2 ;
wire x_wr_addr_c_1 ;
wire eq_reg_0 ;
wire wereg_0 ;
wire x_din_c_13 ;
wire x_din_c_12 ;
wire x_din_c_11 ;
wire x_din_c_10 ;
wire x_din_c_9 ;
wire x_din_c_8 ;
wire x_din_c_7 ;
wire x_din_c_6 ;
wire x_din_c_5 ;
wire x_din_c_4 ;
wire x_din_c_3 ;
wire x_din_c_2 ;
wire x_din_c_1 ;
wire x_din_c_0 ;
wire x_din_c_31 ;
wire x_din_c_30 ;
wire x_din_c_29 ;
wire x_din_c_28 ;
wire x_din_c_27 ;
wire x_din_c_26 ;
wire x_din_c_25 ;
wire x_din_c_24 ;
wire x_din_c_23 ;
wire x_din_c_22 ;
wire x_din_c_21 ;
wire x_din_c_20 ;
wire x_din_c_19 ;
wire x_din_c_18 ;
wire x_din_c_14 ;
wire x_din_c_15 ;
wire x_din_c_16 ;
wire x_din_c_17 ;
wire datareg_13 ;
wire datareg_12 ;
wire datareg_11 ;
wire datareg_10 ;
wire datareg_9 ;
wire datareg_8 ;
wire datareg_7 ;
wire datareg_6 ;
wire datareg_5 ;
wire datareg_4 ;
wire datareg_3 ;
wire datareg_2 ;
wire datareg_1 ;
wire datareg_0 ;
wire datareg_31 ;
wire datareg_30 ;
wire datareg_29 ;
wire datareg_28 ;
wire datareg_27 ;
wire datareg_26 ;
wire datareg_25 ;
wire datareg_24 ;
wire datareg_23 ;
wire datareg_22 ;
wire datareg_21 ;
wire datareg_20 ;
wire datareg_19 ;
wire datareg_18 ;
wire dataout_16 ;
wire dataout_15 ;
wire dataout_14 ;
wire dataout_13 ;
wire x_wr_en_c ;
wire clock_c ;
wire [17:14] datareg;
wire [17:14] q_b;
wire [31:0] q_a;
wire VCC ;
wire addr_eq_NE_i_0_g0 ;
wire addr_eq_NE_i_0_g0_0 ;
wire addr_eq_NE_i_0_g0_1 ;
wire addr_eq_NE_i_0_g0_2 ;
wire GND ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:16
  dffeas mem_datareg_13_ (
	.q(datareg_13),
	.d(x_din_c_13),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_13_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_12_ (
	.q(datareg_12),
	.d(x_din_c_12),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_12_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_11_ (
	.q(datareg_11),
	.d(x_din_c_11),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_11_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_10_ (
	.q(datareg_10),
	.d(x_din_c_10),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_10_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_9_ (
	.q(datareg_9),
	.d(x_din_c_9),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_9_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_8_ (
	.q(datareg_8),
	.d(x_din_c_8),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_8_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_7_ (
	.q(datareg_7),
	.d(x_din_c_7),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_7_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_6_ (
	.q(datareg_6),
	.d(x_din_c_6),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_6_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_5_ (
	.q(datareg_5),
	.d(x_din_c_5),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_5_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_4_ (
	.q(datareg_4),
	.d(x_din_c_4),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_4_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_3_ (
	.q(datareg_3),
	.d(x_din_c_3),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_3_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_2_ (
	.q(datareg_2),
	.d(x_din_c_2),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_2_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_1_ (
	.q(datareg_1),
	.d(x_din_c_1),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_1_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_0_ (
	.q(datareg_0),
	.d(x_din_c_0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_0_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_31_ (
	.q(datareg_31),
	.d(x_din_c_31),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_31_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_30_ (
	.q(datareg_30),
	.d(x_din_c_30),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_30_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_29_ (
	.q(datareg_29),
	.d(x_din_c_29),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_29_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_28_ (
	.q(datareg_28),
	.d(x_din_c_28),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_28_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_27_ (
	.q(datareg_27),
	.d(x_din_c_27),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_27_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_26_ (
	.q(datareg_26),
	.d(x_din_c_26),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_26_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_25_ (
	.q(datareg_25),
	.d(x_din_c_25),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_25_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_24_ (
	.q(datareg_24),
	.d(x_din_c_24),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_24_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_23_ (
	.q(datareg_23),
	.d(x_din_c_23),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_23_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_22_ (
	.q(datareg_22),
	.d(x_din_c_22),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_22_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_21_ (
	.q(datareg_21),
	.d(x_din_c_21),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_21_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_20_ (
	.q(datareg_20),
	.d(x_din_c_20),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_20_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_19_ (
	.q(datareg_19),
	.d(x_din_c_19),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_19_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_18_ (
	.q(datareg_18),
	.d(x_din_c_18),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_18_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_14_ (
	.q(datareg[14]),
	.d(x_din_c_14),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_14_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_15_ (
	.q(datareg[15]),
	.d(x_din_c_15),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_15_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_16_ (
	.q(datareg[16]),
	.d(x_din_c_16),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_16_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_17_ (
	.q(datareg[17]),
	.d(x_din_c_17),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_17_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_wereg_0_ (
	.q(wereg_0),
	.d(x_wr_en_c),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_wereg_0_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_eq_reg_0_ (
	.q(eq_reg_0),
	.d(addr_eq_NE_i_0_g0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_eq_reg_0_.is_wysiwyg="TRUE";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI4J5V_14_ (
	.combout(dataout_13),
	.dataa(datareg[14]),
	.datab(eq_reg_0),
	.datac(wereg_0),
	.datad(q_b[14])
);
defparam mem_datareg_RNI4J5V_14_.lut_mask=16'hbf80;
defparam mem_datareg_RNI4J5V_14_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI5K5V_15_ (
	.combout(dataout_14),
	.dataa(datareg[15]),
	.datab(eq_reg_0),
	.datac(wereg_0),
	.datad(q_b[15])
);
defparam mem_datareg_RNI5K5V_15_.lut_mask=16'hbf80;
defparam mem_datareg_RNI5K5V_15_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI6L5V_16_ (
	.combout(dataout_15),
	.dataa(datareg[16]),
	.datab(eq_reg_0),
	.datac(wereg_0),
	.datad(q_b[16])
);
defparam mem_datareg_RNI6L5V_16_.lut_mask=16'hbf80;
defparam mem_datareg_RNI6L5V_16_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI7M5V_17_ (
	.combout(dataout_16),
	.dataa(datareg[17]),
	.datab(eq_reg_0),
	.datac(wereg_0),
	.datad(q_b[17])
);
defparam mem_datareg_RNI7M5V_17_.lut_mask=16'hbf80;
defparam mem_datareg_RNI7M5V_17_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_0_0_ (
	.combout(addr_eq_NE_i_0_g0_0),
	.dataa(x_wr_addr_c_5),
	.datab(x_wr_addr_c_4),
	.datac(x_addr_5),
	.datad(x_addr_4)
);
defparam mem_eq_reg_RNO_0_0_.lut_mask=16'h8421;
defparam mem_eq_reg_RNO_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_1_0_ (
	.combout(addr_eq_NE_i_0_g0_1),
	.dataa(x_wr_addr_c_3),
	.datab(x_wr_addr_c_0),
	.datac(x_addr_3),
	.datad(x_addr_0)
);
defparam mem_eq_reg_RNO_1_0_.lut_mask=16'h8421;
defparam mem_eq_reg_RNO_1_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_2_0_ (
	.combout(addr_eq_NE_i_0_g0_2),
	.dataa(x_wr_addr_c_2),
	.datab(x_wr_addr_c_1),
	.datac(x_addr_1),
	.datad(x_addr_2)
);
defparam mem_eq_reg_RNO_2_0_.lut_mask=16'h8241;
defparam mem_eq_reg_RNO_2_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_0_ (
	.combout(addr_eq_NE_i_0_g0),
	.dataa(addr_eq_NE_i_0_g0_0),
	.datab(addr_eq_NE_i_0_g0_1),
	.datac(addr_eq_NE_i_0_g0_2),
	.datad(VCC)
);
defparam mem_eq_reg_RNO_0_.lut_mask=16'h8080;
defparam mem_eq_reg_RNO_0_.sum_lutc_input="datac";
// @10:16
  altsyncram mem (
	.q_b({q_b_31, q_b_30, q_b_29, q_b_28, q_b_27, q_b_26, q_b_25, q_b_24, q_b_23, q_b_22, q_b_21, q_b_20, q_b_19, q_b_18, q_b[17:14], q_b_13, q_b_12, q_b_11, q_b_10, q_b_9, q_b_8, q_b_7, q_b_6, q_b_5, q_b_4, q_b_3, q_b_2, q_b_1, q_b_0}),
	.data_a({x_din_c_31, x_din_c_30, x_din_c_29, x_din_c_28, x_din_c_27, x_din_c_26, x_din_c_25, x_din_c_24, x_din_c_23, x_din_c_22, x_din_c_21, x_din_c_20, x_din_c_19, x_din_c_18, x_din_c_17, x_din_c_16, x_din_c_15, x_din_c_14, x_din_c_13, x_din_c_12, x_din_c_11, x_din_c_10, x_din_c_9, x_din_c_8, x_din_c_7, x_din_c_6, x_din_c_5, x_din_c_4, x_din_c_3, x_din_c_2, x_din_c_1, x_din_c_0}),
	.address_a({x_wr_addr_c_5, x_wr_addr_c_4, x_wr_addr_c_3, x_wr_addr_c_2, x_wr_addr_c_1, x_wr_addr_c_0}),
	.wren_a(x_wr_en_c),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({x_addr_5, x_addr_4, x_addr_3, x_addr_2, x_addr_1, x_addr_0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam mem.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem.wrcontrol_aclr_b =  "NONE";
defparam mem.rdcontrol_aclr_b =  "NONE";
defparam mem.indata_aclr_b =  "NONE";
defparam mem.address_aclr_b =  "NONE";
defparam mem.outdata_aclr_b =  "NONE";
defparam mem.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam mem.rdcontrol_reg_b =  "CLOCK0";
defparam mem.indata_reg_b =  "CLOCK0";
defparam mem.address_reg_b =  "CLOCK0";
defparam mem.outdata_reg_b =  "UNREGISTERED";
defparam mem.wrcontrol_aclr_a =  "NONE";
defparam mem.indata_aclr_a =  "NONE";
defparam mem.address_aclr_a =  "NONE";
defparam mem.outdata_aclr_a =  "NONE";
defparam mem.outdata_reg_a =  "UNREGISTERED";
defparam mem.operation_mode =  "DUAL_PORT";
defparam mem.clock_enable_input_b =  "ALTERNATE";
defparam mem.clock_enable_input_a =  "ALTERNATE";
defparam mem.clock_enable_output_b =  "NORMAL";
defparam mem.clock_enable_output_a =  "NORMAL";
defparam mem.intended_device_family =  "CYCLONE IVE";
defparam mem.numwords_b =  64;
defparam mem.numwords_a =  64;
defparam mem.lpm_type =  "altsyncram";
defparam mem.init_file =  "UNUSED";
defparam mem.ram_block_type =  "AUTO";
defparam mem.widthad_b =  6;
defparam mem.width_b =  32;
defparam mem.widthad_a =  6;
defparam mem.width_a =  32;
endmodule /* bram_6s_32s */

// VQM4.1+ 
module bram_6s_32s_0 (
  q_b_0_0,
  q_b_0_1,
  q_b_0_2,
  q_b_0_3,
  q_b_0_4,
  q_b_0_5,
  q_b_0_6,
  q_b_0_7,
  q_b_0_8,
  q_b_0_9,
  q_b_0_10,
  q_b_0_11,
  q_b_0_12,
  q_b_0_13,
  q_b_0_14,
  q_b_0_15,
  q_b_0_16,
  q_b_0_17,
  q_b_0_18,
  q_b_0_19,
  q_b_0_20,
  q_b_0_21,
  q_b_0_22,
  q_b_0_23,
  q_b_0_24,
  q_b_0_25,
  q_b_0_26,
  q_b_0_27,
  q_b_0_28,
  q_b_0_29,
  q_b_0_30,
  q_b_0_31,
  x_addr_1,
  x_addr_0,
  x_addr_2,
  y_wr_addr_c_1,
  y_wr_addr_c_0,
  y_wr_addr_c_4,
  y_wr_addr_c_2,
  y_wr_addr_c_5,
  y_wr_addr_c_3,
  y_addr_1,
  y_addr_0,
  y_addr_2,
  eq_reg_0,
  wereg_0,
  y_din_c_31,
  y_din_c_30,
  y_din_c_29,
  y_din_c_28,
  y_din_c_27,
  y_din_c_26,
  y_din_c_25,
  y_din_c_24,
  y_din_c_23,
  y_din_c_22,
  y_din_c_21,
  y_din_c_20,
  y_din_c_19,
  y_din_c_18,
  y_din_c_17,
  y_din_c_16,
  y_din_c_15,
  y_din_c_14,
  y_din_c_13,
  y_din_c_12,
  y_din_c_11,
  y_din_c_10,
  y_din_c_9,
  y_din_c_8,
  y_din_c_7,
  y_din_c_6,
  y_din_c_5,
  y_din_c_4,
  y_din_c_3,
  y_din_c_2,
  y_din_c_1,
  y_din_c_0,
  datareg_31,
  datareg_30,
  datareg_29,
  datareg_28,
  datareg_27,
  datareg_26,
  datareg_25,
  datareg_24,
  datareg_23,
  datareg_22,
  datareg_21,
  datareg_20,
  datareg_19,
  datareg_18,
  datareg_17,
  datareg_16,
  datareg_15,
  datareg_14,
  datareg_13,
  datareg_12,
  datareg_11,
  datareg_10,
  datareg_9,
  datareg_8,
  datareg_7,
  datareg_6,
  datareg_5,
  datareg_4,
  datareg_3,
  datareg_2,
  datareg_1,
  datareg_0,
  y_wr_en_c,
  clock_c
)
;
output q_b_0_0 ;
output q_b_0_1 ;
output q_b_0_2 ;
output q_b_0_3 ;
output q_b_0_4 ;
output q_b_0_5 ;
output q_b_0_6 ;
output q_b_0_7 ;
output q_b_0_8 ;
output q_b_0_9 ;
output q_b_0_10 ;
output q_b_0_11 ;
output q_b_0_12 ;
output q_b_0_13 ;
output q_b_0_14 ;
output q_b_0_15 ;
output q_b_0_16 ;
output q_b_0_17 ;
output q_b_0_18 ;
output q_b_0_19 ;
output q_b_0_20 ;
output q_b_0_21 ;
output q_b_0_22 ;
output q_b_0_23 ;
output q_b_0_24 ;
output q_b_0_25 ;
output q_b_0_26 ;
output q_b_0_27 ;
output q_b_0_28 ;
output q_b_0_29 ;
output q_b_0_30 ;
output q_b_0_31 ;
input x_addr_1 ;
input x_addr_0 ;
input x_addr_2 ;
input y_wr_addr_c_1 ;
input y_wr_addr_c_0 ;
input y_wr_addr_c_4 ;
input y_wr_addr_c_2 ;
input y_wr_addr_c_5 ;
input y_wr_addr_c_3 ;
input y_addr_1 ;
input y_addr_0 ;
input y_addr_2 ;
output eq_reg_0 ;
output wereg_0 ;
input y_din_c_31 ;
input y_din_c_30 ;
input y_din_c_29 ;
input y_din_c_28 ;
input y_din_c_27 ;
input y_din_c_26 ;
input y_din_c_25 ;
input y_din_c_24 ;
input y_din_c_23 ;
input y_din_c_22 ;
input y_din_c_21 ;
input y_din_c_20 ;
input y_din_c_19 ;
input y_din_c_18 ;
input y_din_c_17 ;
input y_din_c_16 ;
input y_din_c_15 ;
input y_din_c_14 ;
input y_din_c_13 ;
input y_din_c_12 ;
input y_din_c_11 ;
input y_din_c_10 ;
input y_din_c_9 ;
input y_din_c_8 ;
input y_din_c_7 ;
input y_din_c_6 ;
input y_din_c_5 ;
input y_din_c_4 ;
input y_din_c_3 ;
input y_din_c_2 ;
input y_din_c_1 ;
input y_din_c_0 ;
output datareg_31 ;
output datareg_30 ;
output datareg_29 ;
output datareg_28 ;
output datareg_27 ;
output datareg_26 ;
output datareg_25 ;
output datareg_24 ;
output datareg_23 ;
output datareg_22 ;
output datareg_21 ;
output datareg_20 ;
output datareg_19 ;
output datareg_18 ;
output datareg_17 ;
output datareg_16 ;
output datareg_15 ;
output datareg_14 ;
output datareg_13 ;
output datareg_12 ;
output datareg_11 ;
output datareg_10 ;
output datareg_9 ;
output datareg_8 ;
output datareg_7 ;
output datareg_6 ;
output datareg_5 ;
output datareg_4 ;
output datareg_3 ;
output datareg_2 ;
output datareg_1 ;
output datareg_0 ;
input y_wr_en_c ;
input clock_c ;
wire q_b_0_0 ;
wire q_b_0_1 ;
wire q_b_0_2 ;
wire q_b_0_3 ;
wire q_b_0_4 ;
wire q_b_0_5 ;
wire q_b_0_6 ;
wire q_b_0_7 ;
wire q_b_0_8 ;
wire q_b_0_9 ;
wire q_b_0_10 ;
wire q_b_0_11 ;
wire q_b_0_12 ;
wire q_b_0_13 ;
wire q_b_0_14 ;
wire q_b_0_15 ;
wire q_b_0_16 ;
wire q_b_0_17 ;
wire q_b_0_18 ;
wire q_b_0_19 ;
wire q_b_0_20 ;
wire q_b_0_21 ;
wire q_b_0_22 ;
wire q_b_0_23 ;
wire q_b_0_24 ;
wire q_b_0_25 ;
wire q_b_0_26 ;
wire q_b_0_27 ;
wire q_b_0_28 ;
wire q_b_0_29 ;
wire q_b_0_30 ;
wire q_b_0_31 ;
wire x_addr_1 ;
wire x_addr_0 ;
wire x_addr_2 ;
wire y_wr_addr_c_1 ;
wire y_wr_addr_c_0 ;
wire y_wr_addr_c_4 ;
wire y_wr_addr_c_2 ;
wire y_wr_addr_c_5 ;
wire y_wr_addr_c_3 ;
wire y_addr_1 ;
wire y_addr_0 ;
wire y_addr_2 ;
wire eq_reg_0 ;
wire wereg_0 ;
wire y_din_c_31 ;
wire y_din_c_30 ;
wire y_din_c_29 ;
wire y_din_c_28 ;
wire y_din_c_27 ;
wire y_din_c_26 ;
wire y_din_c_25 ;
wire y_din_c_24 ;
wire y_din_c_23 ;
wire y_din_c_22 ;
wire y_din_c_21 ;
wire y_din_c_20 ;
wire y_din_c_19 ;
wire y_din_c_18 ;
wire y_din_c_17 ;
wire y_din_c_16 ;
wire y_din_c_15 ;
wire y_din_c_14 ;
wire y_din_c_13 ;
wire y_din_c_12 ;
wire y_din_c_11 ;
wire y_din_c_10 ;
wire y_din_c_9 ;
wire y_din_c_8 ;
wire y_din_c_7 ;
wire y_din_c_6 ;
wire y_din_c_5 ;
wire y_din_c_4 ;
wire y_din_c_3 ;
wire y_din_c_2 ;
wire y_din_c_1 ;
wire y_din_c_0 ;
wire datareg_31 ;
wire datareg_30 ;
wire datareg_29 ;
wire datareg_28 ;
wire datareg_27 ;
wire datareg_26 ;
wire datareg_25 ;
wire datareg_24 ;
wire datareg_23 ;
wire datareg_22 ;
wire datareg_21 ;
wire datareg_20 ;
wire datareg_19 ;
wire datareg_18 ;
wire datareg_17 ;
wire datareg_16 ;
wire datareg_15 ;
wire datareg_14 ;
wire datareg_13 ;
wire datareg_12 ;
wire datareg_11 ;
wire datareg_10 ;
wire datareg_9 ;
wire datareg_8 ;
wire datareg_7 ;
wire datareg_6 ;
wire datareg_5 ;
wire datareg_4 ;
wire datareg_3 ;
wire datareg_2 ;
wire datareg_1 ;
wire datareg_0 ;
wire y_wr_en_c ;
wire clock_c ;
wire [31:0] q_a;
wire VCC ;
wire addr_eq_NE_i_0_g0 ;
wire addr_eq_NE_i_0_g0_0 ;
wire addr_eq_NE_i_0_g0_1 ;
wire addr_eq_NE_i_0_g0_2 ;
wire GND ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:16
  dffeas mem_datareg_31_ (
	.q(datareg_31),
	.d(y_din_c_31),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_31_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_30_ (
	.q(datareg_30),
	.d(y_din_c_30),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_30_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_29_ (
	.q(datareg_29),
	.d(y_din_c_29),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_29_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_28_ (
	.q(datareg_28),
	.d(y_din_c_28),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_28_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_27_ (
	.q(datareg_27),
	.d(y_din_c_27),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_27_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_26_ (
	.q(datareg_26),
	.d(y_din_c_26),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_26_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_25_ (
	.q(datareg_25),
	.d(y_din_c_25),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_25_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_24_ (
	.q(datareg_24),
	.d(y_din_c_24),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_24_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_23_ (
	.q(datareg_23),
	.d(y_din_c_23),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_23_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_22_ (
	.q(datareg_22),
	.d(y_din_c_22),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_22_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_21_ (
	.q(datareg_21),
	.d(y_din_c_21),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_21_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_20_ (
	.q(datareg_20),
	.d(y_din_c_20),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_20_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_19_ (
	.q(datareg_19),
	.d(y_din_c_19),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_19_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_18_ (
	.q(datareg_18),
	.d(y_din_c_18),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_18_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_17_ (
	.q(datareg_17),
	.d(y_din_c_17),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_17_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_16_ (
	.q(datareg_16),
	.d(y_din_c_16),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_16_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_15_ (
	.q(datareg_15),
	.d(y_din_c_15),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_15_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_14_ (
	.q(datareg_14),
	.d(y_din_c_14),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_14_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_13_ (
	.q(datareg_13),
	.d(y_din_c_13),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_13_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_12_ (
	.q(datareg_12),
	.d(y_din_c_12),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_12_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_11_ (
	.q(datareg_11),
	.d(y_din_c_11),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_11_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_10_ (
	.q(datareg_10),
	.d(y_din_c_10),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_10_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_9_ (
	.q(datareg_9),
	.d(y_din_c_9),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_9_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_8_ (
	.q(datareg_8),
	.d(y_din_c_8),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_8_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_7_ (
	.q(datareg_7),
	.d(y_din_c_7),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_7_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_6_ (
	.q(datareg_6),
	.d(y_din_c_6),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_6_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_5_ (
	.q(datareg_5),
	.d(y_din_c_5),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_5_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_4_ (
	.q(datareg_4),
	.d(y_din_c_4),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_4_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_3_ (
	.q(datareg_3),
	.d(y_din_c_3),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_3_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_2_ (
	.q(datareg_2),
	.d(y_din_c_2),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_2_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_1_ (
	.q(datareg_1),
	.d(y_din_c_1),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_1_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_0_ (
	.q(datareg_0),
	.d(y_din_c_0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_0_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_wereg_0_ (
	.q(wereg_0),
	.d(y_wr_en_c),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_wereg_0_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_eq_reg_0_ (
	.q(eq_reg_0),
	.d(addr_eq_NE_i_0_g0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_eq_reg_0_.is_wysiwyg="TRUE";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_0_0_ (
	.combout(addr_eq_NE_i_0_g0_0),
	.dataa(y_wr_addr_c_1),
	.datab(y_wr_addr_c_0),
	.datac(y_addr_1),
	.datad(y_addr_0)
);
defparam mem_eq_reg_RNO_0_0_.lut_mask=16'h8421;
defparam mem_eq_reg_RNO_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_1_0_ (
	.combout(addr_eq_NE_i_0_g0_1),
	.dataa(y_wr_addr_c_4),
	.datab(y_wr_addr_c_2),
	.datac(y_addr_2),
	.datad(x_addr_1)
);
defparam mem_eq_reg_RNO_1_0_.lut_mask=16'h8241;
defparam mem_eq_reg_RNO_1_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_2_0_ (
	.combout(addr_eq_NE_i_0_g0_2),
	.dataa(y_wr_addr_c_5),
	.datab(y_wr_addr_c_3),
	.datac(x_addr_0),
	.datad(x_addr_2)
);
defparam mem_eq_reg_RNO_2_0_.lut_mask=16'h8241;
defparam mem_eq_reg_RNO_2_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_0_ (
	.combout(addr_eq_NE_i_0_g0),
	.dataa(addr_eq_NE_i_0_g0_0),
	.datab(addr_eq_NE_i_0_g0_1),
	.datac(addr_eq_NE_i_0_g0_2),
	.datad(VCC)
);
defparam mem_eq_reg_RNO_0_.lut_mask=16'h8080;
defparam mem_eq_reg_RNO_0_.sum_lutc_input="datac";
// @10:16
  altsyncram mem (
	.q_b({q_b_0_31, q_b_0_30, q_b_0_29, q_b_0_28, q_b_0_27, q_b_0_26, q_b_0_25, q_b_0_24, q_b_0_23, q_b_0_22, q_b_0_21, q_b_0_20, q_b_0_19, q_b_0_18, q_b_0_17, q_b_0_16, q_b_0_15, q_b_0_14, q_b_0_13, q_b_0_12, q_b_0_11, q_b_0_10, q_b_0_9, q_b_0_8, q_b_0_7, q_b_0_6, q_b_0_5, q_b_0_4, q_b_0_3, q_b_0_2, q_b_0_1, q_b_0_0}),
	.data_a({y_din_c_31, y_din_c_30, y_din_c_29, y_din_c_28, y_din_c_27, y_din_c_26, y_din_c_25, y_din_c_24, y_din_c_23, y_din_c_22, y_din_c_21, y_din_c_20, y_din_c_19, y_din_c_18, y_din_c_17, y_din_c_16, y_din_c_15, y_din_c_14, y_din_c_13, y_din_c_12, y_din_c_11, y_din_c_10, y_din_c_9, y_din_c_8, y_din_c_7, y_din_c_6, y_din_c_5, y_din_c_4, y_din_c_3, y_din_c_2, y_din_c_1, y_din_c_0}),
	.address_a({y_wr_addr_c_5, y_wr_addr_c_4, y_wr_addr_c_3, y_wr_addr_c_2, y_wr_addr_c_1, y_wr_addr_c_0}),
	.wren_a(y_wr_en_c),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({x_addr_2, x_addr_1, x_addr_0, y_addr_2, y_addr_1, y_addr_0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam mem.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem.wrcontrol_aclr_b =  "NONE";
defparam mem.rdcontrol_aclr_b =  "NONE";
defparam mem.indata_aclr_b =  "NONE";
defparam mem.address_aclr_b =  "NONE";
defparam mem.outdata_aclr_b =  "NONE";
defparam mem.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam mem.rdcontrol_reg_b =  "CLOCK0";
defparam mem.indata_reg_b =  "CLOCK0";
defparam mem.address_reg_b =  "CLOCK0";
defparam mem.outdata_reg_b =  "UNREGISTERED";
defparam mem.wrcontrol_aclr_a =  "NONE";
defparam mem.indata_aclr_a =  "NONE";
defparam mem.address_aclr_a =  "NONE";
defparam mem.outdata_aclr_a =  "NONE";
defparam mem.outdata_reg_a =  "UNREGISTERED";
defparam mem.operation_mode =  "DUAL_PORT";
defparam mem.clock_enable_input_b =  "ALTERNATE";
defparam mem.clock_enable_input_a =  "ALTERNATE";
defparam mem.clock_enable_output_b =  "NORMAL";
defparam mem.clock_enable_output_a =  "NORMAL";
defparam mem.intended_device_family =  "CYCLONE IVE";
defparam mem.numwords_b =  64;
defparam mem.numwords_a =  64;
defparam mem.lpm_type =  "altsyncram";
defparam mem.init_file =  "UNUSED";
defparam mem.ram_block_type =  "AUTO";
defparam mem.widthad_b =  6;
defparam mem.width_b =  32;
defparam mem.widthad_a =  6;
defparam mem.width_a =  32;
endmodule /* bram_6s_32s_0 */

// VQM4.1+ 
module bram_6s_32s_1 (
  z_addr_0_o2_0,
  z_addr_0_a3_2,
  z_addr_0_a3_0,
  z_addr_0_a3_3,
  z_addr_0_a3_1,
  z_addr_0_a3_4,
  z_addr_c_3,
  z_addr_c_1,
  z_addr_c_4,
  z_addr_c_2,
  z_addr_c_5,
  z_addr_c_0,
  z_din_0,
  z_din_1,
  z_din_2,
  z_din_3,
  z_din_4,
  z_din_5,
  z_din_6,
  z_din_7,
  z_din_8,
  z_din_9,
  z_din_10,
  z_din_11,
  z_din_12,
  z_din_13,
  z_din_14,
  z_din_15,
  z_din_16,
  z_din_17,
  z_din_18,
  z_din_19,
  z_din_20,
  z_din_21,
  z_din_22,
  z_din_23,
  z_din_24,
  z_din_25,
  z_din_26,
  z_din_27,
  z_din_28,
  z_din_29,
  z_din_30,
  z_din_31,
  dataout_30,
  dataout_29,
  dataout_28,
  dataout_27,
  dataout_26,
  dataout_25,
  dataout_24,
  dataout_23,
  dataout_22,
  dataout_21,
  dataout_20,
  dataout_19,
  dataout_18,
  dataout_17,
  dataout_16,
  dataout_15,
  dataout_14,
  dataout_13,
  dataout_12,
  dataout_11,
  dataout_10,
  dataout_9,
  dataout_8,
  dataout_7,
  dataout_6,
  dataout_5,
  dataout_4,
  dataout_3,
  dataout_2,
  dataout_1,
  dataout_0,
  dataout,
  state_ns_0_0_0__g0_4_0,
  clock_c
)
;
input z_addr_0_o2_0 ;
input z_addr_0_a3_2 ;
input z_addr_0_a3_0 ;
input z_addr_0_a3_3 ;
input z_addr_0_a3_1 ;
input z_addr_0_a3_4 ;
input z_addr_c_3 ;
input z_addr_c_1 ;
input z_addr_c_4 ;
input z_addr_c_2 ;
input z_addr_c_5 ;
input z_addr_c_0 ;
input z_din_0 ;
input z_din_1 ;
input z_din_2 ;
input z_din_3 ;
input z_din_4 ;
input z_din_5 ;
input z_din_6 ;
input z_din_7 ;
input z_din_8 ;
input z_din_9 ;
input z_din_10 ;
input z_din_11 ;
input z_din_12 ;
input z_din_13 ;
input z_din_14 ;
input z_din_15 ;
input z_din_16 ;
input z_din_17 ;
input z_din_18 ;
input z_din_19 ;
input z_din_20 ;
input z_din_21 ;
input z_din_22 ;
input z_din_23 ;
input z_din_24 ;
input z_din_25 ;
input z_din_26 ;
input z_din_27 ;
input z_din_28 ;
input z_din_29 ;
input z_din_30 ;
input z_din_31 ;
output dataout_30 ;
output dataout_29 ;
output dataout_28 ;
output dataout_27 ;
output dataout_26 ;
output dataout_25 ;
output dataout_24 ;
output dataout_23 ;
output dataout_22 ;
output dataout_21 ;
output dataout_20 ;
output dataout_19 ;
output dataout_18 ;
output dataout_17 ;
output dataout_16 ;
output dataout_15 ;
output dataout_14 ;
output dataout_13 ;
output dataout_12 ;
output dataout_11 ;
output dataout_10 ;
output dataout_9 ;
output dataout_8 ;
output dataout_7 ;
output dataout_6 ;
output dataout_5 ;
output dataout_4 ;
output dataout_3 ;
output dataout_2 ;
output dataout_1 ;
output dataout_0 ;
output dataout ;
input state_ns_0_0_0__g0_4_0 ;
input clock_c ;
wire z_addr_0_o2_0 ;
wire z_addr_0_a3_2 ;
wire z_addr_0_a3_0 ;
wire z_addr_0_a3_3 ;
wire z_addr_0_a3_1 ;
wire z_addr_0_a3_4 ;
wire z_addr_c_3 ;
wire z_addr_c_1 ;
wire z_addr_c_4 ;
wire z_addr_c_2 ;
wire z_addr_c_5 ;
wire z_addr_c_0 ;
wire z_din_0 ;
wire z_din_1 ;
wire z_din_2 ;
wire z_din_3 ;
wire z_din_4 ;
wire z_din_5 ;
wire z_din_6 ;
wire z_din_7 ;
wire z_din_8 ;
wire z_din_9 ;
wire z_din_10 ;
wire z_din_11 ;
wire z_din_12 ;
wire z_din_13 ;
wire z_din_14 ;
wire z_din_15 ;
wire z_din_16 ;
wire z_din_17 ;
wire z_din_18 ;
wire z_din_19 ;
wire z_din_20 ;
wire z_din_21 ;
wire z_din_22 ;
wire z_din_23 ;
wire z_din_24 ;
wire z_din_25 ;
wire z_din_26 ;
wire z_din_27 ;
wire z_din_28 ;
wire z_din_29 ;
wire z_din_30 ;
wire z_din_31 ;
wire dataout_30 ;
wire dataout_29 ;
wire dataout_28 ;
wire dataout_27 ;
wire dataout_26 ;
wire dataout_25 ;
wire dataout_24 ;
wire dataout_23 ;
wire dataout_22 ;
wire dataout_21 ;
wire dataout_20 ;
wire dataout_19 ;
wire dataout_18 ;
wire dataout_17 ;
wire dataout_16 ;
wire dataout_15 ;
wire dataout_14 ;
wire dataout_13 ;
wire dataout_12 ;
wire dataout_11 ;
wire dataout_10 ;
wire dataout_9 ;
wire dataout_8 ;
wire dataout_7 ;
wire dataout_6 ;
wire dataout_5 ;
wire dataout_4 ;
wire dataout_3 ;
wire dataout_2 ;
wire dataout_1 ;
wire dataout_0 ;
wire dataout ;
wire state_ns_0_0_0__g0_4_0 ;
wire clock_c ;
wire [31:0] datareg;
wire [0:0] wereg;
wire [0:0] eq_reg;
wire [31:0] q_b_1;
wire [31:0] q_a;
wire VCC ;
wire addr_eq_NE_i_0_g0 ;
wire addr_eq_NE_i_0_g0_0 ;
wire addr_eq_NE_i_0_g0_1 ;
wire addr_eq_NE_i_0_g0_2 ;
wire GND ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:16
  dffeas mem_datareg_0_ (
	.q(datareg[0]),
	.d(z_din_0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_0_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_1_ (
	.q(datareg[1]),
	.d(z_din_1),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_1_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_2_ (
	.q(datareg[2]),
	.d(z_din_2),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_2_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_3_ (
	.q(datareg[3]),
	.d(z_din_3),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_3_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_4_ (
	.q(datareg[4]),
	.d(z_din_4),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_4_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_5_ (
	.q(datareg[5]),
	.d(z_din_5),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_5_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_6_ (
	.q(datareg[6]),
	.d(z_din_6),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_6_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_7_ (
	.q(datareg[7]),
	.d(z_din_7),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_7_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_8_ (
	.q(datareg[8]),
	.d(z_din_8),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_8_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_9_ (
	.q(datareg[9]),
	.d(z_din_9),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_9_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_10_ (
	.q(datareg[10]),
	.d(z_din_10),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_10_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_11_ (
	.q(datareg[11]),
	.d(z_din_11),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_11_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_12_ (
	.q(datareg[12]),
	.d(z_din_12),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_12_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_13_ (
	.q(datareg[13]),
	.d(z_din_13),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_13_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_14_ (
	.q(datareg[14]),
	.d(z_din_14),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_14_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_15_ (
	.q(datareg[15]),
	.d(z_din_15),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_15_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_16_ (
	.q(datareg[16]),
	.d(z_din_16),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_16_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_17_ (
	.q(datareg[17]),
	.d(z_din_17),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_17_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_18_ (
	.q(datareg[18]),
	.d(z_din_18),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_18_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_19_ (
	.q(datareg[19]),
	.d(z_din_19),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_19_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_20_ (
	.q(datareg[20]),
	.d(z_din_20),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_20_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_21_ (
	.q(datareg[21]),
	.d(z_din_21),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_21_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_22_ (
	.q(datareg[22]),
	.d(z_din_22),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_22_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_23_ (
	.q(datareg[23]),
	.d(z_din_23),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_23_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_24_ (
	.q(datareg[24]),
	.d(z_din_24),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_24_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_25_ (
	.q(datareg[25]),
	.d(z_din_25),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_25_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_26_ (
	.q(datareg[26]),
	.d(z_din_26),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_26_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_27_ (
	.q(datareg[27]),
	.d(z_din_27),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_27_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_28_ (
	.q(datareg[28]),
	.d(z_din_28),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_28_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_29_ (
	.q(datareg[29]),
	.d(z_din_29),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_29_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_30_ (
	.q(datareg[30]),
	.d(z_din_30),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_30_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_datareg_31_ (
	.q(datareg[31]),
	.d(z_din_31),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_datareg_31_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_wereg_0_ (
	.q(wereg[0]),
	.d(state_ns_0_0_0__g0_4_0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_wereg_0_.is_wysiwyg="TRUE";
// @10:16
  dffeas mem_eq_reg_0_ (
	.q(eq_reg[0]),
	.d(addr_eq_NE_i_0_g0),
	.clk(clock_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mem_eq_reg_0_.is_wysiwyg="TRUE";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNINCI11_0_ (
	.combout(dataout),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[0]),
	.datad(q_b_1[0])
);
defparam mem_datareg_RNINCI11_0_.lut_mask=16'hf780;
defparam mem_datareg_RNINCI11_0_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIODI11_1_ (
	.combout(dataout_0),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[1]),
	.datad(q_b_1[1])
);
defparam mem_datareg_RNIODI11_1_.lut_mask=16'hf780;
defparam mem_datareg_RNIODI11_1_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIPEI11_2_ (
	.combout(dataout_1),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[2]),
	.datad(q_b_1[2])
);
defparam mem_datareg_RNIPEI11_2_.lut_mask=16'hf780;
defparam mem_datareg_RNIPEI11_2_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIQFI11_3_ (
	.combout(dataout_2),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[3]),
	.datad(q_b_1[3])
);
defparam mem_datareg_RNIQFI11_3_.lut_mask=16'hf780;
defparam mem_datareg_RNIQFI11_3_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIRGI11_4_ (
	.combout(dataout_3),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[4]),
	.datad(q_b_1[4])
);
defparam mem_datareg_RNIRGI11_4_.lut_mask=16'hf780;
defparam mem_datareg_RNIRGI11_4_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNISHI11_5_ (
	.combout(dataout_4),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[5]),
	.datad(q_b_1[5])
);
defparam mem_datareg_RNISHI11_5_.lut_mask=16'hf780;
defparam mem_datareg_RNISHI11_5_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNITII11_6_ (
	.combout(dataout_5),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[6]),
	.datad(q_b_1[6])
);
defparam mem_datareg_RNITII11_6_.lut_mask=16'hf780;
defparam mem_datareg_RNITII11_6_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIUJI11_7_ (
	.combout(dataout_6),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[7]),
	.datad(q_b_1[7])
);
defparam mem_datareg_RNIUJI11_7_.lut_mask=16'hf780;
defparam mem_datareg_RNIUJI11_7_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIVKI11_8_ (
	.combout(dataout_7),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[8]),
	.datad(q_b_1[8])
);
defparam mem_datareg_RNIVKI11_8_.lut_mask=16'hf780;
defparam mem_datareg_RNIVKI11_8_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI0MI11_9_ (
	.combout(dataout_8),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[9]),
	.datad(q_b_1[9])
);
defparam mem_datareg_RNI0MI11_9_.lut_mask=16'hf780;
defparam mem_datareg_RNI0MI11_9_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI8LT01_10_ (
	.combout(dataout_9),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[10]),
	.datad(q_b_1[10])
);
defparam mem_datareg_RNI8LT01_10_.lut_mask=16'hf780;
defparam mem_datareg_RNI8LT01_10_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI9MT01_11_ (
	.combout(dataout_10),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[11]),
	.datad(q_b_1[11])
);
defparam mem_datareg_RNI9MT01_11_.lut_mask=16'hf780;
defparam mem_datareg_RNI9MT01_11_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIANT01_12_ (
	.combout(dataout_11),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[12]),
	.datad(q_b_1[12])
);
defparam mem_datareg_RNIANT01_12_.lut_mask=16'hf780;
defparam mem_datareg_RNIANT01_12_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIBOT01_13_ (
	.combout(dataout_12),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[13]),
	.datad(q_b_1[13])
);
defparam mem_datareg_RNIBOT01_13_.lut_mask=16'hf780;
defparam mem_datareg_RNIBOT01_13_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNICPT01_14_ (
	.combout(dataout_13),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[14]),
	.datad(q_b_1[14])
);
defparam mem_datareg_RNICPT01_14_.lut_mask=16'hf780;
defparam mem_datareg_RNICPT01_14_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIDQT01_15_ (
	.combout(dataout_14),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[15]),
	.datad(q_b_1[15])
);
defparam mem_datareg_RNIDQT01_15_.lut_mask=16'hf780;
defparam mem_datareg_RNIDQT01_15_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIERT01_16_ (
	.combout(dataout_15),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[16]),
	.datad(q_b_1[16])
);
defparam mem_datareg_RNIERT01_16_.lut_mask=16'hf780;
defparam mem_datareg_RNIERT01_16_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIFST01_17_ (
	.combout(dataout_16),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[17]),
	.datad(q_b_1[17])
);
defparam mem_datareg_RNIFST01_17_.lut_mask=16'hf780;
defparam mem_datareg_RNIFST01_17_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIGTT01_18_ (
	.combout(dataout_17),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[18]),
	.datad(q_b_1[18])
);
defparam mem_datareg_RNIGTT01_18_.lut_mask=16'hf780;
defparam mem_datareg_RNIGTT01_18_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIHUT01_19_ (
	.combout(dataout_18),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[19]),
	.datad(q_b_1[19])
);
defparam mem_datareg_RNIHUT01_19_.lut_mask=16'hf780;
defparam mem_datareg_RNIHUT01_19_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNI9NU01_20_ (
	.combout(dataout_19),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[20]),
	.datad(q_b_1[20])
);
defparam mem_datareg_RNI9NU01_20_.lut_mask=16'hf780;
defparam mem_datareg_RNI9NU01_20_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIAOU01_21_ (
	.combout(dataout_20),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[21]),
	.datad(q_b_1[21])
);
defparam mem_datareg_RNIAOU01_21_.lut_mask=16'hf780;
defparam mem_datareg_RNIAOU01_21_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIBPU01_22_ (
	.combout(dataout_21),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[22]),
	.datad(q_b_1[22])
);
defparam mem_datareg_RNIBPU01_22_.lut_mask=16'hf780;
defparam mem_datareg_RNIBPU01_22_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNICQU01_23_ (
	.combout(dataout_22),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[23]),
	.datad(q_b_1[23])
);
defparam mem_datareg_RNICQU01_23_.lut_mask=16'hf780;
defparam mem_datareg_RNICQU01_23_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIDRU01_24_ (
	.combout(dataout_23),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[24]),
	.datad(q_b_1[24])
);
defparam mem_datareg_RNIDRU01_24_.lut_mask=16'hf780;
defparam mem_datareg_RNIDRU01_24_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIESU01_25_ (
	.combout(dataout_24),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[25]),
	.datad(q_b_1[25])
);
defparam mem_datareg_RNIESU01_25_.lut_mask=16'hf780;
defparam mem_datareg_RNIESU01_25_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIFTU01_26_ (
	.combout(dataout_25),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[26]),
	.datad(q_b_1[26])
);
defparam mem_datareg_RNIFTU01_26_.lut_mask=16'hf780;
defparam mem_datareg_RNIFTU01_26_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIGUU01_27_ (
	.combout(dataout_26),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[27]),
	.datad(q_b_1[27])
);
defparam mem_datareg_RNIGUU01_27_.lut_mask=16'hf780;
defparam mem_datareg_RNIGUU01_27_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIHVU01_28_ (
	.combout(dataout_27),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[28]),
	.datad(q_b_1[28])
);
defparam mem_datareg_RNIHVU01_28_.lut_mask=16'hf780;
defparam mem_datareg_RNIHVU01_28_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNII0V01_29_ (
	.combout(dataout_28),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[29]),
	.datad(q_b_1[29])
);
defparam mem_datareg_RNII0V01_29_.lut_mask=16'hf780;
defparam mem_datareg_RNII0V01_29_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIAPV01_30_ (
	.combout(dataout_29),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[30]),
	.datad(q_b_1[30])
);
defparam mem_datareg_RNIAPV01_30_.lut_mask=16'hf780;
defparam mem_datareg_RNIAPV01_30_.sum_lutc_input="datac";
// @10:16
  cycloneive_lcell_comb mem_datareg_RNIBQV01_31_ (
	.combout(dataout_30),
	.dataa(eq_reg[0]),
	.datab(wereg[0]),
	.datac(datareg[31]),
	.datad(q_b_1[31])
);
defparam mem_datareg_RNIBQV01_31_.lut_mask=16'hf780;
defparam mem_datareg_RNIBQV01_31_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_0_0_ (
	.combout(addr_eq_NE_i_0_g0_0),
	.dataa(z_addr_c_3),
	.datab(z_addr_c_1),
	.datac(z_addr_0_a3_2),
	.datad(z_addr_0_a3_0)
);
defparam mem_eq_reg_RNO_0_0_.lut_mask=16'h8421;
defparam mem_eq_reg_RNO_0_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_1_0_ (
	.combout(addr_eq_NE_i_0_g0_1),
	.dataa(z_addr_c_4),
	.datab(z_addr_c_2),
	.datac(z_addr_0_a3_3),
	.datad(z_addr_0_a3_1)
);
defparam mem_eq_reg_RNO_1_0_.lut_mask=16'h8421;
defparam mem_eq_reg_RNO_1_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_2_0_ (
	.combout(addr_eq_NE_i_0_g0_2),
	.dataa(z_addr_c_5),
	.datab(z_addr_c_0),
	.datac(z_addr_0_a3_4),
	.datad(z_addr_0_o2_0)
);
defparam mem_eq_reg_RNO_2_0_.lut_mask=16'h8421;
defparam mem_eq_reg_RNO_2_0_.sum_lutc_input="datac";
// @12:79
  cycloneive_lcell_comb mem_eq_reg_RNO_0_ (
	.combout(addr_eq_NE_i_0_g0),
	.dataa(addr_eq_NE_i_0_g0_0),
	.datab(addr_eq_NE_i_0_g0_1),
	.datac(addr_eq_NE_i_0_g0_2),
	.datad(VCC)
);
defparam mem_eq_reg_RNO_0_.lut_mask=16'h8080;
defparam mem_eq_reg_RNO_0_.sum_lutc_input="datac";
// @10:16
  altsyncram mem (
	.q_b(q_b_1[31:0]),
	.data_a({z_din_31, z_din_30, z_din_29, z_din_28, z_din_27, z_din_26, z_din_25, z_din_24, z_din_23, z_din_22, z_din_21, z_din_20, z_din_19, z_din_18, z_din_17, z_din_16, z_din_15, z_din_14, z_din_13, z_din_12, z_din_11, z_din_10, z_din_9, z_din_8, z_din_7, z_din_6, z_din_5, z_din_4, z_din_3, z_din_2, z_din_1, z_din_0}),
	.address_a({z_addr_0_a3_4, z_addr_0_a3_3, z_addr_0_a3_2, z_addr_0_a3_1, z_addr_0_a3_0, z_addr_0_o2_0}),
	.wren_a(state_ns_0_0_0__g0_4_0),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({z_addr_c_5, z_addr_c_4, z_addr_c_3, z_addr_c_2, z_addr_c_1, z_addr_c_0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam mem.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem.wrcontrol_aclr_b =  "NONE";
defparam mem.rdcontrol_aclr_b =  "NONE";
defparam mem.indata_aclr_b =  "NONE";
defparam mem.address_aclr_b =  "NONE";
defparam mem.outdata_aclr_b =  "NONE";
defparam mem.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam mem.rdcontrol_reg_b =  "CLOCK0";
defparam mem.indata_reg_b =  "CLOCK0";
defparam mem.address_reg_b =  "CLOCK0";
defparam mem.outdata_reg_b =  "UNREGISTERED";
defparam mem.wrcontrol_aclr_a =  "NONE";
defparam mem.indata_aclr_a =  "NONE";
defparam mem.address_aclr_a =  "NONE";
defparam mem.outdata_aclr_a =  "NONE";
defparam mem.outdata_reg_a =  "UNREGISTERED";
defparam mem.operation_mode =  "DUAL_PORT";
defparam mem.clock_enable_input_b =  "ALTERNATE";
defparam mem.clock_enable_input_a =  "ALTERNATE";
defparam mem.clock_enable_output_b =  "NORMAL";
defparam mem.clock_enable_output_a =  "NORMAL";
defparam mem.intended_device_family =  "CYCLONE IVE";
defparam mem.numwords_b =  64;
defparam mem.numwords_a =  64;
defparam mem.lpm_type =  "altsyncram";
defparam mem.init_file =  "UNUSED";
defparam mem.ram_block_type =  "AUTO";
defparam mem.widthad_b =  6;
defparam mem.width_b =  32;
defparam mem.widthad_a =  6;
defparam mem.width_a =  32;
endmodule /* bram_6s_32s_1 */

// VQM4.1+ 
module matmul_top (
  clock,
  reset,
  start,
  done,
  x_din,
  x_wr_addr,
  x_wr_en,
  y_din,
  y_wr_addr,
  y_wr_en,
  z_dout,
  z_addr
)
;

/*  Synopsys
.origName=matmul_top
.langParams="DATA_WIDTH ADDR_WIDTH VECTOR_SIZE"
DATA_WIDTH=32
ADDR_WIDTH=6
VECTOR_SIZE=8
 */
input clock ;
input reset ;
input start ;
output done ;
input [31:0] x_din ;
input [5:0] x_wr_addr ;
input x_wr_en ;
input [31:0] y_din ;
input [5:0] y_wr_addr ;
input y_wr_en ;
output [31:0] z_dout ;
input [5:0] z_addr ;
wire clock ;
wire reset ;
wire start ;
wire done ;
wire x_wr_en ;
wire y_wr_en ;
wire [5:0] matmul_inst_x_addr;
wire [2:0] matmul_inst_y_addr;
wire [31:0] matmul_inst_z_din;
wire [5:1] matmul_inst_z_addr_0_a3;
wire [0:0] matmul_inst_z_addr_0_o2;
wire [31:0] y_inst_mem_datareg;
wire [0:0] y_inst_mem_wereg;
wire [0:0] y_inst_mem_eq_reg;
wire [31:0] q_b_0;
wire [31:0] x_inst_mem_datareg;
wire [0:0] x_inst_mem_wereg;
wire [0:0] x_inst_mem_eq_reg;
wire [31:0] q_b;
wire [31:0] x_din_c;
wire [5:0] x_wr_addr_c;
wire [31:0] y_din_c;
wire [5:0] y_wr_addr_c;
wire [5:0] z_addr_c;
wire x_inst_mem_dataout_13 ;
wire x_inst_mem_dataout_14 ;
wire x_inst_mem_dataout_15 ;
wire x_inst_mem_dataout_16 ;
wire GND ;
wire VCC ;
wire matmul_inst_done ;
wire z_inst_mem_dataout ;
wire z_inst_mem_dataout_0 ;
wire z_inst_mem_dataout_1 ;
wire z_inst_mem_dataout_2 ;
wire z_inst_mem_dataout_3 ;
wire z_inst_mem_dataout_4 ;
wire z_inst_mem_dataout_5 ;
wire z_inst_mem_dataout_6 ;
wire z_inst_mem_dataout_7 ;
wire z_inst_mem_dataout_8 ;
wire z_inst_mem_dataout_9 ;
wire z_inst_mem_dataout_10 ;
wire z_inst_mem_dataout_11 ;
wire z_inst_mem_dataout_12 ;
wire z_inst_mem_dataout_13 ;
wire z_inst_mem_dataout_14 ;
wire z_inst_mem_dataout_15 ;
wire z_inst_mem_dataout_16 ;
wire z_inst_mem_dataout_17 ;
wire z_inst_mem_dataout_18 ;
wire z_inst_mem_dataout_19 ;
wire z_inst_mem_dataout_20 ;
wire z_inst_mem_dataout_21 ;
wire z_inst_mem_dataout_22 ;
wire z_inst_mem_dataout_23 ;
wire z_inst_mem_dataout_24 ;
wire z_inst_mem_dataout_25 ;
wire z_inst_mem_dataout_26 ;
wire z_inst_mem_dataout_27 ;
wire z_inst_mem_dataout_28 ;
wire z_inst_mem_dataout_29 ;
wire z_inst_mem_dataout_30 ;
wire clock_c ;
wire reset_c ;
wire start_c ;
wire x_wr_en_c ;
wire y_wr_en_c ;
wire matmul_inst_state_ns_0_0_0__g0_4_0 ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:22
  cycloneive_io_ibuf z_addr_in_5_ (
	.o(z_addr_c[5]),
	.i(z_addr[5]),
	.ibar(GND)
);
// @13:22
  cycloneive_io_ibuf z_addr_in_4_ (
	.o(z_addr_c[4]),
	.i(z_addr[4]),
	.ibar(GND)
);
// @13:22
  cycloneive_io_ibuf z_addr_in_3_ (
	.o(z_addr_c[3]),
	.i(z_addr[3]),
	.ibar(GND)
);
// @13:22
  cycloneive_io_ibuf z_addr_in_2_ (
	.o(z_addr_c[2]),
	.i(z_addr[2]),
	.ibar(GND)
);
// @13:22
  cycloneive_io_ibuf z_addr_in_1_ (
	.o(z_addr_c[1]),
	.i(z_addr[1]),
	.ibar(GND)
);
// @13:22
  cycloneive_io_ibuf z_addr_in_0_ (
	.o(z_addr_c[0]),
	.i(z_addr[0]),
	.ibar(GND)
);
// @13:19
  cycloneive_io_ibuf y_wr_en_in (
	.o(y_wr_en_c),
	.i(y_wr_en),
	.ibar(GND)
);
// @13:18
  cycloneive_io_ibuf y_wr_addr_in_5_ (
	.o(y_wr_addr_c[5]),
	.i(y_wr_addr[5]),
	.ibar(GND)
);
// @13:18
  cycloneive_io_ibuf y_wr_addr_in_4_ (
	.o(y_wr_addr_c[4]),
	.i(y_wr_addr[4]),
	.ibar(GND)
);
// @13:18
  cycloneive_io_ibuf y_wr_addr_in_3_ (
	.o(y_wr_addr_c[3]),
	.i(y_wr_addr[3]),
	.ibar(GND)
);
// @13:18
  cycloneive_io_ibuf y_wr_addr_in_2_ (
	.o(y_wr_addr_c[2]),
	.i(y_wr_addr[2]),
	.ibar(GND)
);
// @13:18
  cycloneive_io_ibuf y_wr_addr_in_1_ (
	.o(y_wr_addr_c[1]),
	.i(y_wr_addr[1]),
	.ibar(GND)
);
// @13:18
  cycloneive_io_ibuf y_wr_addr_in_0_ (
	.o(y_wr_addr_c[0]),
	.i(y_wr_addr[0]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_31_ (
	.o(y_din_c[31]),
	.i(y_din[31]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_30_ (
	.o(y_din_c[30]),
	.i(y_din[30]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_29_ (
	.o(y_din_c[29]),
	.i(y_din[29]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_28_ (
	.o(y_din_c[28]),
	.i(y_din[28]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_27_ (
	.o(y_din_c[27]),
	.i(y_din[27]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_26_ (
	.o(y_din_c[26]),
	.i(y_din[26]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_25_ (
	.o(y_din_c[25]),
	.i(y_din[25]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_24_ (
	.o(y_din_c[24]),
	.i(y_din[24]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_23_ (
	.o(y_din_c[23]),
	.i(y_din[23]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_22_ (
	.o(y_din_c[22]),
	.i(y_din[22]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_21_ (
	.o(y_din_c[21]),
	.i(y_din[21]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_20_ (
	.o(y_din_c[20]),
	.i(y_din[20]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_19_ (
	.o(y_din_c[19]),
	.i(y_din[19]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_18_ (
	.o(y_din_c[18]),
	.i(y_din[18]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_17_ (
	.o(y_din_c[17]),
	.i(y_din[17]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_16_ (
	.o(y_din_c[16]),
	.i(y_din[16]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_15_ (
	.o(y_din_c[15]),
	.i(y_din[15]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_14_ (
	.o(y_din_c[14]),
	.i(y_din[14]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_13_ (
	.o(y_din_c[13]),
	.i(y_din[13]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_12_ (
	.o(y_din_c[12]),
	.i(y_din[12]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_11_ (
	.o(y_din_c[11]),
	.i(y_din[11]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_10_ (
	.o(y_din_c[10]),
	.i(y_din[10]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_9_ (
	.o(y_din_c[9]),
	.i(y_din[9]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_8_ (
	.o(y_din_c[8]),
	.i(y_din[8]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_7_ (
	.o(y_din_c[7]),
	.i(y_din[7]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_6_ (
	.o(y_din_c[6]),
	.i(y_din[6]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_5_ (
	.o(y_din_c[5]),
	.i(y_din[5]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_4_ (
	.o(y_din_c[4]),
	.i(y_din[4]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_3_ (
	.o(y_din_c[3]),
	.i(y_din[3]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_2_ (
	.o(y_din_c[2]),
	.i(y_din[2]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_1_ (
	.o(y_din_c[1]),
	.i(y_din[1]),
	.ibar(GND)
);
// @13:17
  cycloneive_io_ibuf y_din_in_0_ (
	.o(y_din_c[0]),
	.i(y_din[0]),
	.ibar(GND)
);
// @13:15
  cycloneive_io_ibuf x_wr_en_in (
	.o(x_wr_en_c),
	.i(x_wr_en),
	.ibar(GND)
);
// @13:14
  cycloneive_io_ibuf x_wr_addr_in_5_ (
	.o(x_wr_addr_c[5]),
	.i(x_wr_addr[5]),
	.ibar(GND)
);
// @13:14
  cycloneive_io_ibuf x_wr_addr_in_4_ (
	.o(x_wr_addr_c[4]),
	.i(x_wr_addr[4]),
	.ibar(GND)
);
// @13:14
  cycloneive_io_ibuf x_wr_addr_in_3_ (
	.o(x_wr_addr_c[3]),
	.i(x_wr_addr[3]),
	.ibar(GND)
);
// @13:14
  cycloneive_io_ibuf x_wr_addr_in_2_ (
	.o(x_wr_addr_c[2]),
	.i(x_wr_addr[2]),
	.ibar(GND)
);
// @13:14
  cycloneive_io_ibuf x_wr_addr_in_1_ (
	.o(x_wr_addr_c[1]),
	.i(x_wr_addr[1]),
	.ibar(GND)
);
// @13:14
  cycloneive_io_ibuf x_wr_addr_in_0_ (
	.o(x_wr_addr_c[0]),
	.i(x_wr_addr[0]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_31_ (
	.o(x_din_c[31]),
	.i(x_din[31]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_30_ (
	.o(x_din_c[30]),
	.i(x_din[30]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_29_ (
	.o(x_din_c[29]),
	.i(x_din[29]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_28_ (
	.o(x_din_c[28]),
	.i(x_din[28]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_27_ (
	.o(x_din_c[27]),
	.i(x_din[27]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_26_ (
	.o(x_din_c[26]),
	.i(x_din[26]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_25_ (
	.o(x_din_c[25]),
	.i(x_din[25]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_24_ (
	.o(x_din_c[24]),
	.i(x_din[24]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_23_ (
	.o(x_din_c[23]),
	.i(x_din[23]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_22_ (
	.o(x_din_c[22]),
	.i(x_din[22]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_21_ (
	.o(x_din_c[21]),
	.i(x_din[21]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_20_ (
	.o(x_din_c[20]),
	.i(x_din[20]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_19_ (
	.o(x_din_c[19]),
	.i(x_din[19]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_18_ (
	.o(x_din_c[18]),
	.i(x_din[18]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_17_ (
	.o(x_din_c[17]),
	.i(x_din[17]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_16_ (
	.o(x_din_c[16]),
	.i(x_din[16]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_15_ (
	.o(x_din_c[15]),
	.i(x_din[15]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_14_ (
	.o(x_din_c[14]),
	.i(x_din[14]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_13_ (
	.o(x_din_c[13]),
	.i(x_din[13]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_12_ (
	.o(x_din_c[12]),
	.i(x_din[12]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_11_ (
	.o(x_din_c[11]),
	.i(x_din[11]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_10_ (
	.o(x_din_c[10]),
	.i(x_din[10]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_9_ (
	.o(x_din_c[9]),
	.i(x_din[9]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_8_ (
	.o(x_din_c[8]),
	.i(x_din[8]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_7_ (
	.o(x_din_c[7]),
	.i(x_din[7]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_6_ (
	.o(x_din_c[6]),
	.i(x_din[6]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_5_ (
	.o(x_din_c[5]),
	.i(x_din[5]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_4_ (
	.o(x_din_c[4]),
	.i(x_din[4]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_3_ (
	.o(x_din_c[3]),
	.i(x_din[3]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_2_ (
	.o(x_din_c[2]),
	.i(x_din[2]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_1_ (
	.o(x_din_c[1]),
	.i(x_din[1]),
	.ibar(GND)
);
// @13:13
  cycloneive_io_ibuf x_din_in_0_ (
	.o(x_din_c[0]),
	.i(x_din[0]),
	.ibar(GND)
);
// @13:10
  cycloneive_io_ibuf start_in (
	.o(start_c),
	.i(start),
	.ibar(GND)
);
// @13:9
  cycloneive_io_ibuf reset_in (
	.o(reset_c),
	.i(reset),
	.ibar(GND)
);
// @13:8
  cycloneive_io_ibuf clock_in (
	.o(clock_c),
	.i(clock),
	.ibar(GND)
);
// @13:21
  cycloneive_io_obuf z_dout_out_31_ (
	.o(z_dout[31]),
	.i(z_inst_mem_dataout_30),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_30_ (
	.o(z_dout[30]),
	.i(z_inst_mem_dataout_29),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_29_ (
	.o(z_dout[29]),
	.i(z_inst_mem_dataout_28),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_28_ (
	.o(z_dout[28]),
	.i(z_inst_mem_dataout_27),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_27_ (
	.o(z_dout[27]),
	.i(z_inst_mem_dataout_26),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_26_ (
	.o(z_dout[26]),
	.i(z_inst_mem_dataout_25),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_25_ (
	.o(z_dout[25]),
	.i(z_inst_mem_dataout_24),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_24_ (
	.o(z_dout[24]),
	.i(z_inst_mem_dataout_23),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_23_ (
	.o(z_dout[23]),
	.i(z_inst_mem_dataout_22),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_22_ (
	.o(z_dout[22]),
	.i(z_inst_mem_dataout_21),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_21_ (
	.o(z_dout[21]),
	.i(z_inst_mem_dataout_20),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_20_ (
	.o(z_dout[20]),
	.i(z_inst_mem_dataout_19),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_19_ (
	.o(z_dout[19]),
	.i(z_inst_mem_dataout_18),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_18_ (
	.o(z_dout[18]),
	.i(z_inst_mem_dataout_17),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_17_ (
	.o(z_dout[17]),
	.i(z_inst_mem_dataout_16),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_16_ (
	.o(z_dout[16]),
	.i(z_inst_mem_dataout_15),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_15_ (
	.o(z_dout[15]),
	.i(z_inst_mem_dataout_14),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_14_ (
	.o(z_dout[14]),
	.i(z_inst_mem_dataout_13),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_13_ (
	.o(z_dout[13]),
	.i(z_inst_mem_dataout_12),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_12_ (
	.o(z_dout[12]),
	.i(z_inst_mem_dataout_11),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_11_ (
	.o(z_dout[11]),
	.i(z_inst_mem_dataout_10),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_10_ (
	.o(z_dout[10]),
	.i(z_inst_mem_dataout_9),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_9_ (
	.o(z_dout[9]),
	.i(z_inst_mem_dataout_8),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_8_ (
	.o(z_dout[8]),
	.i(z_inst_mem_dataout_7),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_7_ (
	.o(z_dout[7]),
	.i(z_inst_mem_dataout_6),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_6_ (
	.o(z_dout[6]),
	.i(z_inst_mem_dataout_5),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_5_ (
	.o(z_dout[5]),
	.i(z_inst_mem_dataout_4),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_4_ (
	.o(z_dout[4]),
	.i(z_inst_mem_dataout_3),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_3_ (
	.o(z_dout[3]),
	.i(z_inst_mem_dataout_2),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_2_ (
	.o(z_dout[2]),
	.i(z_inst_mem_dataout_1),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_1_ (
	.o(z_dout[1]),
	.i(z_inst_mem_dataout_0),
	.oe(VCC)
);
// @13:21
  cycloneive_io_obuf z_dout_out_0_ (
	.o(z_dout[0]),
	.i(z_inst_mem_dataout),
	.oe(VCC)
);
// @13:11
  cycloneive_io_obuf done_out (
	.o(done),
	.i(matmul_inst_done),
	.oe(VCC)
);
// @13:39
  matmul_32s_6s_8s_3s matmul_inst (
	.x_addr_0(matmul_inst_x_addr[0]),
	.x_addr_3(matmul_inst_x_addr[3]),
	.x_addr_4(matmul_inst_x_addr[4]),
	.x_addr_5(matmul_inst_x_addr[5]),
	.x_addr_1(matmul_inst_x_addr[1]),
	.x_addr_2(matmul_inst_x_addr[2]),
	.y_addr_2(matmul_inst_y_addr[2]),
	.y_addr_1(matmul_inst_y_addr[1]),
	.y_addr_0(matmul_inst_y_addr[0]),
	.q_b_0_0(q_b_0[0]),
	.q_b_0_1(q_b_0[1]),
	.q_b_0_2(q_b_0[2]),
	.q_b_0_3(q_b_0[3]),
	.q_b_0_4(q_b_0[4]),
	.q_b_0_5(q_b_0[5]),
	.q_b_0_6(q_b_0[6]),
	.q_b_0_7(q_b_0[7]),
	.q_b_0_8(q_b_0[8]),
	.q_b_0_9(q_b_0[9]),
	.q_b_0_10(q_b_0[10]),
	.q_b_0_11(q_b_0[11]),
	.q_b_0_12(q_b_0[12]),
	.q_b_0_13(q_b_0[13]),
	.q_b_0_14(q_b_0[14]),
	.q_b_0_15(q_b_0[15]),
	.q_b_0_16(q_b_0[16]),
	.q_b_0_17(q_b_0[17]),
	.q_b_0_18(q_b_0[18]),
	.q_b_0_19(q_b_0[19]),
	.q_b_0_20(q_b_0[20]),
	.q_b_0_21(q_b_0[21]),
	.q_b_0_22(q_b_0[22]),
	.q_b_0_23(q_b_0[23]),
	.q_b_0_24(q_b_0[24]),
	.q_b_0_25(q_b_0[25]),
	.q_b_0_26(q_b_0[26]),
	.q_b_0_27(q_b_0[27]),
	.q_b_0_28(q_b_0[28]),
	.q_b_0_29(q_b_0[29]),
	.q_b_0_30(q_b_0[30]),
	.q_b_0_31(q_b_0[31]),
	.datareg_0_0(x_inst_mem_datareg[0]),
	.datareg_0_1(x_inst_mem_datareg[1]),
	.datareg_0_2(x_inst_mem_datareg[2]),
	.datareg_0_3(x_inst_mem_datareg[3]),
	.datareg_0_4(x_inst_mem_datareg[4]),
	.datareg_0_5(x_inst_mem_datareg[5]),
	.datareg_0_6(x_inst_mem_datareg[6]),
	.datareg_0_7(x_inst_mem_datareg[7]),
	.datareg_0_8(x_inst_mem_datareg[8]),
	.datareg_0_9(x_inst_mem_datareg[9]),
	.datareg_0_10(x_inst_mem_datareg[10]),
	.datareg_0_11(x_inst_mem_datareg[11]),
	.datareg_0_12(x_inst_mem_datareg[12]),
	.datareg_0_13(x_inst_mem_datareg[13]),
	.datareg_0_18(y_inst_mem_datareg[18]),
	.datareg_0_19(y_inst_mem_datareg[19]),
	.datareg_0_20(y_inst_mem_datareg[20]),
	.datareg_0_21(y_inst_mem_datareg[21]),
	.datareg_0_22(y_inst_mem_datareg[22]),
	.datareg_0_23(y_inst_mem_datareg[23]),
	.datareg_0_24(y_inst_mem_datareg[24]),
	.datareg_0_25(y_inst_mem_datareg[25]),
	.datareg_0_26(y_inst_mem_datareg[26]),
	.datareg_0_27(y_inst_mem_datareg[27]),
	.datareg_0_28(y_inst_mem_datareg[28]),
	.datareg_0_29(y_inst_mem_datareg[29]),
	.datareg_0_30(y_inst_mem_datareg[30]),
	.datareg_0_31(y_inst_mem_datareg[31]),
	.q_b_18(q_b[18]),
	.q_b_19(q_b[19]),
	.q_b_20(q_b[20]),
	.q_b_21(q_b[21]),
	.q_b_22(q_b[22]),
	.q_b_23(q_b[23]),
	.q_b_24(q_b[24]),
	.q_b_25(q_b[25]),
	.q_b_26(q_b[26]),
	.q_b_27(q_b[27]),
	.q_b_28(q_b[28]),
	.q_b_29(q_b[29]),
	.q_b_30(q_b[30]),
	.q_b_31(q_b[31]),
	.q_b_0(q_b[0]),
	.q_b_1(q_b[1]),
	.q_b_2(q_b[2]),
	.q_b_3(q_b[3]),
	.q_b_4(q_b[4]),
	.q_b_5(q_b[5]),
	.q_b_6(q_b[6]),
	.q_b_7(q_b[7]),
	.q_b_8(q_b[8]),
	.q_b_9(q_b[9]),
	.q_b_10(q_b[10]),
	.q_b_11(q_b[11]),
	.q_b_12(q_b[12]),
	.q_b_13(q_b[13]),
	.datareg_18(x_inst_mem_datareg[18]),
	.datareg_19(x_inst_mem_datareg[19]),
	.datareg_20(x_inst_mem_datareg[20]),
	.datareg_21(x_inst_mem_datareg[21]),
	.datareg_22(x_inst_mem_datareg[22]),
	.datareg_23(x_inst_mem_datareg[23]),
	.datareg_24(x_inst_mem_datareg[24]),
	.datareg_25(x_inst_mem_datareg[25]),
	.datareg_26(x_inst_mem_datareg[26]),
	.datareg_27(x_inst_mem_datareg[27]),
	.datareg_28(x_inst_mem_datareg[28]),
	.datareg_29(x_inst_mem_datareg[29]),
	.datareg_30(x_inst_mem_datareg[30]),
	.datareg_31(x_inst_mem_datareg[31]),
	.datareg_0(y_inst_mem_datareg[0]),
	.datareg_1(y_inst_mem_datareg[1]),
	.datareg_2(y_inst_mem_datareg[2]),
	.datareg_3(y_inst_mem_datareg[3]),
	.datareg_4(y_inst_mem_datareg[4]),
	.datareg_5(y_inst_mem_datareg[5]),
	.datareg_6(y_inst_mem_datareg[6]),
	.datareg_7(y_inst_mem_datareg[7]),
	.datareg_8(y_inst_mem_datareg[8]),
	.datareg_9(y_inst_mem_datareg[9]),
	.datareg_10(y_inst_mem_datareg[10]),
	.datareg_11(y_inst_mem_datareg[11]),
	.datareg_12(y_inst_mem_datareg[12]),
	.datareg_13(y_inst_mem_datareg[13]),
	.datareg_14(y_inst_mem_datareg[14]),
	.datareg_15(y_inst_mem_datareg[15]),
	.datareg_16(y_inst_mem_datareg[16]),
	.datareg_17(y_inst_mem_datareg[17]),
	.wereg_0_0(y_inst_mem_wereg[0]),
	.eq_reg_0_0(y_inst_mem_eq_reg[0]),
	.wereg_0_d0(x_inst_mem_wereg[0]),
	.eq_reg_0_d0(x_inst_mem_eq_reg[0]),
	.z_addr_0_a3_2(matmul_inst_z_addr_0_a3[3]),
	.z_addr_0_a3_3(matmul_inst_z_addr_0_a3[4]),
	.z_addr_0_a3_4(matmul_inst_z_addr_0_a3[5]),
	.z_addr_0_a3_0(matmul_inst_z_addr_0_a3[1]),
	.z_addr_0_a3_1(matmul_inst_z_addr_0_a3[2]),
	.z_addr_0_o2_0(matmul_inst_z_addr_0_o2[0]),
	.z_din_0(matmul_inst_z_din[0]),
	.z_din_1(matmul_inst_z_din[1]),
	.z_din_2(matmul_inst_z_din[2]),
	.z_din_3(matmul_inst_z_din[3]),
	.z_din_4(matmul_inst_z_din[4]),
	.z_din_5(matmul_inst_z_din[5]),
	.z_din_6(matmul_inst_z_din[6]),
	.z_din_7(matmul_inst_z_din[7]),
	.z_din_8(matmul_inst_z_din[8]),
	.z_din_9(matmul_inst_z_din[9]),
	.z_din_10(matmul_inst_z_din[10]),
	.z_din_11(matmul_inst_z_din[11]),
	.z_din_12(matmul_inst_z_din[12]),
	.z_din_13(matmul_inst_z_din[13]),
	.z_din_14(matmul_inst_z_din[14]),
	.z_din_15(matmul_inst_z_din[15]),
	.z_din_16(matmul_inst_z_din[16]),
	.z_din_17(matmul_inst_z_din[17]),
	.z_din_18(matmul_inst_z_din[18]),
	.z_din_19(matmul_inst_z_din[19]),
	.z_din_20(matmul_inst_z_din[20]),
	.z_din_21(matmul_inst_z_din[21]),
	.z_din_22(matmul_inst_z_din[22]),
	.z_din_23(matmul_inst_z_din[23]),
	.z_din_24(matmul_inst_z_din[24]),
	.z_din_25(matmul_inst_z_din[25]),
	.z_din_26(matmul_inst_z_din[26]),
	.z_din_27(matmul_inst_z_din[27]),
	.z_din_28(matmul_inst_z_din[28]),
	.z_din_29(matmul_inst_z_din[29]),
	.z_din_30(matmul_inst_z_din[30]),
	.z_din_31(matmul_inst_z_din[31]),
	.dataout_16(x_inst_mem_dataout_16),
	.dataout_15(x_inst_mem_dataout_15),
	.dataout_14(x_inst_mem_dataout_14),
	.dataout_13(x_inst_mem_dataout_13),
	.start_c(start_c),
	.state_ns_0_0_0__g0_4_0(matmul_inst_state_ns_0_0_0__g0_4_0),
	.done_1z(matmul_inst_done),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @13:56
  bram_6s_32s x_inst (
	.q_b_0(q_b[0]),
	.q_b_1(q_b[1]),
	.q_b_2(q_b[2]),
	.q_b_3(q_b[3]),
	.q_b_4(q_b[4]),
	.q_b_5(q_b[5]),
	.q_b_6(q_b[6]),
	.q_b_7(q_b[7]),
	.q_b_8(q_b[8]),
	.q_b_9(q_b[9]),
	.q_b_10(q_b[10]),
	.q_b_11(q_b[11]),
	.q_b_12(q_b[12]),
	.q_b_13(q_b[13]),
	.q_b_18(q_b[18]),
	.q_b_19(q_b[19]),
	.q_b_20(q_b[20]),
	.q_b_21(q_b[21]),
	.q_b_22(q_b[22]),
	.q_b_23(q_b[23]),
	.q_b_24(q_b[24]),
	.q_b_25(q_b[25]),
	.q_b_26(q_b[26]),
	.q_b_27(q_b[27]),
	.q_b_28(q_b[28]),
	.q_b_29(q_b[29]),
	.q_b_30(q_b[30]),
	.q_b_31(q_b[31]),
	.x_addr_5(matmul_inst_x_addr[5]),
	.x_addr_4(matmul_inst_x_addr[4]),
	.x_addr_3(matmul_inst_x_addr[3]),
	.x_addr_0(matmul_inst_x_addr[0]),
	.x_addr_1(matmul_inst_x_addr[1]),
	.x_addr_2(matmul_inst_x_addr[2]),
	.x_wr_addr_c_5(x_wr_addr_c[5]),
	.x_wr_addr_c_4(x_wr_addr_c[4]),
	.x_wr_addr_c_3(x_wr_addr_c[3]),
	.x_wr_addr_c_0(x_wr_addr_c[0]),
	.x_wr_addr_c_2(x_wr_addr_c[2]),
	.x_wr_addr_c_1(x_wr_addr_c[1]),
	.eq_reg_0(x_inst_mem_eq_reg[0]),
	.wereg_0(x_inst_mem_wereg[0]),
	.x_din_c_13(x_din_c[13]),
	.x_din_c_12(x_din_c[12]),
	.x_din_c_11(x_din_c[11]),
	.x_din_c_10(x_din_c[10]),
	.x_din_c_9(x_din_c[9]),
	.x_din_c_8(x_din_c[8]),
	.x_din_c_7(x_din_c[7]),
	.x_din_c_6(x_din_c[6]),
	.x_din_c_5(x_din_c[5]),
	.x_din_c_4(x_din_c[4]),
	.x_din_c_3(x_din_c[3]),
	.x_din_c_2(x_din_c[2]),
	.x_din_c_1(x_din_c[1]),
	.x_din_c_0(x_din_c[0]),
	.x_din_c_31(x_din_c[31]),
	.x_din_c_30(x_din_c[30]),
	.x_din_c_29(x_din_c[29]),
	.x_din_c_28(x_din_c[28]),
	.x_din_c_27(x_din_c[27]),
	.x_din_c_26(x_din_c[26]),
	.x_din_c_25(x_din_c[25]),
	.x_din_c_24(x_din_c[24]),
	.x_din_c_23(x_din_c[23]),
	.x_din_c_22(x_din_c[22]),
	.x_din_c_21(x_din_c[21]),
	.x_din_c_20(x_din_c[20]),
	.x_din_c_19(x_din_c[19]),
	.x_din_c_18(x_din_c[18]),
	.x_din_c_14(x_din_c[14]),
	.x_din_c_15(x_din_c[15]),
	.x_din_c_16(x_din_c[16]),
	.x_din_c_17(x_din_c[17]),
	.datareg_13(x_inst_mem_datareg[13]),
	.datareg_12(x_inst_mem_datareg[12]),
	.datareg_11(x_inst_mem_datareg[11]),
	.datareg_10(x_inst_mem_datareg[10]),
	.datareg_9(x_inst_mem_datareg[9]),
	.datareg_8(x_inst_mem_datareg[8]),
	.datareg_7(x_inst_mem_datareg[7]),
	.datareg_6(x_inst_mem_datareg[6]),
	.datareg_5(x_inst_mem_datareg[5]),
	.datareg_4(x_inst_mem_datareg[4]),
	.datareg_3(x_inst_mem_datareg[3]),
	.datareg_2(x_inst_mem_datareg[2]),
	.datareg_1(x_inst_mem_datareg[1]),
	.datareg_0(x_inst_mem_datareg[0]),
	.datareg_31(x_inst_mem_datareg[31]),
	.datareg_30(x_inst_mem_datareg[30]),
	.datareg_29(x_inst_mem_datareg[29]),
	.datareg_28(x_inst_mem_datareg[28]),
	.datareg_27(x_inst_mem_datareg[27]),
	.datareg_26(x_inst_mem_datareg[26]),
	.datareg_25(x_inst_mem_datareg[25]),
	.datareg_24(x_inst_mem_datareg[24]),
	.datareg_23(x_inst_mem_datareg[23]),
	.datareg_22(x_inst_mem_datareg[22]),
	.datareg_21(x_inst_mem_datareg[21]),
	.datareg_20(x_inst_mem_datareg[20]),
	.datareg_19(x_inst_mem_datareg[19]),
	.datareg_18(x_inst_mem_datareg[18]),
	.dataout_16(x_inst_mem_dataout_16),
	.dataout_15(x_inst_mem_dataout_15),
	.dataout_14(x_inst_mem_dataout_14),
	.dataout_13(x_inst_mem_dataout_13),
	.x_wr_en_c(x_wr_en_c),
	.clock_c(clock_c)
);
// @13:68
  bram_6s_32s_0 y_inst (
	.q_b_0_0(q_b_0[0]),
	.q_b_0_1(q_b_0[1]),
	.q_b_0_2(q_b_0[2]),
	.q_b_0_3(q_b_0[3]),
	.q_b_0_4(q_b_0[4]),
	.q_b_0_5(q_b_0[5]),
	.q_b_0_6(q_b_0[6]),
	.q_b_0_7(q_b_0[7]),
	.q_b_0_8(q_b_0[8]),
	.q_b_0_9(q_b_0[9]),
	.q_b_0_10(q_b_0[10]),
	.q_b_0_11(q_b_0[11]),
	.q_b_0_12(q_b_0[12]),
	.q_b_0_13(q_b_0[13]),
	.q_b_0_14(q_b_0[14]),
	.q_b_0_15(q_b_0[15]),
	.q_b_0_16(q_b_0[16]),
	.q_b_0_17(q_b_0[17]),
	.q_b_0_18(q_b_0[18]),
	.q_b_0_19(q_b_0[19]),
	.q_b_0_20(q_b_0[20]),
	.q_b_0_21(q_b_0[21]),
	.q_b_0_22(q_b_0[22]),
	.q_b_0_23(q_b_0[23]),
	.q_b_0_24(q_b_0[24]),
	.q_b_0_25(q_b_0[25]),
	.q_b_0_26(q_b_0[26]),
	.q_b_0_27(q_b_0[27]),
	.q_b_0_28(q_b_0[28]),
	.q_b_0_29(q_b_0[29]),
	.q_b_0_30(q_b_0[30]),
	.q_b_0_31(q_b_0[31]),
	.x_addr_1(matmul_inst_x_addr[1]),
	.x_addr_0(matmul_inst_x_addr[0]),
	.x_addr_2(matmul_inst_x_addr[2]),
	.y_wr_addr_c_1(y_wr_addr_c[1]),
	.y_wr_addr_c_0(y_wr_addr_c[0]),
	.y_wr_addr_c_4(y_wr_addr_c[4]),
	.y_wr_addr_c_2(y_wr_addr_c[2]),
	.y_wr_addr_c_5(y_wr_addr_c[5]),
	.y_wr_addr_c_3(y_wr_addr_c[3]),
	.y_addr_1(matmul_inst_y_addr[1]),
	.y_addr_0(matmul_inst_y_addr[0]),
	.y_addr_2(matmul_inst_y_addr[2]),
	.eq_reg_0(y_inst_mem_eq_reg[0]),
	.wereg_0(y_inst_mem_wereg[0]),
	.y_din_c_31(y_din_c[31]),
	.y_din_c_30(y_din_c[30]),
	.y_din_c_29(y_din_c[29]),
	.y_din_c_28(y_din_c[28]),
	.y_din_c_27(y_din_c[27]),
	.y_din_c_26(y_din_c[26]),
	.y_din_c_25(y_din_c[25]),
	.y_din_c_24(y_din_c[24]),
	.y_din_c_23(y_din_c[23]),
	.y_din_c_22(y_din_c[22]),
	.y_din_c_21(y_din_c[21]),
	.y_din_c_20(y_din_c[20]),
	.y_din_c_19(y_din_c[19]),
	.y_din_c_18(y_din_c[18]),
	.y_din_c_17(y_din_c[17]),
	.y_din_c_16(y_din_c[16]),
	.y_din_c_15(y_din_c[15]),
	.y_din_c_14(y_din_c[14]),
	.y_din_c_13(y_din_c[13]),
	.y_din_c_12(y_din_c[12]),
	.y_din_c_11(y_din_c[11]),
	.y_din_c_10(y_din_c[10]),
	.y_din_c_9(y_din_c[9]),
	.y_din_c_8(y_din_c[8]),
	.y_din_c_7(y_din_c[7]),
	.y_din_c_6(y_din_c[6]),
	.y_din_c_5(y_din_c[5]),
	.y_din_c_4(y_din_c[4]),
	.y_din_c_3(y_din_c[3]),
	.y_din_c_2(y_din_c[2]),
	.y_din_c_1(y_din_c[1]),
	.y_din_c_0(y_din_c[0]),
	.datareg_31(y_inst_mem_datareg[31]),
	.datareg_30(y_inst_mem_datareg[30]),
	.datareg_29(y_inst_mem_datareg[29]),
	.datareg_28(y_inst_mem_datareg[28]),
	.datareg_27(y_inst_mem_datareg[27]),
	.datareg_26(y_inst_mem_datareg[26]),
	.datareg_25(y_inst_mem_datareg[25]),
	.datareg_24(y_inst_mem_datareg[24]),
	.datareg_23(y_inst_mem_datareg[23]),
	.datareg_22(y_inst_mem_datareg[22]),
	.datareg_21(y_inst_mem_datareg[21]),
	.datareg_20(y_inst_mem_datareg[20]),
	.datareg_19(y_inst_mem_datareg[19]),
	.datareg_18(y_inst_mem_datareg[18]),
	.datareg_17(y_inst_mem_datareg[17]),
	.datareg_16(y_inst_mem_datareg[16]),
	.datareg_15(y_inst_mem_datareg[15]),
	.datareg_14(y_inst_mem_datareg[14]),
	.datareg_13(y_inst_mem_datareg[13]),
	.datareg_12(y_inst_mem_datareg[12]),
	.datareg_11(y_inst_mem_datareg[11]),
	.datareg_10(y_inst_mem_datareg[10]),
	.datareg_9(y_inst_mem_datareg[9]),
	.datareg_8(y_inst_mem_datareg[8]),
	.datareg_7(y_inst_mem_datareg[7]),
	.datareg_6(y_inst_mem_datareg[6]),
	.datareg_5(y_inst_mem_datareg[5]),
	.datareg_4(y_inst_mem_datareg[4]),
	.datareg_3(y_inst_mem_datareg[3]),
	.datareg_2(y_inst_mem_datareg[2]),
	.datareg_1(y_inst_mem_datareg[1]),
	.datareg_0(y_inst_mem_datareg[0]),
	.y_wr_en_c(y_wr_en_c),
	.clock_c(clock_c)
);
// @13:80
  bram_6s_32s_1 z_inst (
	.z_addr_0_o2_0(matmul_inst_z_addr_0_o2[0]),
	.z_addr_0_a3_2(matmul_inst_z_addr_0_a3[3]),
	.z_addr_0_a3_0(matmul_inst_z_addr_0_a3[1]),
	.z_addr_0_a3_3(matmul_inst_z_addr_0_a3[4]),
	.z_addr_0_a3_1(matmul_inst_z_addr_0_a3[2]),
	.z_addr_0_a3_4(matmul_inst_z_addr_0_a3[5]),
	.z_addr_c_3(z_addr_c[3]),
	.z_addr_c_1(z_addr_c[1]),
	.z_addr_c_4(z_addr_c[4]),
	.z_addr_c_2(z_addr_c[2]),
	.z_addr_c_5(z_addr_c[5]),
	.z_addr_c_0(z_addr_c[0]),
	.z_din_0(matmul_inst_z_din[0]),
	.z_din_1(matmul_inst_z_din[1]),
	.z_din_2(matmul_inst_z_din[2]),
	.z_din_3(matmul_inst_z_din[3]),
	.z_din_4(matmul_inst_z_din[4]),
	.z_din_5(matmul_inst_z_din[5]),
	.z_din_6(matmul_inst_z_din[6]),
	.z_din_7(matmul_inst_z_din[7]),
	.z_din_8(matmul_inst_z_din[8]),
	.z_din_9(matmul_inst_z_din[9]),
	.z_din_10(matmul_inst_z_din[10]),
	.z_din_11(matmul_inst_z_din[11]),
	.z_din_12(matmul_inst_z_din[12]),
	.z_din_13(matmul_inst_z_din[13]),
	.z_din_14(matmul_inst_z_din[14]),
	.z_din_15(matmul_inst_z_din[15]),
	.z_din_16(matmul_inst_z_din[16]),
	.z_din_17(matmul_inst_z_din[17]),
	.z_din_18(matmul_inst_z_din[18]),
	.z_din_19(matmul_inst_z_din[19]),
	.z_din_20(matmul_inst_z_din[20]),
	.z_din_21(matmul_inst_z_din[21]),
	.z_din_22(matmul_inst_z_din[22]),
	.z_din_23(matmul_inst_z_din[23]),
	.z_din_24(matmul_inst_z_din[24]),
	.z_din_25(matmul_inst_z_din[25]),
	.z_din_26(matmul_inst_z_din[26]),
	.z_din_27(matmul_inst_z_din[27]),
	.z_din_28(matmul_inst_z_din[28]),
	.z_din_29(matmul_inst_z_din[29]),
	.z_din_30(matmul_inst_z_din[30]),
	.z_din_31(matmul_inst_z_din[31]),
	.dataout_30(z_inst_mem_dataout_30),
	.dataout_29(z_inst_mem_dataout_29),
	.dataout_28(z_inst_mem_dataout_28),
	.dataout_27(z_inst_mem_dataout_27),
	.dataout_26(z_inst_mem_dataout_26),
	.dataout_25(z_inst_mem_dataout_25),
	.dataout_24(z_inst_mem_dataout_24),
	.dataout_23(z_inst_mem_dataout_23),
	.dataout_22(z_inst_mem_dataout_22),
	.dataout_21(z_inst_mem_dataout_21),
	.dataout_20(z_inst_mem_dataout_20),
	.dataout_19(z_inst_mem_dataout_19),
	.dataout_18(z_inst_mem_dataout_18),
	.dataout_17(z_inst_mem_dataout_17),
	.dataout_16(z_inst_mem_dataout_16),
	.dataout_15(z_inst_mem_dataout_15),
	.dataout_14(z_inst_mem_dataout_14),
	.dataout_13(z_inst_mem_dataout_13),
	.dataout_12(z_inst_mem_dataout_12),
	.dataout_11(z_inst_mem_dataout_11),
	.dataout_10(z_inst_mem_dataout_10),
	.dataout_9(z_inst_mem_dataout_9),
	.dataout_8(z_inst_mem_dataout_8),
	.dataout_7(z_inst_mem_dataout_7),
	.dataout_6(z_inst_mem_dataout_6),
	.dataout_5(z_inst_mem_dataout_5),
	.dataout_4(z_inst_mem_dataout_4),
	.dataout_3(z_inst_mem_dataout_3),
	.dataout_2(z_inst_mem_dataout_2),
	.dataout_1(z_inst_mem_dataout_1),
	.dataout_0(z_inst_mem_dataout_0),
	.dataout(z_inst_mem_dataout),
	.state_ns_0_0_0__g0_4_0(matmul_inst_state_ns_0_0_0__g0_4_0),
	.clock_c(clock_c)
);
endmodule /* matmul_top */

