2:15:29 PM
Lpc file:  "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c/MyI2C.lpc" 
cmd:  "C:\lscc\iCEcube2.2017.08\LSE\bin\nt\ipgen.exe" 
arguments: "-n MyI2C -lang verilog -arch ICE40UP -type serialbus -freq 19.2 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer both -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_scl_input none -spi none -spi_slave both -spi_master none -spi_rate_left 1 -spi_rate_right 1 -spi_cs_left 1 -spi_cs_right 1 -spi_tx_ready none -spi_tx_overrun none -spi_rx_ready none -spi_rx_overrun none -spi_wakeup_enable none -spi_lsb_first none -spi_phase_adj none -spi_inv_clk none -spi_hand_shake none -spi_iobuffer both" 
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:17:50 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
Verilog syntax check successful!
Selecting top level module MyI2C
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":3901:7:3901:12|Synthesizing module SB_I2C in library work.

@N: CG364 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Synthesizing module MyI2C in library work.

@W: CG296 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":238:11:238:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":247:25:247:37|Referenced variable hard00_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":245:25:245:37|Referenced variable hard01_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":243:25:243:37|Referenced variable hard10_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":241:25:241:37|Referenced variable hard11_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:17:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:17:51 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:17:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:17:52 2020

###########################################################]
Pre-mapping Report

# Sun Jan 19 14:17:52 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt 
Printing clock  summary report in "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT453 |clock period is too long for clock MyI2C|I2C2_SCLo_derived_clock, changing period from 48000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 24000.0 ns to 10000.0 ns. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MyI2C

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                           Clock                     Clock
Clock                             Frequency     Period        Type                            Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
MyI2C|I2C2_SCLo_derived_clock     4.9 MHz       202.995       derived (from MyI2C|SBCLKi)     Autoconstr_clkgroup_0     0    
MyI2C|SBCLKi                      98.5 MHz      10.150        inferred                        Autoconstr_clkgroup_0     15   
=============================================================================================================================

@W: MT529 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":253:4:253:9|Found inferred clock MyI2C|SBCLKi which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:17:53 2020

###########################################################]
Map & Optimize Report

# Sun Jan 19 14:17:53 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":211:24:211:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":210:24:210:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":210:24:210:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":211:24:211:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":211:24:211:48|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 8 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":210:24:210:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":210:24:210:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 3 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":210:24:210:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":210:24:210:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":253:4:253:9|Found counter in view:work.MyI2C(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  60 /        14



@N: FX1016 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":85:15:85:20|SB_GB_IO inserted on the port SBCLKi.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock MyI2C|I2C2_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       SBCLKi_ibuf_gb_io     SB_GB_IO               15         trans_count[0] 
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock MyI2C|SBCLKi with period 5.68ns. Please declare a user-defined clock on object "p:SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 19 14:17:53 2020
#


Top view:               MyI2C
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi       176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi  MyI2C|SBCLKi  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MyI2C|SBCLKi
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                 Arrival           
Instance           Reference        Type         Pin     Net                Time        Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
trans_count[0]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[0]     0.796       -1.002
IPDONE_i           MyI2C|SBCLKi     SB_DFFR      Q       IPDONE_c           0.796       -0.971
trans_count[1]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[1]     0.796       -0.929
start              MyI2C|SBCLKi     SB_DFFR      Q       start              0.796       -0.898
trans_count[2]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[2]     0.796       -0.898
trans_count[3]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[3]     0.796       -0.867
trans_count[4]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[4]     0.796       -0.774
load_d1            MyI2C|SBCLKi     SB_DFFR      Q       load_d1            0.796       0.958 
pup                MyI2C|SBCLKi     SB_DFFS      Q       pup                0.796       0.958 
trans_count[5]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[5]     0.796       0.958 
==============================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                    Required           
Instance           Reference        Type         Pin     Net                   Time         Slack 
                   Clock                                                                          
--------------------------------------------------------------------------------------------------
IPDONE_i           MyI2C|SBCLKi     SB_DFFR      D       IPDONE_i              5.522        -1.002
trans_count[0]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[1]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[2]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[3]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[4]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[5]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[5]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[5]     5.522        0.354 
trans_count[4]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[4]     5.522        0.554 
trans_count[3]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[3]     5.522        0.754 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[0]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I0       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.661     3.056       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
IPDONE_i_RNO                  SB_LUT4      I1       In      -         4.427       -         
IPDONE_i_RNO                  SB_LUT4      O        Out     0.589     5.017       -         
IPDONE_i                      Net          -        -       1.507     -           1         
IPDONE_i                      SB_DFFR      D        In      -         6.524       -         
============================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE_c           Net         -        -       1.599     -           23        
IPDONE_i_RNO_0     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I2       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.558     4.986       -         
IPDONE_i           Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.492       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[1]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I1       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.589     2.984       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
IPDONE_i_RNO                  SB_LUT4      I1       In      -         4.355       -         
IPDONE_i_RNO                  SB_LUT4      O        Out     0.589     4.944       -         
IPDONE_i                      Net          -        -       1.507     -           1         
IPDONE_i                      SB_DFFR      D        In      -         6.451       -         
============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.677

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.919

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            trans_count[0] / E
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[0]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I0       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.661     3.056       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
start_RNICE3N2                SB_LUT4      I0       In      -         4.427       -         
start_RNICE3N2                SB_LUT4      O        Out     0.661     5.089       -         
N_38                          Net          -        -       1.507     -           6         
trans_count[0]                SB_DFFER     E        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.596 is 2.119(32.1%) logic and 4.477(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.677

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.919

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            trans_count[5] / E
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[0]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I0       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.661     3.056       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
start_RNICE3N2                SB_LUT4      I0       In      -         4.427       -         
start_RNICE3N2                SB_LUT4      O        Out     0.661     5.089       -         
N_38                          Net          -        -       1.507     -           6         
trans_count[5]                SB_DFFER     E        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.596 is 2.119(32.1%) logic and 4.477(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for MyI2C 

Mapping to part: ice40up5kuwg30
Cell usage:
SB_CARRY        5 uses
SB_DFFER        6 uses
SB_DFFR         6 uses
SB_DFFS         2 uses
SB_I2C          1 use
SB_LUT4         55 uses

I/O ports: 41
I/O primitives: 41
SB_GB_IO       1 use
SB_IO          40 uses

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   MyI2C|SBCLKi: 1

@S |Mapping Summary:
Total  LUTs: 55 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:17:54 2020

###########################################################]


Synthesis exit by 0.
Current Implementation i2c_Implmnt its sbt path: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf " "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist" "-pUWG30" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf...
start to read sdc/scf file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
sdc_reader OK E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
Stored edif netlist at E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C...

write Timing Constraint to E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MyI2C

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name MyI2C


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package UWG30 --deviceMarketName iCE40UP5K --sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C --outdir E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package UWG30 --deviceMarketName iCE40UP5K --sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - UWG30
Design database      - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C
SDC file             - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	40
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	1
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	1
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 14
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 3
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 21
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 41
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 41
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name MyI2C
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:38:26 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
@E: CG849 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":99:0:99:0|Unexpected ) after , missing port in ANSI list
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":344:98:344:112|Ignoring property I2C_CLK_DIVIDER
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":344:117:344:133|Ignoring property SDA_INPUT_DELAYED
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":344:137:344:154|Ignoring property SDA_OUTPUT_DELAYED
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":344:158:344:175|Ignoring property SCL_INPUT_FILTERED
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:38:26 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:38:26 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:38:53 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
Verilog syntax check successful!
Selecting top level module MyI2C
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":3901:7:3901:12|Synthesizing module SB_I2C in library work.

@N: CG364 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Synthesizing module MyI2C in library work.

@E: CG791 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":369:23:369:23|Could not resolve hierarchical name 'SPIPWKUP[0]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:38:53 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:38:53 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:39:25 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
Verilog syntax check successful!
Selecting top level module MyI2C
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":3901:7:3901:12|Synthesizing module SB_I2C in library work.

@N: CG364 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Synthesizing module MyI2C in library work.

@W: CG296 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":240:11:240:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":249:25:249:37|Referenced variable hard00_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":247:25:247:37|Referenced variable hard01_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":245:25:245:37|Referenced variable hard10_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":243:25:243:37|Referenced variable hard11_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:39:25 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:39:25 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:39:25 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_comp.srs changed - recompiling
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:39:26 2020

###########################################################]
Pre-mapping Report

# Sun Jan 19 14:39:27 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt 
Printing clock  summary report in "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT453 |clock period is too long for clock MyI2C|I2C2_SCLo_derived_clock, changing period from 48000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 24000.0 ns to 10000.0 ns. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MyI2C

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                           Clock                     Clock
Clock                             Frequency     Period        Type                            Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
MyI2C|I2C2_SCLo_derived_clock     4.9 MHz       202.995       derived (from MyI2C|SBCLKi)     Autoconstr_clkgroup_0     0    
MyI2C|SBCLKi                      98.5 MHz      10.150        inferred                        Autoconstr_clkgroup_0     15   
=============================================================================================================================

@W: MT529 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":255:4:255:9|Found inferred clock MyI2C|SBCLKi which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:39:27 2020

###########################################################]
Map & Optimize Report

# Sun Jan 19 14:39:27 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":213:24:213:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":213:24:213:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":213:24:213:48|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 8 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 3 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":255:4:255:9|Found counter in view:work.MyI2C(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  60 /        14



@N: FX1016 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":85:15:85:20|SB_GB_IO inserted on the port SBCLKi.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock MyI2C|I2C2_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       SBCLKi_ibuf_gb_io     SB_GB_IO               15         trans_count[0] 
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock MyI2C|SBCLKi with period 5.68ns. Please declare a user-defined clock on object "p:SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 19 14:39:28 2020
#


Top view:               MyI2C
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi       176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi  MyI2C|SBCLKi  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MyI2C|SBCLKi
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                 Arrival           
Instance           Reference        Type         Pin     Net                Time        Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
trans_count[0]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[0]     0.796       -1.002
IPDONE_i           MyI2C|SBCLKi     SB_DFFR      Q       IPDONE_c           0.796       -0.971
trans_count[1]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[1]     0.796       -0.929
start              MyI2C|SBCLKi     SB_DFFR      Q       start              0.796       -0.898
trans_count[2]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[2]     0.796       -0.898
trans_count[3]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[3]     0.796       -0.867
trans_count[4]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[4]     0.796       -0.774
load_d1            MyI2C|SBCLKi     SB_DFFR      Q       load_d1            0.796       0.958 
pup                MyI2C|SBCLKi     SB_DFFS      Q       pup                0.796       0.958 
trans_count[5]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count[5]     0.796       0.958 
==============================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                    Required           
Instance           Reference        Type         Pin     Net                   Time         Slack 
                   Clock                                                                          
--------------------------------------------------------------------------------------------------
IPDONE_i           MyI2C|SBCLKi     SB_DFFR      D       IPDONE_i              5.522        -1.002
trans_count[0]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[1]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[2]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[3]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[4]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[5]     MyI2C|SBCLKi     SB_DFFER     E       N_38                  5.677        -0.919
trans_count[5]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[5]     5.522        0.354 
trans_count[4]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[4]     5.522        0.554 
trans_count[3]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[3]     5.522        0.754 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[0]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I0       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.661     3.056       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
IPDONE_i_RNO                  SB_LUT4      I1       In      -         4.427       -         
IPDONE_i_RNO                  SB_LUT4      O        Out     0.589     5.017       -         
IPDONE_i                      Net          -        -       1.507     -           1         
IPDONE_i                      SB_DFFR      D        In      -         6.524       -         
============================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE_c           Net         -        -       1.599     -           23        
IPDONE_i_RNO_0     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I2       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.558     4.986       -         
IPDONE_i           Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.492       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[1]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I1       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.589     2.984       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
IPDONE_i_RNO                  SB_LUT4      I1       In      -         4.355       -         
IPDONE_i_RNO                  SB_LUT4      O        Out     0.589     4.944       -         
IPDONE_i                      Net          -        -       1.507     -           1         
IPDONE_i                      SB_DFFR      D        In      -         6.451       -         
============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.677

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.919

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            trans_count[0] / E
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[0]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I0       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.661     3.056       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
start_RNICE3N2                SB_LUT4      I0       In      -         4.427       -         
start_RNICE3N2                SB_LUT4      O        Out     0.661     5.089       -         
N_38                          Net          -        -       1.507     -           6         
trans_count[0]                SB_DFFER     E        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.596 is 2.119(32.1%) logic and 4.477(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.677

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.919

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            trans_count[5] / E
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
trans_count[0]                SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]                Net          -        -       1.599     -           8         
trans_count_RNIB1T71[2]       SB_LUT4      I0       In      -         2.395       -         
trans_count_RNIB1T71[2]       SB_LUT4      O        Out     0.661     3.056       -         
un1_ssm_SBADRi_2_i_a3_0_0     Net          -        -       1.371     -           2         
start_RNICE3N2                SB_LUT4      I0       In      -         4.427       -         
start_RNICE3N2                SB_LUT4      O        Out     0.661     5.089       -         
N_38                          Net          -        -       1.507     -           6         
trans_count[5]                SB_DFFER     E        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.596 is 2.119(32.1%) logic and 4.477(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for MyI2C 

Mapping to part: ice40up5kuwg30
Cell usage:
SB_CARRY        5 uses
SB_DFFER        6 uses
SB_DFFR         6 uses
SB_DFFS         2 uses
SB_I2C          1 use
SB_LUT4         55 uses

I/O ports: 37
I/O primitives: 37
SB_GB_IO       1 use
SB_IO          36 uses

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   MyI2C|SBCLKi: 1

@S |Mapping Summary:
Total  LUTs: 55 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:39:28 2020

###########################################################]


Synthesis exit by 0.
Current Implementation i2c_Implmnt its sbt path: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf " "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist" "-pUWG30" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf...
start to read sdc/scf file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
sdc_reader OK E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
Stored edif netlist at E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C...

write Timing Constraint to E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MyI2C

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name MyI2C


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package UWG30 --deviceMarketName iCE40UP5K --sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C --outdir E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package UWG30 --deviceMarketName iCE40UP5K --sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - UWG30
Design database      - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C
SDC file             - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	36
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	1
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	1
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 14
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 3
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 21
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 37
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 37
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name MyI2C
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:47:41 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
@E: CG496 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":135:4:135:6|Expecting valid net type or name
@E: CG342 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":217:12:217:19|Expecting target variable, found wb_we_ix -- possible misspelling
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":345:98:345:112|Ignoring property I2C_CLK_DIVIDER
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":345:117:345:133|Ignoring property SDA_INPUT_DELAYED
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":345:137:345:154|Ignoring property SDA_OUTPUT_DELAYED
@W: CS133 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":345:158:345:175|Ignoring property SCL_INPUT_FILTERED
@E: CS187 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":381:0:381:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:47:42 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:47:42 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:48:03 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
Verilog syntax check successful!
Selecting top level module MyI2C
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":3901:7:3901:12|Synthesizing module SB_I2C in library work.

@N: CG364 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Synthesizing module MyI2C in library work.

@W: CG296 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":240:11:240:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":249:25:249:37|Referenced variable hard00_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":247:25:247:37|Referenced variable hard01_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":245:25:245:37|Referenced variable hard10_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":243:25:243:37|Referenced variable hard11_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:48:03 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:48:03 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:48:03 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_comp.srs changed - recompiling
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:48:04 2020

###########################################################]
Pre-mapping Report

# Sun Jan 19 14:48:04 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt 
Printing clock  summary report in "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT453 |clock period is too long for clock MyI2C|I2C2_SCLo_derived_clock, changing period from 48000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 24000.0 ns to 10000.0 ns. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MyI2C

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                           Clock                     Clock
Clock                             Frequency     Period        Type                            Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
MyI2C|I2C2_SCLo_derived_clock     4.9 MHz       202.995       derived (from MyI2C|SBCLKi)     Autoconstr_clkgroup_0     0    
MyI2C|SBCLKi                      98.5 MHz      10.150        inferred                        Autoconstr_clkgroup_0     15   
=============================================================================================================================

@W: MT529 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":255:4:255:9|Found inferred clock MyI2C|SBCLKi which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:48:05 2020

###########################################################]
Map & Optimize Report

# Sun Jan 19 14:48:05 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":213:24:213:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":213:24:213:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":213:24:213:48|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 8 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 3 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":212:24:212:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":255:4:255:9|Found counter in view:work.MyI2C(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  55 /        14
@N: FX271 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":255:4:255:9|Replicating instance trans_count[0] (in view: work.MyI2C(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":85:15:85:20|SB_GB_IO inserted on the port SBCLKi.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock MyI2C|I2C2_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       SBCLKi_ibuf_gb_io     SB_GB_IO               16         strobe         
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock MyI2C|SBCLKi with period 5.68ns. Please declare a user-defined clock on object "p:SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 19 14:48:05 2020
#


Top view:               MyI2C
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi       176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi  MyI2C|SBCLKi  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MyI2C|SBCLKi
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                      Arrival           
Instance                Reference        Type         Pin     Net                     Time        Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
trans_count[1]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[1]          0.796       -1.002
IPDONE_i                MyI2C|SBCLKi     SB_DFFR      Q       IPDONE_c                0.796       -0.971
trans_count[2]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[2]          0.796       -0.929
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count_fast[0]     0.796       -0.929
start                   MyI2C|SBCLKi     SB_DFFR      Q       start                   0.796       -0.898
trans_count[3]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[3]          0.796       -0.867
trans_count[4]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[4]          0.796       -0.774
load_d1                 MyI2C|SBCLKi     SB_DFFR      Q       load_d1                 0.796       0.958 
pup                     MyI2C|SBCLKi     SB_DFFS      Q       pup                     0.796       0.958 
trans_count[5]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[5]          0.796       0.958 
========================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                         Required           
Instance                Reference        Type         Pin     Net                        Time         Slack 
                        Clock                                                                               
------------------------------------------------------------------------------------------------------------
IPDONE_i                MyI2C|SBCLKi     SB_DFFR      D       IPDONE_i                   5.522        -1.002
trans_count[0]          MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[0]          5.522        -0.929
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm_fast[0]     5.522        -0.929
trans_count[0]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[1]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[2]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[3]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[4]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[5]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
trans_count[1]                   SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]                   Net          -        -       1.599     -           9         
trans_count_fast_RNIOBG51[0]     SB_LUT4      I0       In      -         2.395       -         
trans_count_fast_RNIOBG51[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_71                             Net          -        -       1.371     -           6         
IPDONE_i_RNO                     SB_LUT4      I1       In      -         4.427       -         
IPDONE_i_RNO                     SB_LUT4      O        Out     0.589     5.017       -         
IPDONE_i                         Net          -        -       1.507     -           1         
IPDONE_i                         SB_DFFR      D        In      -         6.524       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE_c           Net         -        -       1.599     -           19        
IPDONE_i_RNO_0     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I2       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.558     4.986       -         
IPDONE_i           Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.492       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[2] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
trans_count[2]                   SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[2]                   Net          -        -       1.599     -           9         
trans_count_fast_RNIOBG51[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNIOBG51[0]     SB_LUT4      O        Out     0.589     2.984       -         
N_71                             Net          -        -       1.371     -           6         
IPDONE_i_RNO                     SB_LUT4      I1       In      -         4.355       -         
IPDONE_i_RNO                     SB_LUT4      O        Out     0.589     4.944       -         
IPDONE_i                         Net          -        -       1.507     -           1         
IPDONE_i                         SB_DFFR      D        In      -         6.451       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count_fast[0] / Q
    Ending point:                            trans_count[0] / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
trans_count_fast[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count_fast[0]             Net          -        -       1.599     -           3         
trans_count_fast_RNI5VSA[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNI5VSA[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]                Net          -        -       1.371     -           2         
trans_count_RNO[0]              SB_LUT4      I1       In      -         4.355       -         
trans_count_RNO[0]              SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm[0]               Net          -        -       1.507     -           1         
trans_count[0]                  SB_DFFER     D        In      -         6.451       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count_fast[0] / Q
    Ending point:                            trans_count_fast[0] / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
trans_count_fast[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count_fast[0]             Net          -        -       1.599     -           3         
trans_count_fast_RNI5VSA[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNI5VSA[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]                Net          -        -       1.371     -           2         
trans_count_fast_RNO[0]         SB_LUT4      I1       In      -         4.355       -         
trans_count_fast_RNO[0]         SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm_fast[0]          Net          -        -       1.507     -           1         
trans_count_fast[0]             SB_DFFER     D        In      -         6.451       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for MyI2C 

Mapping to part: ice40up5kuwg30
Cell usage:
SB_CARRY        5 uses
SB_DFFER        8 uses
SB_DFFR         5 uses
SB_DFFS         2 uses
SB_I2C          1 use
SB_LUT4         52 uses

I/O ports: 29
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   MyI2C|SBCLKi: 1

@S |Mapping Summary:
Total  LUTs: 52 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:48:06 2020

###########################################################]


Synthesis exit by 0.
Current Implementation i2c_Implmnt its sbt path: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf " "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist" "-pUWG30" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf...
start to read sdc/scf file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
sdc_reader OK E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
Stored edif netlist at E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C...

write Timing Constraint to E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MyI2C

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name MyI2C
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:51:31 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
Verilog syntax check successful!
File E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v changed - recompiling
Selecting top level module MyI2C
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":3901:7:3901:12|Synthesizing module SB_I2C in library work.

@N: CG364 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Synthesizing module MyI2C in library work.

@W: CG296 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":242:11:242:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":249:25:249:37|Referenced variable hard01_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":247:25:247:37|Referenced variable hard10_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":245:25:245:37|Referenced variable hard11_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":251:25:251:37|Referenced variable hard00_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:51:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:51:31 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:51:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_comp.srs changed - recompiling
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:51:32 2020

###########################################################]
Pre-mapping Report

# Sun Jan 19 14:51:32 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt 
Printing clock  summary report in "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT453 |clock period is too long for clock MyI2C|I2C2_SCLo_derived_clock, changing period from 48000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 24000.0 ns to 10000.0 ns. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MyI2C

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                           Clock                     Clock
Clock                             Frequency     Period        Type                            Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
MyI2C|I2C2_SCLo_derived_clock     4.9 MHz       202.995       derived (from MyI2C|SBCLKi)     Autoconstr_clkgroup_0     0    
MyI2C|SBCLKi                      98.5 MHz      10.150        inferred                        Autoconstr_clkgroup_0     15   
=============================================================================================================================

@W: MT529 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":257:4:257:9|Found inferred clock MyI2C|SBCLKi which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:51:32 2020

###########################################################]
Map & Optimize Report

# Sun Jan 19 14:51:32 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":215:24:215:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":214:24:214:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":214:24:214:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":215:24:215:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":215:24:215:48|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 8 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":214:24:214:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":214:24:214:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 3 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":214:24:214:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":214:24:214:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":257:4:257:9|Found counter in view:work.MyI2C(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  47 /        14
@N: FX271 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":257:4:257:9|Replicating instance trans_count[0] (in view: work.MyI2C(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":85:15:85:20|SB_GB_IO inserted on the port SBCLKi.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock MyI2C|I2C2_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       SBCLKi_ibuf_gb_io     SB_GB_IO               16         strobe         
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock MyI2C|SBCLKi with period 5.68ns. Please declare a user-defined clock on object "p:SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 19 14:51:33 2020
#


Top view:               MyI2C
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi       176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi  MyI2C|SBCLKi  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MyI2C|SBCLKi
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                      Arrival           
Instance                Reference        Type         Pin     Net                     Time        Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
trans_count[1]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[1]          0.796       -1.002
IPDONE_i                MyI2C|SBCLKi     SB_DFFR      Q       IPDONE_c                0.796       -0.971
trans_count[2]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[2]          0.796       -0.929
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count_fast[0]     0.796       -0.929
start                   MyI2C|SBCLKi     SB_DFFR      Q       start                   0.796       -0.898
trans_count[3]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[3]          0.796       -0.867
trans_count[4]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[4]          0.796       -0.774
load_d1                 MyI2C|SBCLKi     SB_DFFR      Q       load_d1                 0.796       0.958 
pup                     MyI2C|SBCLKi     SB_DFFS      Q       pup                     0.796       0.958 
trans_count[5]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[5]          0.796       0.958 
========================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                         Required           
Instance                Reference        Type         Pin     Net                        Time         Slack 
                        Clock                                                                               
------------------------------------------------------------------------------------------------------------
IPDONE_i                MyI2C|SBCLKi     SB_DFFR      D       IPDONE_i                   5.522        -1.002
trans_count[0]          MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[0]          5.522        -0.929
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm_fast[0]     5.522        -0.929
trans_count[0]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[1]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[2]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[3]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[4]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count[5]          MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     E       N_33                       5.677        -0.919
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
trans_count[1]                   SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]                   Net          -        -       1.599     -           9         
trans_count_fast_RNIOBG51[0]     SB_LUT4      I0       In      -         2.395       -         
trans_count_fast_RNIOBG51[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_71                             Net          -        -       1.371     -           6         
IPDONE_i_RNO                     SB_LUT4      I1       In      -         4.427       -         
IPDONE_i_RNO                     SB_LUT4      O        Out     0.589     5.017       -         
IPDONE_i                         Net          -        -       1.507     -           1         
IPDONE_i                         SB_DFFR      D        In      -         6.524       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE_c           Net         -        -       1.599     -           19        
IPDONE_i_RNO_0     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I2       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.558     4.986       -         
IPDONE_i           Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.492       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[2] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
trans_count[2]                   SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[2]                   Net          -        -       1.599     -           9         
trans_count_fast_RNIOBG51[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNIOBG51[0]     SB_LUT4      O        Out     0.589     2.984       -         
N_71                             Net          -        -       1.371     -           6         
IPDONE_i_RNO                     SB_LUT4      I1       In      -         4.355       -         
IPDONE_i_RNO                     SB_LUT4      O        Out     0.589     4.944       -         
IPDONE_i                         Net          -        -       1.507     -           1         
IPDONE_i                         SB_DFFR      D        In      -         6.451       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count_fast[0] / Q
    Ending point:                            trans_count[0] / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
trans_count_fast[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count_fast[0]             Net          -        -       1.599     -           3         
trans_count_fast_RNI5VSA[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNI5VSA[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]                Net          -        -       1.371     -           2         
trans_count_RNO[0]              SB_LUT4      I1       In      -         4.355       -         
trans_count_RNO[0]              SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm[0]               Net          -        -       1.507     -           1         
trans_count[0]                  SB_DFFER     D        In      -         6.451       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count_fast[0] / Q
    Ending point:                            trans_count_fast[0] / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
trans_count_fast[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count_fast[0]             Net          -        -       1.599     -           3         
trans_count_fast_RNI5VSA[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNI5VSA[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]                Net          -        -       1.371     -           2         
trans_count_fast_RNO[0]         SB_LUT4      I1       In      -         4.355       -         
trans_count_fast_RNO[0]         SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm_fast[0]          Net          -        -       1.507     -           1         
trans_count_fast[0]             SB_DFFER     D        In      -         6.451       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for MyI2C 

Mapping to part: ice40up5kuwg30
Cell usage:
SB_CARRY        5 uses
SB_DFFER        8 uses
SB_DFFR         5 uses
SB_DFFS         2 uses
SB_I2C          1 use
SB_LUT4         44 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   MyI2C|SBCLKi: 1

@S |Mapping Summary:
Total  LUTs: 44 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:51:33 2020

###########################################################]


Synthesis exit by 0.
Current Implementation i2c_Implmnt its sbt path: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf " "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist" "-pUWG30" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf...
start to read sdc/scf file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
sdc_reader OK E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
Stored edif netlist at E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C...

write Timing Constraint to E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MyI2C

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name MyI2C


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package UWG30 --deviceMarketName iCE40UP5K --sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C --outdir E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package UWG30 --deviceMarketName iCE40UP5K --sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - UWG30
Design database      - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C
SDC file             - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	1
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	1
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 14
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 3
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 21
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 21
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 21
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "i2c_syn.prj" -log "i2c_Implmnt/i2c.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of i2c_Implmnt/i2c.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: ENTERPRISE3

# Sun Jan 19 14:53:12 2020

#Implementation: i2c_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v" (library work)
Verilog syntax check successful!
File E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v changed - recompiling
Selecting top level module MyI2C
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":3901:7:3901:12|Synthesizing module SB_I2C in library work.

@N: CG364 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Synthesizing module MyI2C in library work.

@W: CG296 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":244:11:244:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":249:25:249:37|Referenced variable hard10_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":247:25:247:37|Referenced variable hard11_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":253:25:253:37|Referenced variable hard00_SBDATo is not in sensitivity list.
@W: CG290 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":251:25:251:37|Referenced variable hard01_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:53:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:53:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:53:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_comp.srs changed - recompiling
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level
@N: NF107 :"E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v":74:7:74:11|Selected library: work cell: MyI2C view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 19 14:53:14 2020

###########################################################]
Pre-mapping Report

# Sun Jan 19 14:53:14 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt 
Printing clock  summary report in "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT453 |clock period is too long for clock MyI2C|I2C2_SCLo_derived_clock, changing period from 48000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 24000.0 ns to 10000.0 ns. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MyI2C

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                           Clock                     Clock
Clock                             Frequency     Period        Type                            Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
MyI2C|I2C2_SCLo_derived_clock     4.9 MHz       202.995       derived (from MyI2C|SBCLKi)     Autoconstr_clkgroup_0     0    
MyI2C|SBCLKi                      98.5 MHz      10.150        inferred                        Autoconstr_clkgroup_0     15   
=============================================================================================================================

@W: MT529 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":259:4:259:9|Found inferred clock MyI2C|SBCLKi which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:53:14 2020

###########################################################]
Map & Optimize Report

# Sun Jan 19 14:53:14 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":217:24:217:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":216:24:216:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":216:24:216:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":217:24:217:48|ROM ssm_SBDATi[7:0] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":217:24:217:48|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 8 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":216:24:216:47|ROM ssm_SBADRi[7:5] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":216:24:216:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 3 bits.
@W: FA239 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":216:24:216:47|ROM ssm_SBADRi[3:2] (in view: work.MyI2C(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":216:24:216:47|Found ROM .delname. (in view: work.MyI2C(verilog)) with 23 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":259:4:259:9|Found counter in view:work.MyI2C(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  43 /        14
@N: FX271 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":259:4:259:9|Replicating instance trans_count[0] (in view: work.MyI2C(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"e:\mystuff\dev\dadandson\z80\fpga\i2c\fromscratch\i2c\myi2c.v":85:15:85:20|SB_GB_IO inserted on the port SBCLKi.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock MyI2C|I2C2_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance    
---------------------------------------------------------------------------------------------
@K:CKID0001       SBCLKi_ibuf_gb_io     SB_GB_IO               16         trans_count_fast[0]
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\synwork\i2c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\i2c.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock MyI2C|SBCLKi with period 5.68ns. Please declare a user-defined clock on object "p:SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 19 14:53:15 2020
#


Top view:               MyI2C
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi       176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
MyI2C|SBCLKi  MyI2C|SBCLKi  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MyI2C|SBCLKi
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                      Arrival           
Instance                Reference        Type         Pin     Net                     Time        Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
trans_count[1]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[1]          0.796       -1.002
IPDONE_i                MyI2C|SBCLKi     SB_DFFR      Q       IPDONE_c                0.796       -0.971
trans_count[2]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[2]          0.796       -0.929
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     Q       trans_count_fast[0]     0.796       -0.929
start                   MyI2C|SBCLKi     SB_DFFR      Q       start                   0.796       -0.898
trans_count[3]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[3]          0.796       -0.867
trans_count[4]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[4]          0.796       -0.774
load_d1                 MyI2C|SBCLKi     SB_DFFR      Q       load_d1                 0.796       0.958 
pup                     MyI2C|SBCLKi     SB_DFFS      Q       pup                     0.796       0.958 
trans_count[5]          MyI2C|SBCLKi     SB_DFFER     Q       trans_count[5]          0.796       0.958 
========================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                         Required           
Instance                Reference        Type         Pin     Net                        Time         Slack 
                        Clock                                                                               
------------------------------------------------------------------------------------------------------------
IPDONE_i                MyI2C|SBCLKi     SB_DFFR      D       IPDONE_i                   5.522        -1.002
trans_count[0]          MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm[0]          5.522        -0.929
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     D       trans_count_lm_fast[0]     5.522        -0.929
trans_count[0]          MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
trans_count[1]          MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
trans_count[2]          MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
trans_count[3]          MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
trans_count[4]          MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
trans_count[5]          MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
trans_count_fast[0]     MyI2C|SBCLKi     SB_DFFER     E       N_24                       5.677        -0.919
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
trans_count[1]                   SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]                   Net          -        -       1.599     -           11        
trans_count_fast_RNIOBG51[0]     SB_LUT4      I0       In      -         2.395       -         
trans_count_fast_RNIOBG51[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_60                             Net          -        -       1.371     -           2         
IPDONE_i_RNO                     SB_LUT4      I1       In      -         4.427       -         
IPDONE_i_RNO                     SB_LUT4      O        Out     0.589     5.017       -         
IPDONE_i                         Net          -        -       1.507     -           1         
IPDONE_i                         SB_DFFR      D        In      -         6.524       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE_c           Net         -        -       1.599     -           13        
IPDONE_i_RNO_0     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I2       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.558     4.986       -         
IPDONE_i           Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.492       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[2] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
trans_count[2]                   SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[2]                   Net          -        -       1.599     -           7         
trans_count_fast_RNIOBG51[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNIOBG51[0]     SB_LUT4      O        Out     0.589     2.984       -         
N_60                             Net          -        -       1.371     -           2         
IPDONE_i_RNO                     SB_LUT4      I1       In      -         4.355       -         
IPDONE_i_RNO                     SB_LUT4      O        Out     0.589     4.944       -         
IPDONE_i                         Net          -        -       1.507     -           1         
IPDONE_i                         SB_DFFR      D        In      -         6.451       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count_fast[0] / Q
    Ending point:                            trans_count[0] / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
trans_count_fast[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count_fast[0]             Net          -        -       1.599     -           4         
trans_count_fast_RNI5VSA[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNI5VSA[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]                Net          -        -       1.371     -           2         
trans_count_RNO[0]              SB_LUT4      I1       In      -         4.355       -         
trans_count_RNO[0]              SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm[0]               Net          -        -       1.507     -           1         
trans_count[0]                  SB_DFFER     D        In      -         6.451       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count_fast[0] / Q
    Ending point:                            trans_count_fast[0] / D
    The start point is clocked by            MyI2C|SBCLKi [rising] on pin C
    The end   point is clocked by            MyI2C|SBCLKi [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
trans_count_fast[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count_fast[0]             Net          -        -       1.599     -           4         
trans_count_fast_RNI5VSA[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_fast_RNI5VSA[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]                Net          -        -       1.371     -           2         
trans_count_fast_RNO[0]         SB_LUT4      I1       In      -         4.355       -         
trans_count_fast_RNO[0]         SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm_fast[0]          Net          -        -       1.507     -           1         
trans_count_fast[0]             SB_DFFER     D        In      -         6.451       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for MyI2C 

Mapping to part: ice40up5kuwg30
Cell usage:
SB_CARRY        5 uses
SB_DFFER        7 uses
SB_DFFR         6 uses
SB_DFFS         2 uses
SB_I2C          1 use
SB_LUT4         39 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   MyI2C|SBCLKi: 1

@S |Mapping Summary:
Total  LUTs: 39 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 19 14:53:15 2020

###########################################################]


Synthesis exit by 0.
Current Implementation i2c_Implmnt its sbt path: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf " "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist" "-pUWG30" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.edf...
start to read sdc/scf file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
sdc_reader OK E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/i2c.scf
Stored edif netlist at E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C...

write Timing Constraint to E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MyI2C

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package UWG30 --deviceMarketName iCE40UP5K --sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C --outdir E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package UWG30 --deviceMarketName iCE40UP5K --sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - UWG30
Design database      - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C
SDC file             - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	1
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	1
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1411: No clock is reaching the reference clock pin 'SBCLKI' of  instance 'SB_I2C_INST_LT'. So, no gen clock will be inferred at output of this instance
Info-1409: Inferred clock at SB_I2C_INST_LT/SCLO

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	4
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	40/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/18
    PLLs                        :	0/1
    I2Cs                        :	1/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	1
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	1
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	40/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/18
    PLLs                        :	0/1
    I2Cs                        :	1/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: MyI2C|SBCLKi | Frequency: 89.37 MHz | Target: 176.06 MHz
Clock: SB_I2C_INST_LT/SCLO | Frequency: N/A | Target: 0.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --package UWG30 --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc" --dst_sdc_file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\packer\MyI2C_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
Unrecognizable name MyI2C


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --package UWG30 --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc" --dst_sdc_file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\packer\MyI2C_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 40
Translating sdc file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\placer\MyI2C_pl.sdc...
Translated sdc file is E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\packer\MyI2C_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\netlist\oadb-MyI2C" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\outputs\packer\MyI2C_pk.sdc" --outdir "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\outputs\router" --sdf_file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\simulation_netlist\MyI2C_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\netlist\oadb-MyI2C C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\outputs\packer\MyI2C_pk.sdc --outdir E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\outputs\router --sdf_file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\simulation_netlist\MyI2C_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MyI2C
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1411: No clock is reaching the reference clock pin 'SBCLKI' of  instance 'SB_I2C_INST_LT'. So, no gen clock will be inferred at output of this instance
Info-1409: Inferred clock at SB_I2C_INST_LT/SCLO
Read device time: 5
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design MyI2C
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\simulation_netlist\MyI2C_sbt.v" --vhdl "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/sbt/outputs/simulation_netlist\MyI2C_sbt.vhd" --lib "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\packer\MyI2C_pk.sdc" --out-sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\netlister\MyI2C_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\simulation_netlist\MyI2C_sbt.v
Writing E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt/sbt/outputs/simulation_netlist\MyI2C_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\netlister\MyI2C_sbt.sdc" --sdf-file "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\simulation_netlist\MyI2C_sbt.sdf" --report-file "E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\outputs\timer\MyI2C_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\netlister\MyI2C_sbt.sdc --sdf-file E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\simulation_netlist\MyI2C_sbt.sdf --report-file E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\i2c_Implmnt\sbt\outputs\timer\MyI2C_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at SB_I2C_INST_LT/SCLO
Warning-1411: No clock is reaching the reference clock pin 'SBCLKI' of  instance 'SB_I2C_INST_LT'. So, no gen clock will be inferred at output of this instance
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "I2C2_SCL_iobuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\netlist\oadb-MyI2C" --device_name iCE40UP5K --package UWG30 --outdir "E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/i2c_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Active-HDL command:
 design create -a i2c-sim {E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\aldec}; design open -a {E:/MyStuff/dev/dadandson/z80/fpga/i2c/fromScratch/i2c/aldec/i2c-sim}; addfile {E:\MyStuff\dev\dadandson\z80\fpga\i2c\fromScratch\i2c\MyI2C.v};designverlibrarysim -L ovi_ice ice 
3:04:55 PM
