########
bsg_misc
########

This section introduces all kinds of Dffs provided in bsg library.

********
bsg_dff
********

* Overview

  This dff is positive edge triggered with no reset.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                  |
  +---------+---------+----------+---------------------------------------------+
  |  INPUT  | data_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |         -1          |    
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                |          0          |
  +------------+-----------------------------------------------------+---------------------+
  | strength_p | set drive strength                                  |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_dff.jpg

***********
bsg_dff_en
***********

* Overview

  This dff is positive edge triggered, D-type flip-flop with active-high synchronous enable.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |         | data_i  | width_p  | data input port                            |
  +  INPUT  +---------+----------+--------------------------------------------+
  |         |  en_i   |     1    | enable port                                |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |       "inv"         |
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                |         1           |
  +------------+-----------------------------------------------------+---------------------+
  | strength_p | set drive strength                                  |         1           |
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_en.jpg

**************
bsg_dff_reset
**************

* Overview

  This dff is positive edge triggered, D-type flip-flop with active-high synchronous reset.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  RESET  | reset_i |     1    | reset port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  INPUT  | data_i  | width_p  | data input port                            |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                                           |         -1          |
  +------------+-----------------------------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                                  |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+
  |reset_val_p | Bit extended reset_val_p is initial value of data_o after reset       |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+  
  
- Assertion
  
  None
  
* Details & Circuit structure
  
   .. image :: image/bsg_dff_reset.jpg

*****************
bsg_dff_reset_en
*****************

* Overview

  This dff is positive edge triggered, D-type flip-flop with active-high synchronous reset and active-high synchronous enable.

- Port

  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  RESET  | reset_i |     1    | reset port                                 |
  +---------+---------+----------+--------------------------------------------+
  |         | data_i  | width_p  | data input port                            |
  +  INPUT  +---------+----------+--------------------------------------------+
  |         |  en_i   |     1    |  enable port                               |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                                           |        "inv"        |      
  +------------+-----------------------------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                                  |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+
  | reset_val_p| Bit extended reset_val_p is initial value of data_o after reset       |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_reset_en.jpg

**********************
bsg_dff_negedge_reset
**********************

* Overview

  This dff is negative edge triggered, D-type flip-flop with active-high synchronous reset.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |   Type  |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  RESET  | reset_i |     1    | reset port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  INPUT  | data_i  | width_p  | data input port                            |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |  
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                                           |         -1          |
  +------------+-----------------------------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                                  |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_negedge_reset.jpg

******************
bsg_dff_gatestack
******************

* Overview

  The cell provides three ports(i0,i1,o) and consists of width_p flip-flops in parallel.This dff gatestack is positive edge of i1 triggered.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    i0   | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    i1   | width_p  | data transmission trigger port              |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                                           |        "inv"        |
  +------------+-----------------------------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                                  |           1         |
  +------------+-----------------------------------------------------------------------+---------------------+

- Assertion
  
  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_gatestack.jpg

******************
bsg_dff_chain
******************

* Overview

  Chain several Dffs together. A Dff chain consists of  width_p serial `bsg_dff`_. It is positive edge triggered.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                  |
  +---------+---------+----------+---------------------------------------------+
  |  INPUT  | data_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                                          |         -1          |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |num_stages_p| stage number of `bsg_dff`_                                            |          1          |
  +------------+-----------------------------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_chain.jpg

******************
bsg_dff_en_bypass
******************

* Overview

  The output of this module is always equal to the input.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |         | data_i  | width_p  | data input port                            |
  +  INPUT  +---------+----------+--------------------------------------------+
  |         |  en_i   |     1    |  enable port                               |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |       "inv"         |
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                |         1           |
  +------------+-----------------------------------------------------+---------------------+
  | strength_p | set drive strength                                  |         1           |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_en_bypass.jpg
  
************************
bsg_dff_reset_en_bypass
************************

* Overview

  The output of this module is always equal to the input and comes with a reset signal.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  RESET  | reset_i |     1    | reset port                                 |
  +---------+---------+----------+--------------------------------------------+
  |         | data_i  | width_p  | data input port                            |
  +  INPUT  +---------+----------+--------------------------------------------+
  |         |  en_i   |     1    |  enable port                               |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                                           |        "inv"        |      
  +------------+-----------------------------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                                  |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+
  | reset_val_p| Bit extended reset_val_p is initial value of data_o after reset       |          0          |
  +------------+-----------------------------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_reset_en_bypass.jpg   
   
************************
bsg_dff_reset_set_clear
************************

* Overview

  Output different results in different modes of the 'clear_over_set_p' signal.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  RESET  | reset_i |     1    | reset port                                 |
  +---------+---------+----------+--------------------------------------------+
  |         |  set_i  | width_p  | data input port                            |
  +  INPUT  +---------+----------+--------------------------------------------+
  |         | clear_i | width_p  | data input port                            |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  | data_o  | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter

  +--------------------+-----------------------------------------------------------------------+---------------------+
  |   Name             |     DESCRIPTION                                                       |       DEFAULT       |
  +--------------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p           | input and output data width                                           |        "inv"        |      
  +--------------------+-----------------------------------------------------------------------+---------------------+
  | clear_over_set_p   | set the set signal and clear signal priorities                        |          0          |
  +--------------------+-----------------------------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dff_reset_set_clear.jpg 

************
bsg_dlatch
************

* Overview

  This unit module is a latch.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  | CLOCK   |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  | INPUT   |  data_i | width_p  | data input port                            |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  |  data_o | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter

  +-------------------------------+-----------------------------------------+---------------------+
  |   Name                        |     DESCRIPTION                         |       DEFAULT       |
  +-------------------------------+-----------------------------------------+---------------------+ 
  |  width_p                      | input and output data width             |        "inv"        |      
  +-------------------------------+-----------------------------------------+---------------------+
  | i_know_this_is_a_bad_idea_p   | choose whether to show fatal            |          0          |
  +-------------------------------+-----------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_dlatch.jpg

************
bsg_decode
************

* Overview

  This unit is a decoder.

- Port
  
  +---------+---------+-----------------------------+--------------------------------------------+
  |  Type   |   NAME  |            WIDTH            |                 DESCRIPTION                |
  +---------+---------+-----------------------------+--------------------------------------------+
  | INPUT   |    i    | `BSG_SAFE_CLOG2(num_out_p)  |     data input port                        |
  +---------+---------+-----------------------------+--------------------------------------------+
  | OUTPUT  |    o    |    num_out_p                |     data output port                       |
  +---------+---------+-----------------------------+--------------------------------------------+

* Parameter

  +-------------------------------+-----------------------------------------+---------------------+
  |   Name                        |     DESCRIPTION                         |       DEFAULT       |
  +-------------------------------+-----------------------------------------+---------------------+ 
  |  num_out_p                    | input and output data width             |        "inv"        |      
  +-------------------------------+-----------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_decode.jpg 
 
******************
bsg_decode_with_v
******************

* Overview

  This unit is a decoder and can control whether the output is zero or decoder.

- Port
  
  +---------+---------+-----------------------------+--------------------------------------------+
  |  Type   |   NAME  |            WIDTH            |                 DESCRIPTION                |
  +---------+---------+-----------------------------+--------------------------------------------+
  |         |    i    | `BSG_SAFE_CLOG2(num_out_p)  |     data input port                        |
  + INPUT   +---------+-----------------------------+--------------------------------------------+
  |         |   v_i   |        1                    |     control port                           |            
  +---------+---------+-----------------------------+--------------------------------------------+
  | OUTPUT  |    o    |    num_out_p                |     data output port                       |
  +---------+---------+-----------------------------+--------------------------------------------+

* Parameter

  +-------------------------------+-----------------------------------------+---------------------+
  |   Name                        |     DESCRIPTION                         |       DEFAULT       |
  +-------------------------------+-----------------------------------------+---------------------+ 
  |  num_out_p                    | input and output data width             |         -1          |      
  +-------------------------------+-----------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_decode_with_v.jpg 
 
*************
bsg_defines
*************

* Overview

  This is a file containing the required macro definition.
 
 