// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module deal (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_0_data_stream_0_V_dout,
        img_0_data_stream_0_V_empty_n,
        img_0_data_stream_0_V_read,
        img_0_data_stream_1_V_dout,
        img_0_data_stream_1_V_empty_n,
        img_0_data_stream_1_V_read,
        img_0_data_stream_2_V_dout,
        img_0_data_stream_2_V_empty_n,
        img_0_data_stream_2_V_read,
        img_1_data_stream_0_V_din,
        img_1_data_stream_0_V_full_n,
        img_1_data_stream_0_V_write,
        img_1_data_stream_1_V_din,
        img_1_data_stream_1_V_full_n,
        img_1_data_stream_1_V_write,
        img_1_data_stream_2_V_din,
        img_1_data_stream_2_V_full_n,
        img_1_data_stream_2_V_write,
        x1_dout,
        x1_empty_n,
        x1_read,
        y1_dout,
        y1_empty_n,
        y1_read,
        rows_dout,
        rows_empty_n,
        rows_read,
        cols_dout,
        cols_empty_n,
        cols_read,
        x0,
        x0_ap_vld,
        y0,
        y0_ap_vld,
        x1a_dout,
        x1a_empty_n,
        x1a_read,
        y1a_dout,
        y1a_empty_n,
        y1a_read,
        x0a,
        x0a_ap_vld,
        y0a,
        y0a_ap_vld
);

parameter    ap_ST_fsm_state1 = 196'd1;
parameter    ap_ST_fsm_state2 = 196'd2;
parameter    ap_ST_fsm_state3 = 196'd4;
parameter    ap_ST_fsm_state4 = 196'd8;
parameter    ap_ST_fsm_state5 = 196'd16;
parameter    ap_ST_fsm_state6 = 196'd32;
parameter    ap_ST_fsm_state7 = 196'd64;
parameter    ap_ST_fsm_state8 = 196'd128;
parameter    ap_ST_fsm_state9 = 196'd256;
parameter    ap_ST_fsm_state10 = 196'd512;
parameter    ap_ST_fsm_state11 = 196'd1024;
parameter    ap_ST_fsm_state12 = 196'd2048;
parameter    ap_ST_fsm_state13 = 196'd4096;
parameter    ap_ST_fsm_state14 = 196'd8192;
parameter    ap_ST_fsm_state15 = 196'd16384;
parameter    ap_ST_fsm_state16 = 196'd32768;
parameter    ap_ST_fsm_state17 = 196'd65536;
parameter    ap_ST_fsm_state18 = 196'd131072;
parameter    ap_ST_fsm_state19 = 196'd262144;
parameter    ap_ST_fsm_state20 = 196'd524288;
parameter    ap_ST_fsm_state21 = 196'd1048576;
parameter    ap_ST_fsm_state22 = 196'd2097152;
parameter    ap_ST_fsm_state23 = 196'd4194304;
parameter    ap_ST_fsm_state24 = 196'd8388608;
parameter    ap_ST_fsm_state25 = 196'd16777216;
parameter    ap_ST_fsm_state26 = 196'd33554432;
parameter    ap_ST_fsm_state27 = 196'd67108864;
parameter    ap_ST_fsm_state28 = 196'd134217728;
parameter    ap_ST_fsm_state29 = 196'd268435456;
parameter    ap_ST_fsm_state30 = 196'd536870912;
parameter    ap_ST_fsm_state31 = 196'd1073741824;
parameter    ap_ST_fsm_state32 = 196'd2147483648;
parameter    ap_ST_fsm_state33 = 196'd4294967296;
parameter    ap_ST_fsm_state34 = 196'd8589934592;
parameter    ap_ST_fsm_state35 = 196'd17179869184;
parameter    ap_ST_fsm_state36 = 196'd34359738368;
parameter    ap_ST_fsm_state37 = 196'd68719476736;
parameter    ap_ST_fsm_state38 = 196'd137438953472;
parameter    ap_ST_fsm_state39 = 196'd274877906944;
parameter    ap_ST_fsm_state40 = 196'd549755813888;
parameter    ap_ST_fsm_state41 = 196'd1099511627776;
parameter    ap_ST_fsm_state42 = 196'd2199023255552;
parameter    ap_ST_fsm_state43 = 196'd4398046511104;
parameter    ap_ST_fsm_state44 = 196'd8796093022208;
parameter    ap_ST_fsm_state45 = 196'd17592186044416;
parameter    ap_ST_fsm_state46 = 196'd35184372088832;
parameter    ap_ST_fsm_state47 = 196'd70368744177664;
parameter    ap_ST_fsm_state48 = 196'd140737488355328;
parameter    ap_ST_fsm_state49 = 196'd281474976710656;
parameter    ap_ST_fsm_state50 = 196'd562949953421312;
parameter    ap_ST_fsm_state51 = 196'd1125899906842624;
parameter    ap_ST_fsm_state52 = 196'd2251799813685248;
parameter    ap_ST_fsm_state53 = 196'd4503599627370496;
parameter    ap_ST_fsm_state54 = 196'd9007199254740992;
parameter    ap_ST_fsm_state55 = 196'd18014398509481984;
parameter    ap_ST_fsm_state56 = 196'd36028797018963968;
parameter    ap_ST_fsm_state57 = 196'd72057594037927936;
parameter    ap_ST_fsm_state58 = 196'd144115188075855872;
parameter    ap_ST_fsm_state59 = 196'd288230376151711744;
parameter    ap_ST_fsm_state60 = 196'd576460752303423488;
parameter    ap_ST_fsm_state61 = 196'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 196'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 196'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 196'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 196'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 196'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 196'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 196'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 196'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 196'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 196'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 196'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 196'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 196'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 196'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 196'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 196'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 196'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 196'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 196'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 196'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 196'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 196'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 196'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 196'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 196'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 196'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 196'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 196'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 196'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 196'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 196'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 196'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 196'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 196'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 196'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 196'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 196'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 196'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 196'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 196'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 196'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 196'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 196'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 196'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 196'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 196'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 196'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 196'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 196'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 196'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 196'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 196'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 196'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 196'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 196'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 196'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 196'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 196'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 196'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 196'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 196'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 196'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 196'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 196'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 196'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 196'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 196'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 196'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 196'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 196'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 196'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 196'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 196'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 196'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 196'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 196'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 196'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 196'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 196'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 196'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 196'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 196'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 196'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 196'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 196'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 196'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 196'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 196'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 196'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 196'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 196'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 196'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 196'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 196'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 196'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 196'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 196'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 196'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 196'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 196'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 196'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 196'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 196'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 196'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 196'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 196'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 196'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 196'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 196'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 196'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 196'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 196'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 196'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 196'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 196'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 196'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 196'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 196'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 196'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 196'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 196'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 196'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 196'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 196'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 196'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 196'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 196'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 196'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 196'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 196'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 196'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 196'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 196'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 196'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 196'd50216813883093446110686315385661331328818843555712276103168;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_0_data_stream_0_V_dout;
input   img_0_data_stream_0_V_empty_n;
output   img_0_data_stream_0_V_read;
input  [7:0] img_0_data_stream_1_V_dout;
input   img_0_data_stream_1_V_empty_n;
output   img_0_data_stream_1_V_read;
input  [7:0] img_0_data_stream_2_V_dout;
input   img_0_data_stream_2_V_empty_n;
output   img_0_data_stream_2_V_read;
output  [7:0] img_1_data_stream_0_V_din;
input   img_1_data_stream_0_V_full_n;
output   img_1_data_stream_0_V_write;
output  [7:0] img_1_data_stream_1_V_din;
input   img_1_data_stream_1_V_full_n;
output   img_1_data_stream_1_V_write;
output  [7:0] img_1_data_stream_2_V_din;
input   img_1_data_stream_2_V_full_n;
output   img_1_data_stream_2_V_write;
input  [31:0] x1_dout;
input   x1_empty_n;
output   x1_read;
input  [31:0] y1_dout;
input   y1_empty_n;
output   y1_read;
input  [31:0] rows_dout;
input   rows_empty_n;
output   rows_read;
input  [31:0] cols_dout;
input   cols_empty_n;
output   cols_read;
output  [31:0] x0;
output   x0_ap_vld;
output  [31:0] y0;
output   y0_ap_vld;
input  [31:0] x1a_dout;
input   x1a_empty_n;
output   x1a_read;
input  [31:0] y1a_dout;
input   y1a_empty_n;
output   y1a_read;
output  [31:0] x0a;
output   x0a_ap_vld;
output  [31:0] y0a;
output   y0a_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_0_data_stream_0_V_read;
reg img_0_data_stream_1_V_read;
reg img_0_data_stream_2_V_read;
reg img_1_data_stream_0_V_write;
reg img_1_data_stream_1_V_write;
reg img_1_data_stream_2_V_write;
reg x1_read;
reg y1_read;
reg rows_read;
reg cols_read;
reg x0_ap_vld;
reg y0_ap_vld;
reg x1a_read;
reg y1a_read;
reg x0a_ap_vld;
reg y0a_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [195:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [14:0] wei_address0;
reg    wei_ce0;
wire   [31:0] wei_q0;
reg   [14:0] weia_address0;
reg    weia_ce0;
wire   [31:0] weia_q0;
wire   [11:0] hist1_address0;
reg    hist1_ce0;
wire   [31:0] hist1_q0;
wire   [11:0] hist1a_address0;
reg    hist1a_ce0;
wire   [31:0] hist1a_q0;
reg    img_0_data_stream_0_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_4_i_fu_1515_p2;
reg    img_0_data_stream_1_V_blk_n;
reg    img_0_data_stream_2_V_blk_n;
reg    img_1_data_stream_0_V_blk_n;
wire    ap_CS_fsm_state196;
reg    img_1_data_stream_1_V_blk_n;
reg    img_1_data_stream_2_V_blk_n;
reg    x1_blk_n;
reg    y1_blk_n;
reg    rows_blk_n;
reg    cols_blk_n;
reg    x1a_blk_n;
reg    y1a_blk_n;
wire  signed [31:0] grp_fu_1294_p2;
reg  signed [31:0] reg_1352;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond4_i_fu_1583_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond3_i_fu_1731_p2;
wire   [31:0] grp_fu_1301_p2;
reg   [31:0] reg_1356;
wire  signed [31:0] grp_fu_1308_p2;
reg  signed [31:0] reg_1360;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_23_i_fu_1751_p2;
wire   [31:0] grp_fu_1315_p2;
reg   [31:0] reg_1364;
wire   [3:0] grp_fu_1322_p4;
reg   [3:0] reg_1368;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state108;
wire   [31:0] hist2_q0;
reg   [31:0] reg_1372;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state34;
wire   [31:0] grp_fu_1187_p2;
reg   [31:0] reg_1386;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state30;
reg   [31:0] reg_1392;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [3:0] grp_fu_1332_p4;
reg   [3:0] reg_1403;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state128;
wire   [31:0] hist2a_q0;
reg   [31:0] reg_1407;
wire    ap_CS_fsm_state74;
wire   [31:0] grp_fu_1203_p2;
reg   [31:0] reg_1415;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state88;
wire   [31:0] grp_fu_1211_p1;
reg   [31:0] reg_1421;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state124;
wire   [63:0] grp_fu_1214_p1;
reg   [63:0] reg_1426;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state130;
reg   [31:0] reg_1431;
wire   [31:0] grp_fu_1195_p2;
reg   [31:0] reg_1436;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state133;
wire   [31:0] grp_fu_1199_p2;
reg   [31:0] reg_1441;
reg   [63:0] reg_1446;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state134;
wire   [63:0] grp_fu_1218_p1;
reg   [63:0] reg_1451;
reg   [31:0] x1_read_reg_3673;
reg    ap_block_state1;
reg   [31:0] y1_read_reg_3678;
reg   [31:0] rows_read_reg_3683;
reg   [31:0] cols_read_reg_3689;
reg   [31:0] x1a_read_reg_3695;
reg   [31:0] y1a_read_reg_3700;
wire   [30:0] i_fu_1465_p2;
reg   [30:0] i_reg_3708;
wire    ap_CS_fsm_state2;
wire   [41:0] tmp_3_fu_1495_p2;
reg   [41:0] tmp_3_reg_3713;
wire   [0:0] tmp_i_fu_1460_p2;
wire   [30:0] j_fu_1520_p2;
reg   [30:0] j_reg_3735;
reg    ap_block_state3;
reg   [7:0] tmp_171_reg_3750;
wire   [22:0] tmp_6_fu_1551_p2;
reg   [22:0] tmp_6_reg_3755;
wire    ap_CS_fsm_state4;
wire   [2:0] num1_fu_1589_p2;
reg   [2:0] num1_reg_3778;
wire   [42:0] tmp_11_fu_1619_p2;
reg   [42:0] tmp_11_reg_3783;
wire  signed [42:0] tmp_8_i_cast_fu_1625_p1;
reg  signed [42:0] tmp_8_i_cast_reg_3788;
wire   [42:0] tmp_14_fu_1653_p2;
reg   [42:0] tmp_14_reg_3793;
wire  signed [42:0] tmp_10_i_cast_fu_1659_p1;
reg  signed [42:0] tmp_10_i_cast_reg_3798;
wire   [42:0] tmp_17_fu_1687_p2;
reg   [42:0] tmp_17_reg_3803;
wire  signed [42:0] tmp_36_i_cast_fu_1693_p1;
reg  signed [42:0] tmp_36_i_cast_reg_3808;
wire   [42:0] tmp_24_fu_1721_p2;
reg   [42:0] tmp_24_reg_3813;
wire  signed [42:0] tmp_60_i_cast_fu_1727_p1;
reg  signed [42:0] tmp_60_i_cast_reg_3818;
wire   [12:0] i_2_fu_1737_p2;
wire   [42:0] tmp_43_fu_1781_p2;
reg   [42:0] tmp_43_reg_3834;
wire   [15:0] tmp_46_fu_1817_p2;
reg   [15:0] tmp_46_reg_3839;
wire   [22:0] tmp_70_fu_1854_p2;
reg   [22:0] tmp_70_reg_3847;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_40_i_fu_1823_p2;
wire   [15:0] tmp_75_fu_1875_p2;
reg   [15:0] tmp_75_reg_3858;
wire   [31:0] j_3_fu_1880_p2;
reg   [31:0] j_3_reg_3863;
wire   [31:0] i_5_fu_1886_p2;
wire    ap_CS_fsm_state10;
reg   [11:0] hist2_addr_1_reg_3883;
wire    ap_CS_fsm_state13;
reg   [31:0] wei_load_reg_3893;
wire   [31:0] grp_fu_1191_p2;
reg   [31:0] C_reg_3899;
wire   [42:0] tmp_78_fu_1965_p2;
reg   [42:0] tmp_78_reg_3907;
wire    ap_CS_fsm_state20;
wire   [0:0] tmp_41_i_fu_1935_p2;
wire  signed [15:0] tmp_79_fu_3661_p2;
reg  signed [15:0] tmp_79_reg_3912;
wire  signed [15:0] tmp_80_fu_3667_p2;
reg  signed [15:0] tmp_80_reg_3917;
wire   [22:0] tmp_91_fu_2022_p2;
reg   [22:0] tmp_91_reg_3925;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_63_i_fu_1991_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp_96_fu_2043_p2;
reg   [15:0] tmp_96_reg_3936;
wire   [31:0] j_5_fu_2068_p2;
reg   [31:0] j_5_reg_3946;
wire   [31:0] i_6_fu_2074_p2;
reg   [11:0] hist2a_addr_1_reg_3966;
wire    ap_CS_fsm_state25;
wire   [12:0] i_7_fu_2130_p2;
reg   [12:0] i_7_reg_3979;
wire    ap_CS_fsm_state32;
reg   [11:0] hist2_addr_2_reg_3984;
wire   [0:0] exitcond2_i_fu_2124_p2;
reg   [11:0] hist2a_addr_2_reg_3989;
wire   [31:0] grp_fu_1207_p2;
reg   [31:0] tmp_66_i_reg_3994;
wire   [12:0] i_9_fu_2148_p2;
reg   [12:0] i_9_reg_4002;
wire    ap_CS_fsm_state47;
wire   [63:0] tmp_85_i_fu_2154_p1;
reg   [63:0] tmp_85_i_reg_4007;
wire   [0:0] exitcond1_i_fu_2142_p2;
wire   [31:0] tmp_118_i_fu_2159_p2;
reg   [31:0] tmp_118_i_reg_4023;
wire   [31:0] tmp_125_i_fu_2165_p2;
reg   [31:0] tmp_125_i_reg_4028;
wire   [0:0] tmp_22_fu_2207_p2;
reg   [0:0] tmp_22_reg_4033;
wire    ap_CS_fsm_state49;
reg   [31:0] hist1_load_reg_4042;
wire    ap_CS_fsm_state50;
wire   [31:0] grp_fu_1227_p2;
reg   [31:0] tmp_91_i_reg_4047;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire   [0:0] tmp_27_fu_2249_p2;
reg   [0:0] tmp_27_reg_4057;
wire    ap_CS_fsm_state75;
reg   [31:0] hist1a_load_reg_4066;
wire    ap_CS_fsm_state76;
reg   [31:0] tmp_120_i_reg_4071;
wire    ap_CS_fsm_state98;
wire   [31:0] tmp_121_i_fu_2261_p2;
reg   [31:0] tmp_121_i_reg_4079;
wire    ap_CS_fsm_state100;
wire   [0:0] tmp_84_i_fu_2255_p2;
wire   [31:0] tmp_141_i_fu_2266_p2;
reg   [31:0] tmp_141_i_reg_4084;
wire   [31:0] tmp_146_i_fu_2272_p2;
reg   [31:0] tmp_146_i_reg_4089;
wire   [42:0] tmp_111_fu_2302_p2;
reg   [42:0] tmp_111_reg_4094;
wire   [22:0] tmp_114_fu_2339_p2;
reg   [22:0] tmp_114_reg_4102;
wire    ap_CS_fsm_state105;
wire   [0:0] tmp_93_i_fu_2308_p2;
wire   [31:0] tmp_126_i_fu_2350_p2;
reg   [31:0] tmp_126_i_reg_4113;
wire   [31:0] j_6_fu_2355_p2;
reg   [31:0] j_6_reg_4118;
wire   [31:0] i_8_fu_2361_p2;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state109;
wire   [31:0] w_q0;
reg   [31:0] w_load_reg_4143;
wire   [63:0] grp_fu_1232_p2;
reg   [63:0] sum_w_reg_4149;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state119;
wire   [63:0] grp_fu_1238_p2;
wire   [31:0] tmp_142_i_fu_2408_p2;
reg   [31:0] tmp_142_i_reg_4167;
wire    ap_CS_fsm_state120;
wire   [0:0] tmp_89_i_fu_2402_p2;
wire   [42:0] tmp_121_fu_2437_p2;
reg   [42:0] tmp_121_reg_4172;
wire   [22:0] tmp_140_fu_2474_p2;
reg   [22:0] tmp_140_reg_4180;
wire    ap_CS_fsm_state125;
wire   [0:0] tmp_131_i_fu_2443_p2;
wire   [31:0] tmp_147_i_fu_2485_p2;
reg   [31:0] tmp_147_i_reg_4191;
wire   [31:0] j_7_fu_2490_p2;
reg   [31:0] j_7_reg_4196;
wire   [31:0] i_10_fu_2496_p2;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state129;
wire   [31:0] wa_q0;
reg   [31:0] wa_load_reg_4221;
reg   [63:0] sum_wa_reg_4227;
wire    ap_CS_fsm_state135;
wire    ap_CS_fsm_state139;
wire   [63:0] grp_fu_1254_p2;
reg   [63:0] yy1a_reg_4242;
wire    ap_CS_fsm_state169;
wire   [63:0] grp_fu_1260_p2;
reg   [63:0] yy2a_reg_4247;
wire   [63:0] grp_fu_1278_p1;
reg   [63:0] tmp_96_i_reg_4252;
wire   [63:0] grp_fu_1282_p1;
reg   [63:0] tmp_99_i_reg_4257;
wire   [63:0] grp_fu_1266_p2;
reg   [63:0] yy1_reg_4262;
wire   [63:0] grp_fu_1272_p2;
reg   [63:0] yy2_reg_4267;
wire   [63:0] grp_fu_1286_p1;
reg   [63:0] tmp_102_i_reg_4272;
wire   [63:0] grp_fu_1290_p1;
reg   [63:0] tmp_105_i_reg_4277;
reg   [63:0] x_assign_reg_4282;
wire    ap_CS_fsm_state174;
reg   [63:0] x_assign_1_reg_4287;
wire   [63:0] grp_fu_1246_p2;
reg   [63:0] x_assign_2_reg_4292;
wire   [63:0] grp_fu_1250_p2;
reg   [63:0] x_assign_3_reg_4297;
wire   [31:0] p_Val2_21_fu_2672_p3;
wire    ap_CS_fsm_state175;
wire   [31:0] p_Val2_23_fu_2815_p3;
wire   [31:0] p_Val2_25_fu_2958_p3;
wire   [31:0] p_Val2_27_fu_3101_p3;
wire   [1:0] channel_fu_3115_p2;
reg   [1:0] channel_reg_4325;
wire    ap_CS_fsm_state176;
wire   [22:0] tmp_17_i_cast_fu_3127_p1;
reg   [22:0] tmp_17_i_cast_reg_4330;
wire   [0:0] exitcond_i_fu_3109_p2;
wire   [7:0] p_s_fu_3131_p3;
reg   [7:0] p_s_reg_4342;
wire    ap_CS_fsm_state177;
wire   [0:0] tmp_22_i_fu_3139_p2;
wire   [22:0] tmp_40_fu_3213_p2;
reg   [22:0] tmp_40_reg_4356;
wire   [31:0] a_2_fu_3218_p2;
reg   [31:0] a_2_reg_4361;
wire    ap_CS_fsm_state178;
wire   [22:0] tmp_63_fu_3291_p2;
reg   [22:0] tmp_63_reg_4374;
wire    ap_CS_fsm_state180;
wire   [0:0] tmp_27_i_fu_3228_p2;
wire   [22:0] tmp_67_fu_3323_p2;
reg   [22:0] tmp_67_reg_4379;
wire   [31:0] b_fu_3328_p2;
reg   [31:0] b_reg_4384;
wire    ap_CS_fsm_state181;
wire    ap_CS_fsm_state182;
wire    ap_CS_fsm_state184;
wire   [0:0] tmp_38_i_fu_3342_p2;
wire   [22:0] tmp_88_fu_3416_p2;
reg   [22:0] tmp_88_reg_4407;
wire   [31:0] a_fu_3421_p2;
reg   [31:0] a_reg_4412;
wire    ap_CS_fsm_state185;
wire   [22:0] tmp_104_fu_3494_p2;
reg   [22:0] tmp_104_reg_4425;
wire    ap_CS_fsm_state187;
wire   [0:0] tmp_44_i_fu_3431_p2;
wire   [22:0] tmp_108_fu_3526_p2;
reg   [22:0] tmp_108_reg_4430;
wire   [31:0] b_4_fu_3531_p2;
reg   [31:0] b_4_reg_4435;
wire    ap_CS_fsm_state188;
wire    ap_CS_fsm_state189;
wire   [30:0] i_4_fu_3554_p2;
reg   [30:0] i_4_reg_4453;
wire    ap_CS_fsm_state191;
wire   [41:0] tmp_30_fu_3584_p2;
reg   [41:0] tmp_30_reg_4458;
wire   [0:0] tmp_15_i_fu_3549_p2;
wire   [30:0] j_2_fu_3599_p2;
reg   [30:0] j_2_reg_4466;
wire    ap_CS_fsm_state192;
wire   [22:0] tmp_50_fu_3630_p2;
reg   [22:0] tmp_50_reg_4471;
wire   [0:0] tmp_24_i_fu_3594_p2;
wire    ap_CS_fsm_state193;
wire   [7:0] img_q1;
reg   [7:0] b_6_reg_4492;
wire    ap_CS_fsm_state195;
reg   [21:0] img_address0;
reg    img_ce0;
reg    img_we0;
reg   [7:0] img_d0;
wire   [7:0] img_q0;
reg   [21:0] img_address1;
reg    img_ce1;
reg    img_we1;
reg   [7:0] img_d1;
reg   [11:0] hist2_address0;
reg    hist2_ce0;
reg    hist2_we0;
reg   [31:0] hist2_d0;
reg   [11:0] w_address0;
reg    w_ce0;
reg    w_we0;
reg   [31:0] w_d0;
reg   [11:0] hist2a_address0;
reg    hist2a_ce0;
reg    hist2a_we0;
reg   [31:0] hist2a_d0;
reg   [11:0] wa_address0;
reg    wa_ce0;
reg    wa_we0;
reg   [31:0] wa_d0;
reg   [30:0] i_i_reg_776;
reg   [30:0] j_i_reg_787;
wire    ap_CS_fsm_state5;
wire   [31:0] ap_phi_mux_i_3_phi_fu_801_p4;
reg   [31:0] i_3_reg_798;
wire  signed [31:0] ap_phi_mux_j_4_phi_fu_812_p4;
reg  signed [31:0] j_4_reg_809;
wire   [31:0] ap_phi_mux_i_1_phi_fu_823_p4;
reg   [31:0] i_1_reg_820;
wire  signed [31:0] ap_phi_mux_j_1_phi_fu_834_p4;
reg  signed [31:0] j_1_reg_831;
reg   [2:0] num1_i_reg_842;
reg   [12:0] i1_i_reg_853;
reg   [31:0] i2_i_reg_864;
reg  signed [31:0] j3_i_reg_875;
wire    ap_CS_fsm_state19;
reg   [31:0] i7_i_reg_885;
reg  signed [31:0] j8_i_reg_896;
wire    ap_CS_fsm_state31;
reg   [12:0] i8_i_reg_906;
wire    ap_CS_fsm_state46;
reg   [12:0] i9_i_reg_917;
wire    ap_CS_fsm_state99;
reg   [63:0] sum_w_i_reg_928;
reg   [63:0] xx1_i_reg_940;
reg   [63:0] xx2_i_reg_952;
reg   [31:0] i10_i_reg_964;
reg   [63:0] sum_w_1_i_reg_975;
reg   [63:0] xx1_1_i_reg_987;
reg   [63:0] xx2_1_i_reg_999;
reg  signed [31:0] j9_i_reg_1011;
reg   [63:0] sum_wa_i_reg_1021;
reg   [63:0] xx1a_i_reg_1033;
reg   [63:0] xx2a_i_reg_1045;
reg   [31:0] i11_i_reg_1057;
reg   [63:0] sum_wa_1_i_reg_1068;
reg   [63:0] xx1a_1_i_reg_1080;
reg   [63:0] xx2a_1_i_reg_1092;
reg  signed [31:0] j11_i_reg_1104;
reg   [1:0] channel_i_reg_1114;
reg  signed [31:0] a1_i_reg_1125;
wire    ap_CS_fsm_state179;
reg   [31:0] b7_i_reg_1135;
wire    ap_CS_fsm_state183;
reg  signed [31:0] a3_i_reg_1145;
wire    ap_CS_fsm_state186;
reg   [31:0] b8_i_reg_1155;
wire    ap_CS_fsm_state190;
reg   [30:0] i4_i_reg_1165;
reg   [30:0] j4_i_reg_1176;
reg    ap_block_state196;
wire   [63:0] tmp_6_cast_fu_1557_p1;
wire   [63:0] tmp_7_cast_fu_1568_p1;
wire   [63:0] tmp_8_cast_fu_1578_p1;
wire   [63:0] tmp_19_i_fu_1743_p1;
wire   [63:0] tmp_70_cast_fu_1860_p1;
wire   [63:0] tmp_71_cast_fu_1897_p1;
wire   [63:0] tmp_72_cast_fu_1907_p1;
wire   [63:0] tmp_52_i_fu_1922_p1;
wire  signed [63:0] tmp_75_cast_fu_1927_p1;
wire   [63:0] tmp_91_cast_fu_2028_p1;
wire  signed [63:0] tmp_97_cast_fu_2063_p1;
wire   [63:0] tmp_92_cast_fu_2085_p1;
wire   [63:0] tmp_93_cast_fu_2095_p1;
wire   [63:0] tmp_74_i_fu_2110_p1;
wire  signed [63:0] tmp_96_cast_fu_2115_p1;
wire   [63:0] tmp_64_i_fu_2136_p1;
wire   [11:0] w_addr_1_gep_fu_600_p3;
wire   [11:0] wa_addr_1_gep_fu_634_p3;
wire   [63:0] tmp_114_cast_fu_2345_p1;
wire   [63:0] tmp_115_cast_fu_2372_p1;
wire   [63:0] tmp_116_cast_fu_2382_p1;
wire   [63:0] tmp_116_i_fu_2397_p1;
wire   [63:0] tmp_140_cast_fu_2480_p1;
wire   [63:0] tmp_141_cast_fu_2507_p1;
wire   [63:0] tmp_142_cast_fu_2517_p1;
wire   [63:0] tmp_139_i_fu_2532_p1;
wire   [63:0] tmp_38_cast_fu_3181_p1;
wire   [63:0] tmp_42_cast_fu_3224_p1;
wire   [63:0] tmp_63_cast_fu_3334_p1;
wire   [63:0] tmp_67_cast_fu_3338_p1;
wire   [63:0] tmp_84_cast_fu_3384_p1;
wire   [63:0] tmp_88_cast_fu_3427_p1;
wire   [63:0] tmp_104_cast_fu_3537_p1;
wire   [63:0] tmp_108_cast_fu_3541_p1;
wire   [63:0] tmp_51_cast_fu_3636_p1;
wire   [63:0] tmp_52_cast_fu_3646_p1;
wire   [63:0] tmp_53_cast_fu_3656_p1;
reg   [31:0] C_1_fu_274;
reg   [31:0] Ca_1_fu_278;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state194;
reg   [31:0] grp_fu_1187_p0;
reg   [31:0] grp_fu_1187_p1;
reg   [31:0] grp_fu_1195_p0;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state131;
reg   [31:0] grp_fu_1199_p0;
reg   [31:0] grp_fu_1203_p0;
reg   [31:0] grp_fu_1203_p1;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state77;
reg   [31:0] grp_fu_1211_p0;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state121;
reg   [31:0] grp_fu_1214_p0;
reg   [31:0] grp_fu_1222_p0;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state89;
reg   [63:0] grp_fu_1232_p0;
reg   [63:0] grp_fu_1232_p1;
wire    ap_CS_fsm_state170;
reg   [63:0] grp_fu_1238_p0;
reg   [63:0] grp_fu_1238_p1;
wire    ap_CS_fsm_state165;
reg  signed [31:0] grp_fu_1294_p0;
reg   [31:0] grp_fu_1301_p0;
reg  signed [31:0] grp_fu_1308_p0;
reg   [31:0] grp_fu_1315_p0;
wire   [31:0] i_cast_i_fu_1456_p1;
wire   [40:0] tmp_1_fu_1471_p3;
wire   [38:0] tmp_2_fu_1483_p3;
wire   [41:0] p_shl1_cast_fu_1491_p1;
wire   [41:0] p_shl_cast_fu_1479_p1;
wire   [31:0] j_cast_i_fu_1511_p1;
wire   [41:0] tmp_14_i_cast_fu_1526_p1;
wire   [41:0] tmp_4_fu_1530_p2;
wire   [20:0] tmp_5_fu_1539_p1;
wire   [22:0] p_shl2_cast_fu_1543_p3;
wire   [22:0] tmp_fu_1535_p1;
wire   [22:0] tmp_7_fu_1562_p2;
wire   [22:0] tmp_8_fu_1573_p2;
wire   [41:0] tmp_9_fu_1595_p3;
wire   [39:0] tmp_10_fu_1607_p3;
wire  signed [42:0] p_shl4_cast_fu_1615_p1;
wire  signed [42:0] p_shl3_cast_fu_1603_p1;
wire   [41:0] tmp_12_fu_1629_p3;
wire   [39:0] tmp_13_fu_1641_p3;
wire  signed [42:0] p_shl6_cast_fu_1649_p1;
wire  signed [42:0] p_shl5_cast_fu_1637_p1;
wire   [41:0] tmp_15_fu_1663_p3;
wire   [39:0] tmp_16_fu_1675_p3;
wire  signed [42:0] p_shl8_cast_fu_1683_p1;
wire  signed [42:0] p_shl7_cast_fu_1671_p1;
wire   [41:0] tmp_18_fu_1697_p3;
wire   [39:0] tmp_19_fu_1709_p3;
wire  signed [42:0] p_shl10_cast_fu_1717_p1;
wire  signed [42:0] p_shl9_cast_fu_1705_p1;
wire   [41:0] tmp_41_fu_1757_p3;
wire   [39:0] tmp_42_fu_1769_p3;
wire  signed [42:0] p_shl15_cast_fu_1765_p1;
wire  signed [42:0] p_shl16_cast_fu_1777_p1;
wire   [31:0] tmp_55_i_fu_1787_p2;
wire   [9:0] tmp_44_fu_1793_p1;
wire   [13:0] tmp_45_fu_1805_p1;
wire   [15:0] p_shl13_cast_fu_1797_p3;
wire   [15:0] p_shl14_cast_fu_1809_p3;
wire   [31:0] tmp_40_i_fu_1823_p1;
wire  signed [42:0] tmp_45_i_cast_fu_1829_p1;
wire   [42:0] tmp_68_fu_1833_p2;
wire   [20:0] tmp_86_fu_1842_p1;
wire   [22:0] p_shl17_cast_fu_1846_p3;
wire   [22:0] tmp_82_fu_1838_p1;
wire   [31:0] tmp_53_i_fu_1865_p2;
wire   [15:0] tmp_90_fu_1871_p1;
wire   [22:0] tmp_71_fu_1892_p2;
wire   [22:0] tmp_72_fu_1902_p2;
wire   [11:0] temp_fu_1912_p4;
wire   [41:0] tmp_76_fu_1941_p3;
wire   [39:0] tmp_77_fu_1953_p3;
wire  signed [42:0] p_shl18_cast_fu_1949_p1;
wire  signed [42:0] p_shl19_cast_fu_1961_p1;
wire   [31:0] tmp_77_i_fu_1971_p2;
wire   [31:0] tmp_82_i_fu_1981_p2;
wire   [31:0] tmp_63_i_fu_1991_p1;
wire  signed [42:0] tmp_67_i_cast_fu_1997_p1;
wire   [42:0] tmp_89_fu_2001_p2;
wire   [20:0] tmp_130_fu_2010_p1;
wire   [22:0] p_shl20_cast_fu_2014_p3;
wire   [22:0] tmp_129_fu_2006_p1;
wire   [31:0] tmp_75_i_fu_2033_p2;
wire   [15:0] tmp_133_fu_2039_p1;
wire   [31:0] tmp_80_i_fu_2048_p2;
wire   [15:0] tmp_134_fu_2054_p1;
(* use_dsp48 = "no" *) wire   [15:0] tmp_97_fu_2058_p2;
wire   [22:0] tmp_92_fu_2080_p2;
wire   [22:0] tmp_93_fu_2090_p2;
wire   [11:0] temp_1_fu_2100_p4;
wire   [31:0] hist2_load_2_to_int_fu_2171_p1;
wire   [7:0] tmp_s_fu_2175_p4;
wire   [22:0] tmp_147_fu_2185_p1;
wire   [0:0] notrhs_fu_2195_p2;
wire   [0:0] notlhs_fu_2189_p2;
wire   [0:0] tmp_20_fu_2201_p2;
wire   [0:0] grp_fu_1222_p2;
wire   [31:0] hist2a_load_2_to_int_fu_2213_p1;
wire   [7:0] tmp_23_fu_2217_p4;
wire   [22:0] tmp_148_fu_2227_p1;
wire   [0:0] notrhs3_fu_2237_p2;
wire   [0:0] notlhs2_fu_2231_p2;
wire   [0:0] tmp_25_fu_2243_p2;
wire   [41:0] tmp_109_fu_2278_p3;
wire   [39:0] tmp_110_fu_2290_p3;
wire  signed [42:0] p_shl22_cast_fu_2298_p1;
wire  signed [42:0] p_shl21_cast_fu_2286_p1;
wire   [31:0] tmp_93_i_fu_2308_p1;
wire  signed [42:0] tmp_109_i_cast_fu_2314_p1;
wire   [42:0] tmp_112_fu_2318_p2;
wire   [20:0] tmp_150_fu_2327_p1;
wire   [22:0] p_shl23_cast_fu_2331_p3;
wire   [22:0] tmp_149_fu_2323_p1;
wire   [22:0] tmp_115_fu_2367_p2;
wire   [22:0] tmp_116_fu_2377_p2;
wire   [11:0] temp_2_fu_2387_p4;
wire   [41:0] tmp_119_fu_2413_p3;
wire   [39:0] tmp_120_fu_2425_p3;
wire  signed [42:0] p_shl25_cast_fu_2433_p1;
wire  signed [42:0] p_shl24_cast_fu_2421_p1;
wire   [31:0] tmp_131_i_fu_2443_p1;
wire  signed [42:0] tmp_132_i_cast_fu_2449_p1;
wire   [42:0] tmp_138_fu_2453_p2;
wire   [20:0] tmp_168_fu_2462_p1;
wire   [22:0] p_shl26_cast_fu_2466_p3;
wire   [22:0] tmp_167_fu_2458_p1;
wire   [22:0] tmp_141_fu_2502_p2;
wire   [22:0] tmp_142_fu_2512_p2;
wire   [11:0] temp_3_fu_2522_p4;
wire   [63:0] p_Val2_s_fu_2537_p1;
wire   [51:0] tmp_V_1_fu_2558_p1;
wire   [53:0] mantissa_V_fu_2562_p4;
wire   [10:0] tmp_V_fu_2548_p4;
wire   [11:0] tmp_i_i_i_i_cast_i_fu_2576_p1;
wire   [11:0] sh_assign_fu_2580_p2;
wire   [10:0] tmp_i_i_i_i_fu_2594_p2;
wire   [0:0] isNeg_fu_2586_p3;
wire  signed [11:0] tmp_i_i_i_cast_i_fu_2600_p1;
wire   [11:0] ush_fu_2604_p3;
wire  signed [31:0] sh_assign_2_i_i_i_ca_fu_2612_p1;
wire   [53:0] tmp_i_i_i_cast_i_32_fu_2620_p1;
wire   [136:0] mantissa_V_1_i_i_i_c_fu_2572_p1;
wire   [136:0] tmp_i_i_i_i_31_fu_2616_p1;
wire   [53:0] r_V_fu_2624_p2;
wire   [0:0] tmp_154_fu_2636_p3;
wire   [136:0] r_V_1_fu_2630_p2;
wire   [31:0] tmp_123_fu_2644_p1;
wire   [31:0] tmp_124_fu_2648_p4;
wire   [31:0] p_Val2_20_fu_2658_p3;
wire   [0:0] p_Result_s_fu_2540_p3;
wire   [31:0] result_V_1_fu_2666_p2;
wire   [63:0] p_Val2_5_fu_2680_p1;
wire   [51:0] tmp_V_3_fu_2701_p1;
wire   [53:0] mantissa_V_1_fu_2705_p4;
wire   [10:0] tmp_V_2_fu_2691_p4;
wire   [11:0] tmp_i_i_i_i72_cast_i_fu_2719_p1;
wire   [11:0] sh_assign_3_fu_2723_p2;
wire   [10:0] tmp_i_i_i75_i_fu_2737_p2;
wire   [0:0] isNeg_1_fu_2729_p3;
wire  signed [11:0] tmp_i_i_i75_cast_i_fu_2743_p1;
wire   [11:0] ush_1_fu_2747_p3;
wire  signed [31:0] sh_assign_2_i_i_i76_s_fu_2755_p1;
wire   [53:0] tmp_i_i_i77_cast_i_fu_2763_p1;
wire   [136:0] mantissa_V_1_i_i_i_fu_2715_p1;
wire   [136:0] tmp_i_i_i77_i_fu_2759_p1;
wire   [53:0] r_V_2_fu_2767_p2;
wire   [0:0] tmp_158_fu_2779_p3;
wire   [136:0] r_V_3_fu_2773_p2;
wire   [31:0] tmp_127_fu_2787_p1;
wire   [31:0] tmp_128_fu_2791_p4;
wire   [31:0] p_Val2_22_fu_2801_p3;
wire   [0:0] p_Result_1_fu_2683_p3;
wire   [31:0] result_V_3_fu_2809_p2;
wire   [63:0] p_Val2_10_fu_2823_p1;
wire   [51:0] tmp_V_5_fu_2844_p1;
wire   [53:0] mantissa_V_2_fu_2848_p4;
wire   [10:0] tmp_V_4_fu_2834_p4;
wire   [11:0] tmp_i_i_i_i95_cast_i_fu_2862_p1;
wire   [11:0] sh_assign_6_fu_2866_p2;
wire   [10:0] tmp_i_i_i98_i_fu_2880_p2;
wire   [0:0] isNeg_2_fu_2872_p3;
wire  signed [11:0] tmp_i_i_i98_cast_i_fu_2886_p1;
wire   [11:0] ush_2_fu_2890_p3;
wire  signed [31:0] sh_assign_2_i_i_i99_s_fu_2898_p1;
wire   [53:0] tmp_i_i_i100_cast_i_fu_2906_p1;
wire   [136:0] mantissa_V_1_i_i_i1_fu_2858_p1;
wire   [136:0] tmp_i_i_i100_i_fu_2902_p1;
wire   [53:0] r_V_4_fu_2910_p2;
wire   [0:0] tmp_162_fu_2922_p3;
wire   [136:0] r_V_5_fu_2916_p2;
wire   [31:0] tmp_131_fu_2930_p1;
wire   [31:0] tmp_132_fu_2934_p4;
wire   [31:0] p_Val2_24_fu_2944_p3;
wire   [0:0] p_Result_2_fu_2826_p3;
wire   [31:0] result_V_5_fu_2952_p2;
wire   [63:0] p_Val2_15_fu_2966_p1;
wire   [51:0] tmp_V_7_fu_2987_p1;
wire   [53:0] mantissa_V_3_fu_2991_p4;
wire   [10:0] tmp_V_6_fu_2977_p4;
wire   [11:0] tmp_i_i_i_i118_cast_s_fu_3005_p1;
wire   [11:0] sh_assign_9_fu_3009_p2;
wire   [10:0] tmp_i_i_i121_i_fu_3023_p2;
wire   [0:0] isNeg_3_fu_3015_p3;
wire  signed [11:0] tmp_i_i_i121_cast_i_fu_3029_p1;
wire   [11:0] ush_3_fu_3033_p3;
wire  signed [31:0] sh_assign_2_i_i_i_fu_3041_p1;
wire   [53:0] tmp_i_i_i123_cast_i_fu_3049_p1;
wire   [136:0] mantissa_V_1_i_i_i2_fu_3001_p1;
wire   [136:0] tmp_i_i_i123_i_fu_3045_p1;
wire   [53:0] r_V_6_fu_3053_p2;
wire   [0:0] tmp_166_fu_3065_p3;
wire   [136:0] r_V_7_fu_3059_p2;
wire   [31:0] tmp_135_fu_3073_p1;
wire   [31:0] tmp_136_fu_3077_p4;
wire   [31:0] p_Val2_26_fu_3087_p3;
wire   [0:0] p_Result_3_fu_2969_p3;
wire   [31:0] result_V_7_fu_3095_p2;
wire   [0:0] tmp_16_i_fu_3121_p2;
wire  signed [42:0] tmp_25_i_cast_fu_3145_p1;
wire   [42:0] tmp_31_fu_3149_p2;
wire   [20:0] tmp_33_fu_3158_p1;
wire   [22:0] p_shl27_cast_fu_3162_p3;
wire   [22:0] tmp_32_fu_3154_p1;
wire   [22:0] tmp_34_fu_3170_p2;
wire   [22:0] tmp_35_fu_3176_p2;
wire   [42:0] tmp_36_fu_3186_p2;
wire   [20:0] tmp_38_fu_3195_p1;
wire   [22:0] p_shl28_cast_fu_3199_p3;
wire   [22:0] tmp_37_fu_3191_p1;
wire   [22:0] tmp_39_fu_3207_p2;
wire   [41:0] tmp_56_fu_3234_p3;
wire   [39:0] tmp_57_fu_3246_p3;
wire  signed [42:0] p_shl30_cast_fu_3242_p1;
wire  signed [42:0] p_shl31_cast_fu_3254_p1;
wire   [42:0] tmp_58_fu_3258_p2;
wire   [42:0] tmp_59_fu_3264_p2;
wire   [20:0] tmp_61_fu_3273_p1;
wire   [22:0] p_shl32_cast_fu_3277_p3;
wire   [22:0] tmp_60_fu_3269_p1;
wire   [22:0] tmp_62_fu_3285_p2;
wire   [42:0] tmp_64_fu_3296_p2;
wire   [20:0] tmp_69_fu_3305_p1;
wire   [22:0] p_shl33_cast_fu_3309_p3;
wire   [22:0] tmp_65_fu_3301_p1;
wire   [22:0] tmp_66_fu_3317_p2;
wire  signed [42:0] tmp_42_i_cast_fu_3348_p1;
wire   [42:0] tmp_81_fu_3352_p2;
wire   [20:0] tmp_122_fu_3361_p1;
wire   [22:0] p_shl34_cast_fu_3365_p3;
wire   [22:0] tmp_113_fu_3357_p1;
wire   [22:0] tmp_83_fu_3373_p2;
wire   [22:0] tmp_84_fu_3379_p2;
wire   [42:0] tmp_85_fu_3389_p2;
wire   [20:0] tmp_126_fu_3398_p1;
wire   [22:0] p_shl35_cast_fu_3402_p3;
wire   [22:0] tmp_125_fu_3394_p1;
wire   [22:0] tmp_87_fu_3410_p2;
wire   [41:0] tmp_98_fu_3437_p3;
wire   [39:0] tmp_99_fu_3449_p3;
wire  signed [42:0] p_shl36_cast_fu_3445_p1;
wire  signed [42:0] p_shl37_cast_fu_3457_p1;
wire   [42:0] tmp_100_fu_3461_p2;
wire   [42:0] tmp_101_fu_3467_p2;
wire   [20:0] tmp_139_fu_3476_p1;
wire   [22:0] p_shl38_cast_fu_3480_p3;
wire   [22:0] tmp_137_fu_3472_p1;
wire   [22:0] tmp_103_fu_3488_p2;
wire   [42:0] tmp_105_fu_3499_p2;
wire   [20:0] tmp_146_fu_3508_p1;
wire   [22:0] p_shl39_cast_fu_3512_p3;
wire   [22:0] tmp_145_fu_3504_p1;
wire   [22:0] tmp_107_fu_3520_p2;
wire   [31:0] i4_cast_i_fu_3545_p1;
wire   [40:0] tmp_28_fu_3560_p3;
wire   [38:0] tmp_29_fu_3572_p3;
wire   [41:0] p_shl12_cast_fu_3580_p1;
wire   [41:0] p_shl11_cast_fu_3568_p1;
wire   [31:0] j4_cast_i_fu_3590_p1;
wire   [41:0] tmp_31_i_cast_fu_3605_p1;
wire   [41:0] tmp_47_fu_3609_p2;
wire   [20:0] tmp_49_fu_3618_p1;
wire   [22:0] p_shl29_cast_fu_3622_p3;
wire   [22:0] tmp_48_fu_3614_p1;
wire   [22:0] tmp_51_fu_3641_p2;
wire   [22:0] tmp_52_fu_3651_p2;
wire   [7:0] tmp_79_fu_3661_p0;
wire  signed [15:0] tmp_79_fu_3661_p1;
wire   [7:0] tmp_80_fu_3667_p0;
wire  signed [15:0] tmp_80_fu_3667_p1;
reg   [195:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 196'd1;
end

deal_wei #(
    .DataWidth( 32 ),
    .AddressRange( 16728 ),
    .AddressWidth( 15 ))
wei_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wei_address0),
    .ce0(wei_ce0),
    .q0(wei_q0)
);

deal_weia #(
    .DataWidth( 32 ),
    .AddressRange( 20833 ),
    .AddressWidth( 15 ))
weia_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weia_address0),
    .ce0(weia_ce0),
    .q0(weia_q0)
);

deal_hist1 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
hist1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist1_address0),
    .ce0(hist1_ce0),
    .q0(hist1_q0)
);

deal_hist1a #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
hist1a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist1a_address0),
    .ce0(hist1a_ce0),
    .q0(hist1a_q0)
);

deal_img #(
    .DataWidth( 8 ),
    .AddressRange( 2764800 ),
    .AddressWidth( 22 ))
img_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_address0),
    .ce0(img_ce0),
    .we0(img_we0),
    .d0(img_d0),
    .q0(img_q0),
    .address1(img_address1),
    .ce1(img_ce1),
    .we1(img_we1),
    .d1(img_d1),
    .q1(img_q1)
);

deal_hist2 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
hist2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist2_address0),
    .ce0(hist2_ce0),
    .we0(hist2_we0),
    .d0(hist2_d0),
    .q0(hist2_q0)
);

deal_hist2 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .we0(w_we0),
    .d0(w_d0),
    .q0(w_q0)
);

deal_hist2 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
hist2a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist2a_address0),
    .ce0(hist2a_ce0),
    .we0(hist2a_we0),
    .d0(hist2a_d0),
    .q0(hist2a_q0)
);

deal_hist2 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
wa_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wa_address0),
    .ce0(wa_ce0),
    .we0(wa_we0),
    .d0(wa_d0),
    .q0(wa_q0)
);

hls_main_fadd_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fadd_32nbkb_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1187_p0),
    .din1(grp_fu_1187_p1),
    .ce(1'b1),
    .dout(grp_fu_1187_p2)
);

hls_main_fadd_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fadd_32nbkb_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(C_1_fu_274),
    .din1(wei_load_reg_3893),
    .ce(1'b1),
    .dout(grp_fu_1191_p2)
);

hls_main_fmul_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fmul_32ncud_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1195_p0),
    .din1(reg_1421),
    .ce(1'b1),
    .dout(grp_fu_1195_p2)
);

hls_main_fmul_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fmul_32ncud_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1199_p0),
    .din1(reg_1431),
    .ce(1'b1),
    .dout(grp_fu_1199_p2)
);

hls_main_fdiv_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fdiv_32ndEe_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1203_p0),
    .din1(grp_fu_1203_p1),
    .ce(1'b1),
    .dout(grp_fu_1203_p2)
);

hls_main_fdiv_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fdiv_32ndEe_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1407),
    .din1(Ca_1_fu_278),
    .ce(1'b1),
    .dout(grp_fu_1207_p2)
);

hls_main_sitofp_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_sitofp_3eOg_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1211_p0),
    .ce(1'b1),
    .dout(grp_fu_1211_p1)
);

hls_main_fpext_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_main_fpext_32fYi_U32(
    .din0(grp_fu_1214_p0),
    .dout(grp_fu_1214_p1)
);

hls_main_fpext_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_main_fpext_32fYi_U33(
    .din0(reg_1441),
    .dout(grp_fu_1218_p1)
);

hls_main_fcmp_32ng8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
hls_main_fcmp_32ng8j_U34(
    .din0(grp_fu_1222_p0),
    .din1(32'd0),
    .opcode(5'd1),
    .dout(grp_fu_1222_p2)
);

hls_main_fsqrt_32hbi #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_main_fsqrt_32hbi_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(reg_1415),
    .ce(1'b1),
    .dout(grp_fu_1227_p2)
);

hls_main_dadd_64nibs #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_dadd_64nibs_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1232_p0),
    .din1(grp_fu_1232_p1),
    .ce(1'b1),
    .dout(grp_fu_1232_p2)
);

hls_main_dadd_64nibs #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_dadd_64nibs_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1238_p0),
    .din1(grp_fu_1238_p1),
    .ce(1'b1),
    .dout(grp_fu_1238_p2)
);

hls_main_dadd_64nibs #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_dadd_64nibs_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_102_i_reg_4272),
    .din1(yy2_reg_4267),
    .ce(1'b1),
    .dout(grp_fu_1246_p2)
);

hls_main_dadd_64nibs #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_dadd_64nibs_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_105_i_reg_4277),
    .din1(yy1_reg_4262),
    .ce(1'b1),
    .dout(grp_fu_1250_p2)
);

hls_main_ddiv_64njbC #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_ddiv_64njbC_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(xx1a_i_reg_1033),
    .din1(sum_wa_i_reg_1021),
    .ce(1'b1),
    .dout(grp_fu_1254_p2)
);

hls_main_ddiv_64njbC #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_ddiv_64njbC_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(xx2a_i_reg_1045),
    .din1(sum_wa_i_reg_1021),
    .ce(1'b1),
    .dout(grp_fu_1260_p2)
);

hls_main_ddiv_64njbC #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_ddiv_64njbC_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(xx1_i_reg_940),
    .din1(sum_w_i_reg_928),
    .ce(1'b1),
    .dout(grp_fu_1266_p2)
);

hls_main_ddiv_64njbC #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
hls_main_ddiv_64njbC_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(xx2_i_reg_952),
    .din1(sum_w_i_reg_928),
    .ce(1'b1),
    .dout(grp_fu_1272_p2)
);

hls_main_sitodp_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_main_sitodp_3kbM_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(j_4_reg_809),
    .ce(1'b1),
    .dout(grp_fu_1278_p1)
);

hls_main_sitodp_3lbW #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_main_sitodp_3lbW_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_3_reg_798),
    .ce(1'b1),
    .dout(grp_fu_1282_p1)
);

hls_main_sitodp_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_main_sitodp_3kbM_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(j_1_reg_831),
    .ce(1'b1),
    .dout(grp_fu_1286_p1)
);

hls_main_sitodp_3lbW #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_main_sitodp_3lbW_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_1_reg_820),
    .ce(1'b1),
    .dout(grp_fu_1290_p1)
);

hls_main_mul_mul_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hls_main_mul_mul_mb6_U48(
    .din0(tmp_79_fu_3661_p0),
    .din1(tmp_79_fu_3661_p1),
    .dout(tmp_79_fu_3661_p2)
);

hls_main_mul_mul_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hls_main_mul_mul_mb6_U49(
    .din0(tmp_80_fu_3667_p0),
    .din1(tmp_80_fu_3667_p1),
    .dout(tmp_80_fu_3667_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_15_i_fu_3549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state191))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        C_1_fu_274 <= C_reg_3899;
    end else if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        C_1_fu_274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        Ca_1_fu_278 <= reg_1386;
    end else if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Ca_1_fu_278 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state179)) begin
        a1_i_reg_1125 <= a_2_reg_4361;
    end else if (((exitcond_i_fu_3109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state176))) begin
        a1_i_reg_1125 <= j_1_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_i_fu_3228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state180))) begin
        a3_i_reg_1145 <= j_4_reg_809;
    end else if ((1'b1 == ap_CS_fsm_state186)) begin
        a3_i_reg_1145 <= a_reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_i_fu_3139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state177))) begin
        b7_i_reg_1135 <= i_1_reg_820;
    end else if ((1'b1 == ap_CS_fsm_state183)) begin
        b7_i_reg_1135 <= b_reg_4384;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_38_i_fu_3342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state184))) begin
        b8_i_reg_1155 <= i_3_reg_798;
    end else if ((1'b1 == ap_CS_fsm_state190)) begin
        b8_i_reg_1155 <= b_4_reg_4435;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_i_fu_3431_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state187))) begin
        channel_i_reg_1114 <= channel_reg_4325;
    end else if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        channel_i_reg_1114 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_2142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        i10_i_reg_964 <= i_1_reg_820;
    end else if (((tmp_93_i_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state105))) begin
        i10_i_reg_964 <= i_8_fu_2361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_i_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        i11_i_reg_1057 <= i_3_reg_798;
    end else if (((tmp_131_i_fu_2443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        i11_i_reg_1057 <= i_10_fu_2496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_fu_1731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i1_i_reg_853 <= i_2_fu_1737_p2;
    end else if (((exitcond4_i_fu_1583_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i1_i_reg_853 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_fu_1823_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i2_i_reg_864 <= i_5_fu_1886_p2;
    end else if (((exitcond3_i_fu_1731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i2_i_reg_864 <= i_1_reg_820;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_3109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state176))) begin
        i4_i_reg_1165 <= 31'd0;
    end else if (((tmp_24_i_fu_3594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state192))) begin
        i4_i_reg_1165 <= i_4_reg_4453;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_63_i_fu_1991_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        i7_i_reg_885 <= i_6_fu_2074_p2;
    end else if (((tmp_23_i_fu_1751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i7_i_reg_885 <= i_3_reg_798;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_fu_1935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        i8_i_reg_906 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        i8_i_reg_906 <= i_7_reg_3979;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_i_fu_2124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        i9_i_reg_917 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        i9_i_reg_917 <= i_9_reg_4002;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_820 <= y1_read_reg_3678;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        i_1_reg_820 <= p_Val2_27_fu_3101_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_3_reg_798 <= y1a_read_reg_3700;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        i_3_reg_798 <= p_Val2_23_fu_2815_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_i_reg_776 <= i_reg_3708;
    end else if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_776 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        j11_i_reg_1104 <= j_7_reg_4196;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        j11_i_reg_1104 <= j_4_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j3_i_reg_875 <= j_3_reg_3863;
    end else if (((tmp_23_i_fu_1751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        j3_i_reg_875 <= j_1_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196))) begin
        j4_i_reg_1176 <= j_2_reg_4466;
    end else if (((tmp_15_i_fu_3549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state191))) begin
        j4_i_reg_1176 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        j8_i_reg_896 <= j_5_reg_3946;
    end else if (((tmp_41_i_fu_1935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        j8_i_reg_896 <= j_4_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        j9_i_reg_1011 <= j_6_reg_4118;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        j9_i_reg_1011 <= j_1_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_1_reg_831 <= x1_read_reg_3673;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        j_1_reg_831 <= p_Val2_25_fu_2958_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_4_reg_809 <= x1a_read_reg_3695;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        j_4_reg_809 <= p_Val2_21_fu_2672_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_i_reg_787 <= j_reg_3735;
    end else if (((tmp_i_fu_1460_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_787 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        num1_i_reg_842 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        num1_i_reg_842 <= num1_reg_3778;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        sum_w_1_i_reg_975 <= sum_w_reg_4149;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        sum_w_1_i_reg_975 <= sum_w_i_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_2142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        sum_w_i_reg_928 <= 64'd0;
    end else if (((tmp_93_i_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state105))) begin
        sum_w_i_reg_928 <= sum_w_1_i_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        sum_wa_1_i_reg_1068 <= sum_wa_reg_4227;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        sum_wa_1_i_reg_1068 <= sum_wa_i_reg_1021;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_i_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        sum_wa_i_reg_1021 <= 64'd0;
    end else if (((tmp_131_i_fu_2443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        sum_wa_i_reg_1021 <= sum_wa_1_i_reg_1068;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        xx1_1_i_reg_987 <= grp_fu_1232_p2;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        xx1_1_i_reg_987 <= xx1_i_reg_940;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_2142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        xx1_i_reg_940 <= 64'd0;
    end else if (((tmp_93_i_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state105))) begin
        xx1_i_reg_940 <= xx1_1_i_reg_987;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        xx1a_1_i_reg_1080 <= grp_fu_1232_p2;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        xx1a_1_i_reg_1080 <= xx1a_i_reg_1033;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_i_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        xx1a_i_reg_1033 <= 64'd0;
    end else if (((tmp_131_i_fu_2443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        xx1a_i_reg_1033 <= xx1a_1_i_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        xx2_1_i_reg_999 <= grp_fu_1238_p2;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        xx2_1_i_reg_999 <= xx2_i_reg_952;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_2142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        xx2_i_reg_952 <= 64'd0;
    end else if (((tmp_93_i_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state105))) begin
        xx2_i_reg_952 <= xx2_1_i_reg_999;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        xx2a_1_i_reg_1092 <= grp_fu_1238_p2;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        xx2a_1_i_reg_1092 <= xx2a_i_reg_1045;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_i_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        xx2a_i_reg_1045 <= 64'd0;
    end else if (((tmp_131_i_fu_2443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        xx2a_i_reg_1045 <= xx2a_1_i_reg_1092;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        C_reg_3899 <= grp_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_i_fu_3139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state177))) begin
        a_2_reg_4361 <= a_2_fu_3218_p2;
        tmp_40_reg_4356 <= tmp_40_fu_3213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_38_i_fu_3342_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state184))) begin
        a_reg_4412 <= a_fu_3421_p2;
        tmp_88_reg_4407 <= tmp_88_fu_3416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_i_fu_3431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state187))) begin
        b_4_reg_4435 <= b_4_fu_3531_p2;
        tmp_104_reg_4425 <= tmp_104_fu_3494_p2;
        tmp_108_reg_4430 <= tmp_108_fu_3526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state195)) begin
        b_6_reg_4492 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_i_fu_3228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state180))) begin
        b_reg_4384 <= b_fu_3328_p2;
        tmp_63_reg_4374 <= tmp_63_fu_3291_p2;
        tmp_67_reg_4379 <= tmp_67_fu_3323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state176)) begin
        channel_reg_4325 <= channel_fu_3115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read_reg_3689 <= cols_dout;
        rows_read_reg_3683 <= rows_dout;
        x1_read_reg_3673 <= x1_dout;
        x1a_read_reg_3695 <= x1a_dout;
        y1_read_reg_3678 <= y1_dout;
        y1a_read_reg_3700 <= y1a_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        hist1_load_reg_4042 <= hist1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        hist1a_load_reg_4066 <= hist1a_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hist2_addr_1_reg_3883 <= tmp_52_i_fu_1922_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_i_fu_2124_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        hist2_addr_2_reg_3984 <= tmp_64_i_fu_2136_p1;
        hist2a_addr_2_reg_3989 <= tmp_64_i_fu_2136_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        hist2a_addr_1_reg_3966 <= tmp_74_i_fu_2110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state191)) begin
        i_4_reg_4453 <= i_4_fu_3554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        i_7_reg_3979 <= i_7_fu_2130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        i_9_reg_4002 <= i_9_fu_2148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_3708 <= i_fu_1465_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state192)) begin
        j_2_reg_4466 <= j_2_fu_3599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_fu_1823_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        j_3_reg_3863 <= j_3_fu_1880_p2;
        tmp_70_reg_3847 <= tmp_70_fu_1854_p2;
        tmp_75_reg_3858 <= tmp_75_fu_1875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_63_i_fu_1991_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        j_5_reg_3946 <= j_5_fu_2068_p2;
        tmp_91_reg_3925 <= tmp_91_fu_2022_p2;
        tmp_96_reg_3936 <= tmp_96_fu_2043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_93_i_fu_2308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state105))) begin
        j_6_reg_4118 <= j_6_fu_2355_p2;
        tmp_114_reg_4102 <= tmp_114_fu_2339_p2;
        tmp_126_i_reg_4113 <= tmp_126_i_fu_2350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_i_fu_2443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state125))) begin
        j_7_reg_4196 <= j_7_fu_2490_p2;
        tmp_140_reg_4180 <= tmp_140_fu_2474_p2;
        tmp_147_i_reg_4191 <= tmp_147_i_fu_2485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_3735 <= j_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        num1_reg_3778 <= num1_fu_1589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_3109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state176))) begin
        p_s_reg_4342 <= p_s_fu_3131_p3;
        tmp_17_i_cast_reg_4330[1 : 0] <= tmp_17_i_cast_fu_3127_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond3_i_fu_1731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_1352 <= grp_fu_1294_p2;
        reg_1356 <= grp_fu_1301_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_23_i_fu_1751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_1360 <= grp_fu_1308_p2;
        reg_1364 <= grp_fu_1315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_1368 <= {{img_q1[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1372 <= hist2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_1386 <= grp_fu_1187_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_1392 <= weia_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_1403 <= {{img_q0[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state33))) begin
        reg_1407 <= hist2a_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state45))) begin
        reg_1415 <= grp_fu_1203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state104))) begin
        reg_1421 <= grp_fu_1211_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state110))) begin
        reg_1426 <= grp_fu_1214_p1;
        reg_1431 <= grp_fu_1211_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state113))) begin
        reg_1436 <= grp_fu_1195_p2;
        reg_1441 <= grp_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state114))) begin
        reg_1446 <= grp_fu_1214_p1;
        reg_1451 <= grp_fu_1218_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        sum_w_reg_4149 <= grp_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state135)) begin
        sum_wa_reg_4227 <= grp_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        tmp_102_i_reg_4272 <= grp_fu_1286_p1;
        tmp_105_i_reg_4277 <= grp_fu_1290_p1;
        tmp_96_i_reg_4252 <= grp_fu_1278_p1;
        tmp_99_i_reg_4257 <= grp_fu_1282_p1;
        yy1_reg_4262 <= grp_fu_1266_p2;
        yy1a_reg_4242 <= grp_fu_1254_p2;
        yy2_reg_4267 <= grp_fu_1272_p2;
        yy2a_reg_4247 <= grp_fu_1260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_10_i_cast_reg_3798 <= tmp_10_i_cast_fu_1659_p1;
        tmp_11_reg_3783[42 : 8] <= tmp_11_fu_1619_p2[42 : 8];
        tmp_14_reg_3793[42 : 8] <= tmp_14_fu_1653_p2[42 : 8];
        tmp_17_reg_3803[42 : 8] <= tmp_17_fu_1687_p2[42 : 8];
        tmp_24_reg_3813[42 : 8] <= tmp_24_fu_1721_p2[42 : 8];
        tmp_36_i_cast_reg_3808 <= tmp_36_i_cast_fu_1693_p1;
        tmp_60_i_cast_reg_3818 <= tmp_60_i_cast_fu_1727_p1;
        tmp_8_i_cast_reg_3788 <= tmp_8_i_cast_fu_1625_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        tmp_111_reg_4094[42 : 8] <= tmp_111_fu_2302_p2[42 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_2142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        tmp_118_i_reg_4023 <= tmp_118_i_fu_2159_p2;
        tmp_125_i_reg_4028 <= tmp_125_i_fu_2165_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        tmp_120_i_reg_4071 <= grp_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_i_fu_2255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state100))) begin
        tmp_121_i_reg_4079 <= tmp_121_i_fu_2261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        tmp_121_reg_4172[42 : 8] <= tmp_121_fu_2437_p2[42 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_i_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        tmp_141_i_reg_4084 <= tmp_141_i_fu_2266_p2;
        tmp_146_i_reg_4089 <= tmp_146_i_fu_2272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_89_i_fu_2402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state120))) begin
        tmp_142_i_reg_4167 <= tmp_142_i_fu_2408_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_171_reg_3750 <= img_0_data_stream_2_V_dout;
        tmp_6_reg_3755 <= tmp_6_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        tmp_22_reg_4033 <= tmp_22_fu_2207_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_27_reg_4057 <= tmp_27_fu_2249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_i_fu_3549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state191))) begin
        tmp_30_reg_4458[41 : 8] <= tmp_30_fu_3584_p2[41 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_1460_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_3_reg_3713[41 : 8] <= tmp_3_fu_1495_p2[41 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_i_fu_1751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_43_reg_3834[42 : 8] <= tmp_43_fu_1781_p2[42 : 8];
        tmp_46_reg_3839[15 : 2] <= tmp_46_fu_1817_p2[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_i_fu_3594_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state192))) begin
        tmp_50_reg_4471 <= tmp_50_fu_3630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        tmp_66_i_reg_3994 <= grp_fu_1207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_fu_1935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        tmp_78_reg_3907[42 : 8] <= tmp_78_fu_1965_p2[42 : 8];
        tmp_79_reg_3912 <= tmp_79_fu_3661_p2;
        tmp_80_reg_3917 <= tmp_80_fu_3667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_2142_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        tmp_85_i_reg_4007[12 : 0] <= tmp_85_i_fu_2154_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        tmp_91_i_reg_4047 <= grp_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        w_load_reg_4143 <= w_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        wa_load_reg_4221 <= wa_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        wei_load_reg_3893 <= wei_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state174)) begin
        x_assign_1_reg_4287 <= grp_fu_1238_p2;
        x_assign_2_reg_4292 <= grp_fu_1246_p2;
        x_assign_3_reg_4297 <= grp_fu_1250_p2;
        x_assign_reg_4282 <= grp_fu_1232_p2;
    end
end

always @ (*) begin
    if (((tmp_15_i_fu_3549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state191))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_15_i_fu_3549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state191))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_blk_n = cols_empty_n;
    end else begin
        cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read = 1'b1;
    end else begin
        cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1187_p0 = reg_1407;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1187_p0 = Ca_1_fu_278;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1187_p0 = reg_1372;
    end else begin
        grp_fu_1187_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1187_p1 = reg_1392;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1187_p1 = wei_load_reg_3893;
    end else begin
        grp_fu_1187_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state131)) begin
        grp_fu_1195_p0 = wa_load_reg_4221;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_1195_p0 = w_load_reg_4143;
    end else begin
        grp_fu_1195_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state131)) begin
        grp_fu_1199_p0 = wa_load_reg_4221;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_1199_p0 = w_load_reg_4143;
    end else begin
        grp_fu_1199_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1203_p0 = hist1a_load_reg_4066;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1203_p0 = hist1_load_reg_4042;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1203_p0 = reg_1372;
    end else begin
        grp_fu_1203_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1203_p1 = reg_1407;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1203_p1 = reg_1372;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1203_p1 = C_1_fu_274;
    end else begin
        grp_fu_1203_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        grp_fu_1211_p0 = tmp_147_i_reg_4191;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_1211_p0 = tmp_142_i_reg_4167;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_fu_1211_p0 = tmp_126_i_reg_4113;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_fu_1211_p0 = tmp_121_i_reg_4079;
    end else begin
        grp_fu_1211_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_1214_p0 = wa_q0;
    end else if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_fu_1214_p0 = reg_1436;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        grp_fu_1214_p0 = w_q0;
    end else begin
        grp_fu_1214_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_1222_p0 = reg_1407;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_1222_p0 = reg_1372;
    end else begin
        grp_fu_1222_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        grp_fu_1232_p0 = tmp_96_i_reg_4252;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        grp_fu_1232_p0 = xx1a_1_i_reg_1080;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        grp_fu_1232_p0 = sum_wa_1_i_reg_1068;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        grp_fu_1232_p0 = xx1_1_i_reg_987;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_1232_p0 = sum_w_1_i_reg_975;
    end else begin
        grp_fu_1232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        grp_fu_1232_p1 = yy2a_reg_4247;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state115))) begin
        grp_fu_1232_p1 = reg_1446;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state111))) begin
        grp_fu_1232_p1 = reg_1426;
    end else begin
        grp_fu_1232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        grp_fu_1238_p0 = tmp_99_i_reg_4257;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        grp_fu_1238_p0 = xx2a_1_i_reg_1092;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        grp_fu_1238_p0 = xx2_1_i_reg_999;
    end else begin
        grp_fu_1238_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        grp_fu_1238_p1 = yy1a_reg_4242;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state115))) begin
        grp_fu_1238_p1 = reg_1451;
    end else begin
        grp_fu_1238_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1294_p0 = j_1_reg_831;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1294_p0 = ap_phi_mux_j_1_phi_fu_834_p4;
    end else begin
        grp_fu_1294_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1301_p0 = i_1_reg_820;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1301_p0 = ap_phi_mux_i_1_phi_fu_823_p4;
    end else begin
        grp_fu_1301_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1308_p0 = j_4_reg_809;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1308_p0 = ap_phi_mux_j_4_phi_fu_812_p4;
    end else begin
        grp_fu_1308_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1315_p0 = i_3_reg_798;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1315_p0 = ap_phi_mux_i_3_phi_fu_801_p4;
    end else begin
        grp_fu_1315_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        hist1_ce0 = 1'b1;
    end else begin
        hist1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        hist1a_ce0 = 1'b1;
    end else begin
        hist1a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        hist2_address0 = tmp_85_i_fu_2154_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        hist2_address0 = hist2_addr_2_reg_3984;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        hist2_address0 = tmp_64_i_fu_2136_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        hist2_address0 = hist2_addr_1_reg_3883;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist2_address0 = tmp_52_i_fu_1922_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2_address0 = tmp_19_i_fu_1743_p1;
    end else begin
        hist2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state19))) begin
        hist2_ce0 = 1'b1;
    end else begin
        hist2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        hist2_d0 = reg_1415;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        hist2_d0 = reg_1386;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2_d0 = 32'd0;
    end else begin
        hist2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state19) | ((exitcond3_i_fu_1731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        hist2_we0 = 1'b1;
    end else begin
        hist2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        hist2a_address0 = tmp_85_i_reg_4007;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        hist2a_address0 = hist2a_addr_2_reg_3989;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        hist2a_address0 = tmp_64_i_fu_2136_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        hist2a_address0 = hist2a_addr_1_reg_3966;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hist2a_address0 = tmp_74_i_fu_2110_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2a_address0 = tmp_19_i_fu_1743_p1;
    end else begin
        hist2a_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31))) begin
        hist2a_ce0 = 1'b1;
    end else begin
        hist2a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        hist2a_d0 = tmp_66_i_reg_3994;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        hist2a_d0 = reg_1386;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2a_d0 = 32'd0;
    end else begin
        hist2a_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31) | ((exitcond3_i_fu_1731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        hist2a_we0 = 1'b1;
    end else begin
        hist2a_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        img_0_data_stream_0_V_blk_n = img_0_data_stream_0_V_empty_n;
    end else begin
        img_0_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        img_0_data_stream_0_V_read = 1'b1;
    end else begin
        img_0_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        img_0_data_stream_1_V_blk_n = img_0_data_stream_1_V_empty_n;
    end else begin
        img_0_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        img_0_data_stream_1_V_read = 1'b1;
    end else begin
        img_0_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        img_0_data_stream_2_V_blk_n = img_0_data_stream_2_V_empty_n;
    end else begin
        img_0_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        img_0_data_stream_2_V_read = 1'b1;
    end else begin
        img_0_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        img_1_data_stream_0_V_blk_n = img_1_data_stream_0_V_full_n;
    end else begin
        img_1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196))) begin
        img_1_data_stream_0_V_write = 1'b1;
    end else begin
        img_1_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        img_1_data_stream_1_V_blk_n = img_1_data_stream_1_V_full_n;
    end else begin
        img_1_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196))) begin
        img_1_data_stream_1_V_write = 1'b1;
    end else begin
        img_1_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        img_1_data_stream_2_V_blk_n = img_1_data_stream_2_V_full_n;
    end else begin
        img_1_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196))) begin
        img_1_data_stream_2_V_write = 1'b1;
    end else begin
        img_1_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state193)) begin
        img_address0 = tmp_52_cast_fu_3646_p1;
    end else if ((1'b1 == ap_CS_fsm_state189)) begin
        img_address0 = tmp_108_cast_fu_3541_p1;
    end else if ((1'b1 == ap_CS_fsm_state185)) begin
        img_address0 = tmp_88_cast_fu_3427_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        img_address0 = tmp_67_cast_fu_3338_p1;
    end else if ((1'b1 == ap_CS_fsm_state178)) begin
        img_address0 = tmp_42_cast_fu_3224_p1;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        img_address0 = tmp_142_cast_fu_2517_p1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        img_address0 = tmp_140_cast_fu_2480_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        img_address0 = tmp_115_cast_fu_2372_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_address0 = tmp_93_cast_fu_2095_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_address0 = tmp_91_cast_fu_2028_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_address0 = tmp_71_cast_fu_1897_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        img_address0 = tmp_8_cast_fu_1578_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_address0 = tmp_6_cast_fu_1557_p1;
    end else begin
        img_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state193)) begin
        img_address1 = tmp_53_cast_fu_3656_p1;
    end else if ((1'b1 == ap_CS_fsm_state192)) begin
        img_address1 = tmp_51_cast_fu_3636_p1;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        img_address1 = tmp_104_cast_fu_3537_p1;
    end else if ((1'b1 == ap_CS_fsm_state184)) begin
        img_address1 = tmp_84_cast_fu_3384_p1;
    end else if ((1'b1 == ap_CS_fsm_state181)) begin
        img_address1 = tmp_63_cast_fu_3334_p1;
    end else if ((1'b1 == ap_CS_fsm_state177)) begin
        img_address1 = tmp_38_cast_fu_3181_p1;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        img_address1 = tmp_141_cast_fu_2507_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        img_address1 = tmp_116_cast_fu_2382_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        img_address1 = tmp_114_cast_fu_2345_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_address1 = tmp_92_cast_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_address1 = tmp_72_cast_fu_1907_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_address1 = tmp_70_cast_fu_1860_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_address1 = tmp_7_cast_fu_1568_p1;
    end else begin
        img_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state190) | (1'b1 == ap_CS_fsm_state186) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state193) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state178) | (~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196)) | (~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3)))) begin
        img_ce0 = 1'b1;
    end else begin
        img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state193) | (1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state184) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state177) | (~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196)) | (~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3)))) begin
        img_ce1 = 1'b1;
    end else begin
        img_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state178))) begin
        img_d0 = p_s_reg_4342;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        img_d0 = tmp_171_reg_3750;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_d0 = img_0_data_stream_0_V_dout;
    end else begin
        img_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state184) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state177))) begin
        img_d1 = p_s_reg_4342;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_d1 = img_0_data_stream_1_V_dout;
    end else begin
        img_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state178) | (~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        img_we0 = 1'b1;
    end else begin
        img_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state181) | (~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_38_i_fu_3342_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state184)) | ((tmp_22_i_fu_3139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state177)))) begin
        img_we1 = 1'b1;
    end else begin
        img_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_blk_n = rows_empty_n;
    end else begin
        rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_read = 1'b1;
    end else begin
        rows_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        w_address0 = tmp_116_i_fu_2397_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        w_address0 = w_addr_1_gep_fu_600_p3;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        w_address0 = tmp_85_i_reg_4007;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        w_address0 = tmp_19_i_fu_1743_p1;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state7))) begin
        w_ce0 = 1'b1;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        w_d0 = tmp_91_i_reg_4047;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state7))) begin
        w_d0 = 32'd0;
    end else begin
        w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_22_reg_4033 == 1'd0) & (1'b1 == ap_CS_fsm_state73)) | ((tmp_22_fu_2207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((exitcond3_i_fu_1731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        w_we0 = 1'b1;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        wa_address0 = tmp_139_i_fu_2532_p1;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        wa_address0 = wa_addr_1_gep_fu_634_p3;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        wa_address0 = tmp_85_i_reg_4007;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        wa_address0 = tmp_19_i_fu_1743_p1;
    end else begin
        wa_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state99))) begin
        wa_ce0 = 1'b1;
    end else begin
        wa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        wa_d0 = tmp_120_i_reg_4071;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state7))) begin
        wa_d0 = 32'd0;
    end else begin
        wa_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_27_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75)) | ((exitcond3_i_fu_1731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_27_reg_4057 == 1'd0) & (1'b1 == ap_CS_fsm_state99)))) begin
        wa_we0 = 1'b1;
    end else begin
        wa_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        wei_ce0 = 1'b1;
    end else begin
        wei_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        weia_address0 = tmp_96_cast_fu_2115_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        weia_address0 = tmp_97_cast_fu_2063_p1;
    end else begin
        weia_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21))) begin
        weia_ce0 = 1'b1;
    end else begin
        weia_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        x0_ap_vld = 1'b1;
    end else begin
        x0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        x0a_ap_vld = 1'b1;
    end else begin
        x0a_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x1_blk_n = x1_empty_n;
    end else begin
        x1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x1_read = 1'b1;
    end else begin
        x1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x1a_blk_n = x1a_empty_n;
    end else begin
        x1a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x1a_read = 1'b1;
    end else begin
        x1a_read = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        y0_ap_vld = 1'b1;
    end else begin
        y0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        y0a_ap_vld = 1'b1;
    end else begin
        y0a_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y1_blk_n = y1_empty_n;
    end else begin
        y1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y1_read = 1'b1;
    end else begin
        y1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y1a_blk_n = y1a_empty_n;
    end else begin
        y1a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y1a_read = 1'b1;
    end else begin
        y1a_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_i_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0))) & (tmp_4_i_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond4_i_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state176;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((exitcond3_i_fu_1731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_23_i_fu_1751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_40_i_fu_1823_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state20 : begin
            if (((tmp_41_i_fu_1935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_63_i_fu_1991_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state32 : begin
            if (((exitcond2_i_fu_2124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state47 : begin
            if (((exitcond1_i_fu_2142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((tmp_22_fu_2207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((tmp_27_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state100 : begin
            if (((tmp_84_i_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            if (((tmp_93_i_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state105))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state120 : begin
            if (((tmp_89_i_fu_2402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120))) begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            if (((tmp_131_i_fu_2443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state176 : begin
            if (((exitcond_i_fu_3109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state176))) begin
                ap_NS_fsm = ap_ST_fsm_state191;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state177;
            end
        end
        ap_ST_fsm_state177 : begin
            if (((tmp_22_i_fu_3139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state177))) begin
                ap_NS_fsm = ap_ST_fsm_state180;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state178;
            end
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state180 : begin
            if (((tmp_27_i_fu_3228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state180))) begin
                ap_NS_fsm = ap_ST_fsm_state184;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state181;
            end
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state184 : begin
            if (((tmp_38_i_fu_3342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state184))) begin
                ap_NS_fsm = ap_ST_fsm_state187;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state185;
            end
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state187 : begin
            if (((tmp_44_i_fu_3431_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state187))) begin
                ap_NS_fsm = ap_ST_fsm_state176;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state188;
            end
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state191 : begin
            if (((tmp_15_i_fu_3549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state191))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state192;
            end
        end
        ap_ST_fsm_state192 : begin
            if (((tmp_24_i_fu_3594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state192))) begin
                ap_NS_fsm = ap_ST_fsm_state191;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state193;
            end
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            if ((~((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state196))) begin
                ap_NS_fsm = ap_ST_fsm_state192;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_2_fu_3218_p2 = ($signed(32'd1) + $signed(a1_i_reg_1125));

assign a_fu_3421_p2 = ($signed(32'd1) + $signed(a3_i_reg_1145));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state169 = ap_CS_fsm[32'd168];

assign ap_CS_fsm_state170 = ap_CS_fsm[32'd169];

assign ap_CS_fsm_state174 = ap_CS_fsm[32'd173];

assign ap_CS_fsm_state175 = ap_CS_fsm[32'd174];

assign ap_CS_fsm_state176 = ap_CS_fsm[32'd175];

assign ap_CS_fsm_state177 = ap_CS_fsm[32'd176];

assign ap_CS_fsm_state178 = ap_CS_fsm[32'd177];

assign ap_CS_fsm_state179 = ap_CS_fsm[32'd178];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state180 = ap_CS_fsm[32'd179];

assign ap_CS_fsm_state181 = ap_CS_fsm[32'd180];

assign ap_CS_fsm_state182 = ap_CS_fsm[32'd181];

assign ap_CS_fsm_state183 = ap_CS_fsm[32'd182];

assign ap_CS_fsm_state184 = ap_CS_fsm[32'd183];

assign ap_CS_fsm_state185 = ap_CS_fsm[32'd184];

assign ap_CS_fsm_state186 = ap_CS_fsm[32'd185];

assign ap_CS_fsm_state187 = ap_CS_fsm[32'd186];

assign ap_CS_fsm_state188 = ap_CS_fsm[32'd187];

assign ap_CS_fsm_state189 = ap_CS_fsm[32'd188];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state190 = ap_CS_fsm[32'd189];

assign ap_CS_fsm_state191 = ap_CS_fsm[32'd190];

assign ap_CS_fsm_state192 = ap_CS_fsm[32'd191];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd192];

assign ap_CS_fsm_state194 = ap_CS_fsm[32'd193];

assign ap_CS_fsm_state195 = ap_CS_fsm[32'd194];

assign ap_CS_fsm_state196 = ap_CS_fsm[32'd195];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state1 = ((y1a_empty_n == 1'b0) | (x1a_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (y1_empty_n == 1'b0) | (x1_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state196 = ((img_1_data_stream_2_V_full_n == 1'b0) | (img_1_data_stream_1_V_full_n == 1'b0) | (img_1_data_stream_0_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = (((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_2_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_1_V_empty_n == 1'b0)) | ((tmp_4_i_fu_1515_p2 == 1'd1) & (img_0_data_stream_0_V_empty_n == 1'b0)));
end

assign ap_phi_mux_i_1_phi_fu_823_p4 = i_1_reg_820;

assign ap_phi_mux_i_3_phi_fu_801_p4 = i_3_reg_798;

assign ap_phi_mux_j_1_phi_fu_834_p4 = j_1_reg_831;

assign ap_phi_mux_j_4_phi_fu_812_p4 = j_4_reg_809;

assign b_4_fu_3531_p2 = (32'd1 + b8_i_reg_1155);

assign b_fu_3328_p2 = (32'd1 + b7_i_reg_1135);

assign channel_fu_3115_p2 = (channel_i_reg_1114 + 2'd1);

assign exitcond1_i_fu_2142_p2 = ((i9_i_reg_917 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond2_i_fu_2124_p2 = ((i8_i_reg_906 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond3_i_fu_1731_p2 = ((i1_i_reg_853 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond4_i_fu_1583_p2 = ((num1_i_reg_842 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond_i_fu_3109_p2 = ((channel_i_reg_1114 == 2'd3) ? 1'b1 : 1'b0);

assign grp_fu_1294_p2 = ($signed(grp_fu_1294_p0) + $signed(32'd83));

assign grp_fu_1301_p2 = (grp_fu_1301_p0 + 32'd251);

assign grp_fu_1308_p2 = ($signed(grp_fu_1308_p0) + $signed(32'd68));

assign grp_fu_1315_p2 = (grp_fu_1315_p0 + 32'd246);

assign grp_fu_1322_p4 = {{img_q1[7:4]}};

assign grp_fu_1332_p4 = {{img_q0[7:4]}};

assign hist1_address0 = tmp_85_i_reg_4007;

assign hist1a_address0 = tmp_85_i_reg_4007;

assign hist2_load_2_to_int_fu_2171_p1 = reg_1372;

assign hist2a_load_2_to_int_fu_2213_p1 = reg_1407;

assign i4_cast_i_fu_3545_p1 = i4_i_reg_1165;

assign i_10_fu_2496_p2 = (i11_i_reg_1057 + 32'd1);

assign i_2_fu_1737_p2 = (i1_i_reg_853 + 13'd1);

assign i_4_fu_3554_p2 = (i4_i_reg_1165 + 31'd1);

assign i_5_fu_1886_p2 = (i2_i_reg_864 + 32'd1);

assign i_6_fu_2074_p2 = (i7_i_reg_885 + 32'd1);

assign i_7_fu_2130_p2 = (i8_i_reg_906 + 13'd1);

assign i_8_fu_2361_p2 = (i10_i_reg_964 + 32'd1);

assign i_9_fu_2148_p2 = (i9_i_reg_917 + 13'd1);

assign i_cast_i_fu_1456_p1 = i_i_reg_776;

assign i_fu_1465_p2 = (i_i_reg_776 + 31'd1);

assign img_1_data_stream_0_V_din = b_6_reg_4492;

assign img_1_data_stream_1_V_din = img_q0;

assign img_1_data_stream_2_V_din = img_q1;

assign isNeg_1_fu_2729_p3 = sh_assign_3_fu_2723_p2[32'd11];

assign isNeg_2_fu_2872_p3 = sh_assign_6_fu_2866_p2[32'd11];

assign isNeg_3_fu_3015_p3 = sh_assign_9_fu_3009_p2[32'd11];

assign isNeg_fu_2586_p3 = sh_assign_fu_2580_p2[32'd11];

assign j4_cast_i_fu_3590_p1 = j4_i_reg_1176;

assign j_2_fu_3599_p2 = (j4_i_reg_1176 + 31'd1);

assign j_3_fu_1880_p2 = ($signed(32'd1) + $signed(j3_i_reg_875));

assign j_5_fu_2068_p2 = ($signed(32'd1) + $signed(j8_i_reg_896));

assign j_6_fu_2355_p2 = ($signed(32'd1) + $signed(j9_i_reg_1011));

assign j_7_fu_2490_p2 = ($signed(32'd1) + $signed(j11_i_reg_1104));

assign j_cast_i_fu_1511_p1 = j_i_reg_787;

assign j_fu_1520_p2 = (j_i_reg_787 + 31'd1);

assign mantissa_V_1_fu_2705_p4 = {{{{1'd1}, {tmp_V_3_fu_2701_p1}}}, {1'd0}};

assign mantissa_V_1_i_i_i1_fu_2858_p1 = mantissa_V_2_fu_2848_p4;

assign mantissa_V_1_i_i_i2_fu_3001_p1 = mantissa_V_3_fu_2991_p4;

assign mantissa_V_1_i_i_i_c_fu_2572_p1 = mantissa_V_fu_2562_p4;

assign mantissa_V_1_i_i_i_fu_2715_p1 = mantissa_V_1_fu_2705_p4;

assign mantissa_V_2_fu_2848_p4 = {{{{1'd1}, {tmp_V_5_fu_2844_p1}}}, {1'd0}};

assign mantissa_V_3_fu_2991_p4 = {{{{1'd1}, {tmp_V_7_fu_2987_p1}}}, {1'd0}};

assign mantissa_V_fu_2562_p4 = {{{{1'd1}, {tmp_V_1_fu_2558_p1}}}, {1'd0}};

assign notlhs2_fu_2231_p2 = ((tmp_23_fu_2217_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_2189_p2 = ((tmp_s_fu_2175_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs3_fu_2237_p2 = ((tmp_148_fu_2227_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_2195_p2 = ((tmp_147_fu_2185_p1 == 23'd0) ? 1'b1 : 1'b0);

assign num1_fu_1589_p2 = (num1_i_reg_842 + 3'd1);

assign p_Result_1_fu_2683_p3 = p_Val2_5_fu_2680_p1[32'd63];

assign p_Result_2_fu_2826_p3 = p_Val2_10_fu_2823_p1[32'd63];

assign p_Result_3_fu_2969_p3 = p_Val2_15_fu_2966_p1[32'd63];

assign p_Result_s_fu_2540_p3 = p_Val2_s_fu_2537_p1[32'd63];

assign p_Val2_10_fu_2823_p1 = x_assign_2_reg_4292;

assign p_Val2_15_fu_2966_p1 = x_assign_3_reg_4297;

assign p_Val2_20_fu_2658_p3 = ((isNeg_fu_2586_p3[0:0] === 1'b1) ? tmp_123_fu_2644_p1 : tmp_124_fu_2648_p4);

assign p_Val2_21_fu_2672_p3 = ((p_Result_s_fu_2540_p3[0:0] === 1'b1) ? result_V_1_fu_2666_p2 : p_Val2_20_fu_2658_p3);

assign p_Val2_22_fu_2801_p3 = ((isNeg_1_fu_2729_p3[0:0] === 1'b1) ? tmp_127_fu_2787_p1 : tmp_128_fu_2791_p4);

assign p_Val2_23_fu_2815_p3 = ((p_Result_1_fu_2683_p3[0:0] === 1'b1) ? result_V_3_fu_2809_p2 : p_Val2_22_fu_2801_p3);

assign p_Val2_24_fu_2944_p3 = ((isNeg_2_fu_2872_p3[0:0] === 1'b1) ? tmp_131_fu_2930_p1 : tmp_132_fu_2934_p4);

assign p_Val2_25_fu_2958_p3 = ((p_Result_2_fu_2826_p3[0:0] === 1'b1) ? result_V_5_fu_2952_p2 : p_Val2_24_fu_2944_p3);

assign p_Val2_26_fu_3087_p3 = ((isNeg_3_fu_3015_p3[0:0] === 1'b1) ? tmp_135_fu_3073_p1 : tmp_136_fu_3077_p4);

assign p_Val2_27_fu_3101_p3 = ((p_Result_3_fu_2969_p3[0:0] === 1'b1) ? result_V_7_fu_3095_p2 : p_Val2_26_fu_3087_p3);

assign p_Val2_5_fu_2680_p1 = x_assign_1_reg_4287;

assign p_Val2_s_fu_2537_p1 = x_assign_reg_4282;

assign p_s_fu_3131_p3 = ((tmp_16_i_fu_3121_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_shl10_cast_fu_1717_p1 = $signed(tmp_19_fu_1709_p3);

assign p_shl11_cast_fu_3568_p1 = tmp_28_fu_3560_p3;

assign p_shl12_cast_fu_3580_p1 = tmp_29_fu_3572_p3;

assign p_shl13_cast_fu_1797_p3 = {{tmp_44_fu_1793_p1}, {6'd0}};

assign p_shl14_cast_fu_1809_p3 = {{tmp_45_fu_1805_p1}, {2'd0}};

assign p_shl15_cast_fu_1765_p1 = $signed(tmp_41_fu_1757_p3);

assign p_shl16_cast_fu_1777_p1 = $signed(tmp_42_fu_1769_p3);

assign p_shl17_cast_fu_1846_p3 = {{tmp_86_fu_1842_p1}, {2'd0}};

assign p_shl18_cast_fu_1949_p1 = $signed(tmp_76_fu_1941_p3);

assign p_shl19_cast_fu_1961_p1 = $signed(tmp_77_fu_1953_p3);

assign p_shl1_cast_fu_1491_p1 = tmp_2_fu_1483_p3;

assign p_shl20_cast_fu_2014_p3 = {{tmp_130_fu_2010_p1}, {2'd0}};

assign p_shl21_cast_fu_2286_p1 = $signed(tmp_109_fu_2278_p3);

assign p_shl22_cast_fu_2298_p1 = $signed(tmp_110_fu_2290_p3);

assign p_shl23_cast_fu_2331_p3 = {{tmp_150_fu_2327_p1}, {2'd0}};

assign p_shl24_cast_fu_2421_p1 = $signed(tmp_119_fu_2413_p3);

assign p_shl25_cast_fu_2433_p1 = $signed(tmp_120_fu_2425_p3);

assign p_shl26_cast_fu_2466_p3 = {{tmp_168_fu_2462_p1}, {2'd0}};

assign p_shl27_cast_fu_3162_p3 = {{tmp_33_fu_3158_p1}, {2'd0}};

assign p_shl28_cast_fu_3199_p3 = {{tmp_38_fu_3195_p1}, {2'd0}};

assign p_shl29_cast_fu_3622_p3 = {{tmp_49_fu_3618_p1}, {2'd0}};

assign p_shl2_cast_fu_1543_p3 = {{tmp_5_fu_1539_p1}, {2'd0}};

assign p_shl30_cast_fu_3242_p1 = $signed(tmp_56_fu_3234_p3);

assign p_shl31_cast_fu_3254_p1 = $signed(tmp_57_fu_3246_p3);

assign p_shl32_cast_fu_3277_p3 = {{tmp_61_fu_3273_p1}, {2'd0}};

assign p_shl33_cast_fu_3309_p3 = {{tmp_69_fu_3305_p1}, {2'd0}};

assign p_shl34_cast_fu_3365_p3 = {{tmp_122_fu_3361_p1}, {2'd0}};

assign p_shl35_cast_fu_3402_p3 = {{tmp_126_fu_3398_p1}, {2'd0}};

assign p_shl36_cast_fu_3445_p1 = $signed(tmp_98_fu_3437_p3);

assign p_shl37_cast_fu_3457_p1 = $signed(tmp_99_fu_3449_p3);

assign p_shl38_cast_fu_3480_p3 = {{tmp_139_fu_3476_p1}, {2'd0}};

assign p_shl39_cast_fu_3512_p3 = {{tmp_146_fu_3508_p1}, {2'd0}};

assign p_shl3_cast_fu_1603_p1 = $signed(tmp_9_fu_1595_p3);

assign p_shl4_cast_fu_1615_p1 = $signed(tmp_10_fu_1607_p3);

assign p_shl5_cast_fu_1637_p1 = $signed(tmp_12_fu_1629_p3);

assign p_shl6_cast_fu_1649_p1 = $signed(tmp_13_fu_1641_p3);

assign p_shl7_cast_fu_1671_p1 = $signed(tmp_15_fu_1663_p3);

assign p_shl8_cast_fu_1683_p1 = $signed(tmp_16_fu_1675_p3);

assign p_shl9_cast_fu_1705_p1 = $signed(tmp_18_fu_1697_p3);

assign p_shl_cast_fu_1479_p1 = tmp_1_fu_1471_p3;

assign r_V_1_fu_2630_p2 = mantissa_V_1_i_i_i_c_fu_2572_p1 << tmp_i_i_i_i_31_fu_2616_p1;

assign r_V_2_fu_2767_p2 = mantissa_V_1_fu_2705_p4 >> tmp_i_i_i77_cast_i_fu_2763_p1;

assign r_V_3_fu_2773_p2 = mantissa_V_1_i_i_i_fu_2715_p1 << tmp_i_i_i77_i_fu_2759_p1;

assign r_V_4_fu_2910_p2 = mantissa_V_2_fu_2848_p4 >> tmp_i_i_i100_cast_i_fu_2906_p1;

assign r_V_5_fu_2916_p2 = mantissa_V_1_i_i_i1_fu_2858_p1 << tmp_i_i_i100_i_fu_2902_p1;

assign r_V_6_fu_3053_p2 = mantissa_V_3_fu_2991_p4 >> tmp_i_i_i123_cast_i_fu_3049_p1;

assign r_V_7_fu_3059_p2 = mantissa_V_1_i_i_i2_fu_3001_p1 << tmp_i_i_i123_i_fu_3045_p1;

assign r_V_fu_2624_p2 = mantissa_V_fu_2562_p4 >> tmp_i_i_i_cast_i_32_fu_2620_p1;

assign result_V_1_fu_2666_p2 = (32'd0 - p_Val2_20_fu_2658_p3);

assign result_V_3_fu_2809_p2 = (32'd0 - p_Val2_22_fu_2801_p3);

assign result_V_5_fu_2952_p2 = (32'd0 - p_Val2_24_fu_2944_p3);

assign result_V_7_fu_3095_p2 = (32'd0 - p_Val2_26_fu_3087_p3);

assign sh_assign_2_i_i_i76_s_fu_2755_p1 = $signed(ush_1_fu_2747_p3);

assign sh_assign_2_i_i_i99_s_fu_2898_p1 = $signed(ush_2_fu_2890_p3);

assign sh_assign_2_i_i_i_ca_fu_2612_p1 = $signed(ush_fu_2604_p3);

assign sh_assign_2_i_i_i_fu_3041_p1 = $signed(ush_3_fu_3033_p3);

assign sh_assign_3_fu_2723_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i72_cast_i_fu_2719_p1));

assign sh_assign_6_fu_2866_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i95_cast_i_fu_2862_p1));

assign sh_assign_9_fu_3009_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i118_cast_s_fu_3005_p1));

assign sh_assign_fu_2580_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i_cast_i_fu_2576_p1));

assign temp_1_fu_2100_p4 = {{{reg_1403}, {grp_fu_1322_p4}}, {grp_fu_1332_p4}};

assign temp_2_fu_2387_p4 = {{{reg_1368}, {grp_fu_1332_p4}}, {grp_fu_1322_p4}};

assign temp_3_fu_2522_p4 = {{{reg_1403}, {grp_fu_1322_p4}}, {grp_fu_1332_p4}};

assign temp_fu_1912_p4 = {{{reg_1368}, {grp_fu_1332_p4}}, {grp_fu_1322_p4}};

assign tmp_100_fu_3461_p2 = ($signed(p_shl36_cast_fu_3445_p1) + $signed(p_shl37_cast_fu_3457_p1));

assign tmp_101_fu_3467_p2 = ($signed(tmp_60_i_cast_reg_3818) + $signed(tmp_100_fu_3461_p2));

assign tmp_103_fu_3488_p2 = (p_shl38_cast_fu_3480_p3 - tmp_137_fu_3472_p1);

assign tmp_104_cast_fu_3537_p1 = tmp_104_reg_4425;

assign tmp_104_fu_3494_p2 = (tmp_17_i_cast_reg_4330 + tmp_103_fu_3488_p2);

assign tmp_105_fu_3499_p2 = ($signed(tmp_10_i_cast_reg_3798) + $signed(tmp_100_fu_3461_p2));

assign tmp_107_fu_3520_p2 = (p_shl39_cast_fu_3512_p3 - tmp_145_fu_3504_p1);

assign tmp_108_cast_fu_3541_p1 = tmp_108_reg_4430;

assign tmp_108_fu_3526_p2 = (tmp_17_i_cast_reg_4330 + tmp_107_fu_3520_p2);

assign tmp_109_fu_2278_p3 = {{i10_i_reg_964}, {10'd0}};

assign tmp_109_i_cast_fu_2314_p1 = j9_i_reg_1011;

assign tmp_10_fu_1607_p3 = {{grp_fu_1301_p2}, {8'd0}};

assign tmp_10_i_cast_fu_1659_p1 = grp_fu_1308_p2;

assign tmp_110_fu_2290_p3 = {{i10_i_reg_964}, {8'd0}};

assign tmp_111_fu_2302_p2 = ($signed(p_shl22_cast_fu_2298_p1) + $signed(p_shl21_cast_fu_2286_p1));

assign tmp_112_fu_2318_p2 = ($signed(tmp_109_i_cast_fu_2314_p1) + $signed(tmp_111_reg_4094));

assign tmp_113_fu_3357_p1 = tmp_81_fu_3352_p2[22:0];

assign tmp_114_cast_fu_2345_p1 = tmp_114_fu_2339_p2;

assign tmp_114_fu_2339_p2 = (p_shl23_cast_fu_2331_p3 - tmp_149_fu_2323_p1);

assign tmp_115_cast_fu_2372_p1 = tmp_115_fu_2367_p2;

assign tmp_115_fu_2367_p2 = (23'd1 + tmp_114_reg_4102);

assign tmp_116_cast_fu_2382_p1 = tmp_116_fu_2377_p2;

assign tmp_116_fu_2377_p2 = (23'd2 + tmp_114_reg_4102);

assign tmp_116_i_fu_2397_p1 = temp_2_fu_2387_p4;

assign tmp_118_i_fu_2159_p2 = ($signed(32'd4294967171) - $signed(i_1_reg_820));

assign tmp_119_fu_2413_p3 = {{i11_i_reg_1057}, {10'd0}};

assign tmp_11_fu_1619_p2 = ($signed(p_shl4_cast_fu_1615_p1) + $signed(p_shl3_cast_fu_1603_p1));

assign tmp_120_fu_2425_p3 = {{i11_i_reg_1057}, {8'd0}};

assign tmp_121_fu_2437_p2 = ($signed(p_shl25_cast_fu_2433_p1) + $signed(p_shl24_cast_fu_2421_p1));

assign tmp_121_i_fu_2261_p2 = (i10_i_reg_964 + tmp_118_i_reg_4023);

assign tmp_122_fu_3361_p1 = tmp_81_fu_3352_p2[20:0];

assign tmp_123_fu_2644_p1 = tmp_154_fu_2636_p3;

assign tmp_124_fu_2648_p4 = {{r_V_1_fu_2630_p2[84:53]}};

assign tmp_125_fu_3394_p1 = tmp_85_fu_3389_p2[22:0];

assign tmp_125_i_fu_2165_p2 = ($signed(32'd4294967255) - $signed(j_1_reg_831));

assign tmp_126_fu_3398_p1 = tmp_85_fu_3389_p2[20:0];

assign tmp_126_i_fu_2350_p2 = ($signed(tmp_125_i_reg_4028) + $signed(j9_i_reg_1011));

assign tmp_127_fu_2787_p1 = tmp_158_fu_2779_p3;

assign tmp_128_fu_2791_p4 = {{r_V_3_fu_2773_p2[84:53]}};

assign tmp_129_fu_2006_p1 = tmp_89_fu_2001_p2[22:0];

assign tmp_12_fu_1629_p3 = {{grp_fu_1315_p2}, {10'd0}};

assign tmp_130_fu_2010_p1 = tmp_89_fu_2001_p2[20:0];

assign tmp_131_fu_2930_p1 = tmp_162_fu_2922_p3;

assign tmp_131_i_fu_2443_p1 = reg_1360;

assign tmp_131_i_fu_2443_p2 = (($signed(j11_i_reg_1104) < $signed(tmp_131_i_fu_2443_p1)) ? 1'b1 : 1'b0);

assign tmp_132_fu_2934_p4 = {{r_V_5_fu_2916_p2[84:53]}};

assign tmp_132_i_cast_fu_2449_p1 = j11_i_reg_1104;

assign tmp_133_fu_2039_p1 = tmp_75_i_fu_2033_p2[15:0];

assign tmp_134_fu_2054_p1 = tmp_80_i_fu_2048_p2[15:0];

assign tmp_135_fu_3073_p1 = tmp_166_fu_3065_p3;

assign tmp_136_fu_3077_p4 = {{r_V_7_fu_3059_p2[84:53]}};

assign tmp_137_fu_3472_p1 = tmp_101_fu_3467_p2[22:0];

assign tmp_138_fu_2453_p2 = ($signed(tmp_132_i_cast_fu_2449_p1) + $signed(tmp_121_reg_4172));

assign tmp_139_fu_3476_p1 = tmp_101_fu_3467_p2[20:0];

assign tmp_139_i_fu_2532_p1 = temp_3_fu_2522_p4;

assign tmp_13_fu_1641_p3 = {{grp_fu_1315_p2}, {8'd0}};

assign tmp_140_cast_fu_2480_p1 = tmp_140_fu_2474_p2;

assign tmp_140_fu_2474_p2 = (p_shl26_cast_fu_2466_p3 - tmp_167_fu_2458_p1);

assign tmp_141_cast_fu_2507_p1 = tmp_141_fu_2502_p2;

assign tmp_141_fu_2502_p2 = (23'd1 + tmp_140_reg_4180);

assign tmp_141_i_fu_2266_p2 = ($signed(32'd4294967173) - $signed(i_3_reg_798));

assign tmp_142_cast_fu_2517_p1 = tmp_142_fu_2512_p2;

assign tmp_142_fu_2512_p2 = (23'd2 + tmp_140_reg_4180);

assign tmp_142_i_fu_2408_p2 = (i11_i_reg_1057 + tmp_141_i_reg_4084);

assign tmp_145_fu_3504_p1 = tmp_105_fu_3499_p2[22:0];

assign tmp_146_fu_3508_p1 = tmp_105_fu_3499_p2[20:0];

assign tmp_146_i_fu_2272_p2 = ($signed(32'd4294967262) - $signed(j_4_reg_809));

assign tmp_147_fu_2185_p1 = hist2_load_2_to_int_fu_2171_p1[22:0];

assign tmp_147_i_fu_2485_p2 = ($signed(tmp_146_i_reg_4089) + $signed(j11_i_reg_1104));

assign tmp_148_fu_2227_p1 = hist2a_load_2_to_int_fu_2213_p1[22:0];

assign tmp_149_fu_2323_p1 = tmp_112_fu_2318_p2[22:0];

assign tmp_14_fu_1653_p2 = ($signed(p_shl6_cast_fu_1649_p1) + $signed(p_shl5_cast_fu_1637_p1));

assign tmp_14_i_cast_fu_1526_p1 = j_i_reg_787;

assign tmp_150_fu_2327_p1 = tmp_112_fu_2318_p2[20:0];

assign tmp_154_fu_2636_p3 = r_V_fu_2624_p2[32'd53];

assign tmp_158_fu_2779_p3 = r_V_2_fu_2767_p2[32'd53];

assign tmp_15_fu_1663_p3 = {{i_1_reg_820}, {10'd0}};

assign tmp_15_i_fu_3549_p2 = (($signed(i4_cast_i_fu_3545_p1) < $signed(rows_read_reg_3683)) ? 1'b1 : 1'b0);

assign tmp_162_fu_2922_p3 = r_V_4_fu_2910_p2[32'd53];

assign tmp_166_fu_3065_p3 = r_V_6_fu_3053_p2[32'd53];

assign tmp_167_fu_2458_p1 = tmp_138_fu_2453_p2[22:0];

assign tmp_168_fu_2462_p1 = tmp_138_fu_2453_p2[20:0];

assign tmp_16_fu_1675_p3 = {{i_1_reg_820}, {8'd0}};

assign tmp_16_i_fu_3121_p2 = ((channel_i_reg_1114 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_17_fu_1687_p2 = ($signed(p_shl8_cast_fu_1683_p1) + $signed(p_shl7_cast_fu_1671_p1));

assign tmp_17_i_cast_fu_3127_p1 = channel_i_reg_1114;

assign tmp_18_fu_1697_p3 = {{i_3_reg_798}, {10'd0}};

assign tmp_19_fu_1709_p3 = {{i_3_reg_798}, {8'd0}};

assign tmp_19_i_fu_1743_p1 = i1_i_reg_853;

assign tmp_1_fu_1471_p3 = {{i_i_reg_776}, {10'd0}};

assign tmp_20_fu_2201_p2 = (notrhs_fu_2195_p2 | notlhs_fu_2189_p2);

assign tmp_22_fu_2207_p2 = (tmp_20_fu_2201_p2 & grp_fu_1222_p2);

assign tmp_22_i_fu_3139_p2 = (($signed(a1_i_reg_1125) < $signed(reg_1352)) ? 1'b1 : 1'b0);

assign tmp_23_fu_2217_p4 = {{hist2a_load_2_to_int_fu_2213_p1[30:23]}};

assign tmp_23_i_fu_1751_p2 = (($signed(i2_i_reg_864) < $signed(reg_1356)) ? 1'b1 : 1'b0);

assign tmp_24_fu_1721_p2 = ($signed(p_shl10_cast_fu_1717_p1) + $signed(p_shl9_cast_fu_1705_p1));

assign tmp_24_i_fu_3594_p2 = (($signed(j4_cast_i_fu_3590_p1) < $signed(cols_read_reg_3689)) ? 1'b1 : 1'b0);

assign tmp_25_fu_2243_p2 = (notrhs3_fu_2237_p2 | notlhs2_fu_2231_p2);

assign tmp_25_i_cast_fu_3145_p1 = a1_i_reg_1125;

assign tmp_27_fu_2249_p2 = (tmp_25_fu_2243_p2 & grp_fu_1222_p2);

assign tmp_27_i_fu_3228_p2 = (($signed(b7_i_reg_1135) < $signed(reg_1356)) ? 1'b1 : 1'b0);

assign tmp_28_fu_3560_p3 = {{i4_i_reg_1165}, {10'd0}};

assign tmp_29_fu_3572_p3 = {{i4_i_reg_1165}, {8'd0}};

assign tmp_2_fu_1483_p3 = {{i_i_reg_776}, {8'd0}};

assign tmp_30_fu_3584_p2 = (p_shl12_cast_fu_3580_p1 + p_shl11_cast_fu_3568_p1);

assign tmp_31_fu_3149_p2 = ($signed(tmp_25_i_cast_fu_3145_p1) + $signed(tmp_17_reg_3803));

assign tmp_31_i_cast_fu_3605_p1 = j4_i_reg_1176;

assign tmp_32_fu_3154_p1 = tmp_31_fu_3149_p2[22:0];

assign tmp_33_fu_3158_p1 = tmp_31_fu_3149_p2[20:0];

assign tmp_34_fu_3170_p2 = (p_shl27_cast_fu_3162_p3 - tmp_32_fu_3154_p1);

assign tmp_35_fu_3176_p2 = (tmp_17_i_cast_reg_4330 + tmp_34_fu_3170_p2);

assign tmp_36_fu_3186_p2 = ($signed(tmp_25_i_cast_fu_3145_p1) + $signed(tmp_11_reg_3783));

assign tmp_36_i_cast_fu_1693_p1 = j_1_reg_831;

assign tmp_37_fu_3191_p1 = tmp_36_fu_3186_p2[22:0];

assign tmp_38_cast_fu_3181_p1 = tmp_35_fu_3176_p2;

assign tmp_38_fu_3195_p1 = tmp_36_fu_3186_p2[20:0];

assign tmp_38_i_fu_3342_p2 = (($signed(a3_i_reg_1145) < $signed(reg_1360)) ? 1'b1 : 1'b0);

assign tmp_39_fu_3207_p2 = (p_shl28_cast_fu_3199_p3 - tmp_37_fu_3191_p1);

assign tmp_3_fu_1495_p2 = (p_shl1_cast_fu_1491_p1 + p_shl_cast_fu_1479_p1);

assign tmp_40_fu_3213_p2 = (tmp_17_i_cast_reg_4330 + tmp_39_fu_3207_p2);

assign tmp_40_i_fu_1823_p1 = reg_1352;

assign tmp_40_i_fu_1823_p2 = (($signed(j3_i_reg_875) < $signed(tmp_40_i_fu_1823_p1)) ? 1'b1 : 1'b0);

assign tmp_41_fu_1757_p3 = {{i2_i_reg_864}, {10'd0}};

assign tmp_41_i_fu_1935_p2 = (($signed(i7_i_reg_885) < $signed(reg_1364)) ? 1'b1 : 1'b0);

assign tmp_42_cast_fu_3224_p1 = tmp_40_reg_4356;

assign tmp_42_fu_1769_p3 = {{i2_i_reg_864}, {8'd0}};

assign tmp_42_i_cast_fu_3348_p1 = a3_i_reg_1145;

assign tmp_43_fu_1781_p2 = ($signed(p_shl15_cast_fu_1765_p1) + $signed(p_shl16_cast_fu_1777_p1));

assign tmp_44_fu_1793_p1 = tmp_55_i_fu_1787_p2[9:0];

assign tmp_44_i_fu_3431_p2 = (($signed(b8_i_reg_1155) < $signed(reg_1364)) ? 1'b1 : 1'b0);

assign tmp_45_fu_1805_p1 = tmp_55_i_fu_1787_p2[13:0];

assign tmp_45_i_cast_fu_1829_p1 = j3_i_reg_875;

assign tmp_46_fu_1817_p2 = (p_shl13_cast_fu_1797_p3 + p_shl14_cast_fu_1809_p3);

assign tmp_47_fu_3609_p2 = (tmp_31_i_cast_fu_3605_p1 + tmp_30_reg_4458);

assign tmp_48_fu_3614_p1 = tmp_47_fu_3609_p2[22:0];

assign tmp_49_fu_3618_p1 = tmp_47_fu_3609_p2[20:0];

assign tmp_4_fu_1530_p2 = (tmp_14_i_cast_fu_1526_p1 + tmp_3_reg_3713);

assign tmp_4_i_fu_1515_p2 = (($signed(j_cast_i_fu_1511_p1) < $signed(cols_read_reg_3689)) ? 1'b1 : 1'b0);

assign tmp_50_fu_3630_p2 = (p_shl29_cast_fu_3622_p3 - tmp_48_fu_3614_p1);

assign tmp_51_cast_fu_3636_p1 = tmp_50_fu_3630_p2;

assign tmp_51_fu_3641_p2 = (23'd1 + tmp_50_reg_4471);

assign tmp_52_cast_fu_3646_p1 = tmp_51_fu_3641_p2;

assign tmp_52_fu_3651_p2 = (23'd2 + tmp_50_reg_4471);

assign tmp_52_i_fu_1922_p1 = temp_fu_1912_p4;

assign tmp_53_cast_fu_3656_p1 = tmp_52_fu_3651_p2;

assign tmp_53_i_fu_1865_p2 = ($signed(j3_i_reg_875) - $signed(j_1_reg_831));

assign tmp_55_i_fu_1787_p2 = (i2_i_reg_864 - i_1_reg_820);

assign tmp_56_fu_3234_p3 = {{b7_i_reg_1135}, {10'd0}};

assign tmp_57_fu_3246_p3 = {{b7_i_reg_1135}, {8'd0}};

assign tmp_58_fu_3258_p2 = ($signed(p_shl30_cast_fu_3242_p1) + $signed(p_shl31_cast_fu_3254_p1));

assign tmp_59_fu_3264_p2 = ($signed(tmp_36_i_cast_reg_3808) + $signed(tmp_58_fu_3258_p2));

assign tmp_5_fu_1539_p1 = tmp_4_fu_1530_p2[20:0];

assign tmp_60_fu_3269_p1 = tmp_59_fu_3264_p2[22:0];

assign tmp_60_i_cast_fu_1727_p1 = j_4_reg_809;

assign tmp_61_fu_3273_p1 = tmp_59_fu_3264_p2[20:0];

assign tmp_62_fu_3285_p2 = (p_shl32_cast_fu_3277_p3 - tmp_60_fu_3269_p1);

assign tmp_63_cast_fu_3334_p1 = tmp_63_reg_4374;

assign tmp_63_fu_3291_p2 = (tmp_17_i_cast_reg_4330 + tmp_62_fu_3285_p2);

assign tmp_63_i_fu_1991_p1 = reg_1360;

assign tmp_63_i_fu_1991_p2 = (($signed(j8_i_reg_896) < $signed(tmp_63_i_fu_1991_p1)) ? 1'b1 : 1'b0);

assign tmp_64_fu_3296_p2 = ($signed(tmp_8_i_cast_reg_3788) + $signed(tmp_58_fu_3258_p2));

assign tmp_64_i_fu_2136_p1 = i8_i_reg_906;

assign tmp_65_fu_3301_p1 = tmp_64_fu_3296_p2[22:0];

assign tmp_66_fu_3317_p2 = (p_shl33_cast_fu_3309_p3 - tmp_65_fu_3301_p1);

assign tmp_67_cast_fu_3338_p1 = tmp_67_reg_4379;

assign tmp_67_fu_3323_p2 = (tmp_17_i_cast_reg_4330 + tmp_66_fu_3317_p2);

assign tmp_67_i_cast_fu_1997_p1 = j8_i_reg_896;

assign tmp_68_fu_1833_p2 = ($signed(tmp_45_i_cast_fu_1829_p1) + $signed(tmp_43_reg_3834));

assign tmp_69_fu_3305_p1 = tmp_64_fu_3296_p2[20:0];

assign tmp_6_cast_fu_1557_p1 = tmp_6_fu_1551_p2;

assign tmp_6_fu_1551_p2 = (p_shl2_cast_fu_1543_p3 - tmp_fu_1535_p1);

assign tmp_70_cast_fu_1860_p1 = tmp_70_fu_1854_p2;

assign tmp_70_fu_1854_p2 = (p_shl17_cast_fu_1846_p3 - tmp_82_fu_1838_p1);

assign tmp_71_cast_fu_1897_p1 = tmp_71_fu_1892_p2;

assign tmp_71_fu_1892_p2 = (23'd1 + tmp_70_reg_3847);

assign tmp_72_cast_fu_1907_p1 = tmp_72_fu_1902_p2;

assign tmp_72_fu_1902_p2 = (23'd2 + tmp_70_reg_3847);

assign tmp_74_i_fu_2110_p1 = temp_1_fu_2100_p4;

assign tmp_75_cast_fu_1927_p1 = $signed(tmp_75_reg_3858);

assign tmp_75_fu_1875_p2 = (tmp_90_fu_1871_p1 + tmp_46_reg_3839);

assign tmp_75_i_fu_2033_p2 = ($signed(j8_i_reg_896) - $signed(j_1_reg_831));

assign tmp_76_fu_1941_p3 = {{i7_i_reg_885}, {10'd0}};

assign tmp_77_fu_1953_p3 = {{i7_i_reg_885}, {8'd0}};

assign tmp_77_i_fu_1971_p2 = (i7_i_reg_885 - i_1_reg_820);

assign tmp_78_fu_1965_p2 = ($signed(p_shl18_cast_fu_1949_p1) + $signed(p_shl19_cast_fu_1961_p1));

assign tmp_79_fu_3661_p0 = 16'd83;

assign tmp_79_fu_3661_p1 = tmp_77_i_fu_1971_p2[15:0];

assign tmp_7_cast_fu_1568_p1 = tmp_7_fu_1562_p2;

assign tmp_7_fu_1562_p2 = (23'd1 + tmp_6_fu_1551_p2);

assign tmp_80_fu_3667_p0 = 16'd83;

assign tmp_80_fu_3667_p1 = tmp_82_i_fu_1981_p2[15:0];

assign tmp_80_i_fu_2048_p2 = ($signed(j8_i_reg_896) - $signed(j_4_reg_809));

assign tmp_81_fu_3352_p2 = ($signed(tmp_42_i_cast_fu_3348_p1) + $signed(tmp_24_reg_3813));

assign tmp_82_fu_1838_p1 = tmp_68_fu_1833_p2[22:0];

assign tmp_82_i_fu_1981_p2 = (i7_i_reg_885 - i_3_reg_798);

assign tmp_83_fu_3373_p2 = (p_shl34_cast_fu_3365_p3 - tmp_113_fu_3357_p1);

assign tmp_84_cast_fu_3384_p1 = tmp_84_fu_3379_p2;

assign tmp_84_fu_3379_p2 = (tmp_17_i_cast_reg_4330 + tmp_83_fu_3373_p2);

assign tmp_84_i_fu_2255_p2 = (($signed(i10_i_reg_964) < $signed(reg_1356)) ? 1'b1 : 1'b0);

assign tmp_85_fu_3389_p2 = ($signed(tmp_42_i_cast_fu_3348_p1) + $signed(tmp_14_reg_3793));

assign tmp_85_i_fu_2154_p1 = i9_i_reg_917;

assign tmp_86_fu_1842_p1 = tmp_68_fu_1833_p2[20:0];

assign tmp_87_fu_3410_p2 = (p_shl35_cast_fu_3402_p3 - tmp_125_fu_3394_p1);

assign tmp_88_cast_fu_3427_p1 = tmp_88_reg_4407;

assign tmp_88_fu_3416_p2 = (tmp_17_i_cast_reg_4330 + tmp_87_fu_3410_p2);

assign tmp_89_fu_2001_p2 = ($signed(tmp_67_i_cast_fu_1997_p1) + $signed(tmp_78_reg_3907));

assign tmp_89_i_fu_2402_p2 = (($signed(i11_i_reg_1057) < $signed(reg_1364)) ? 1'b1 : 1'b0);

assign tmp_8_cast_fu_1578_p1 = tmp_8_fu_1573_p2;

assign tmp_8_fu_1573_p2 = (23'd2 + tmp_6_reg_3755);

assign tmp_8_i_cast_fu_1625_p1 = grp_fu_1294_p2;

assign tmp_90_fu_1871_p1 = tmp_53_i_fu_1865_p2[15:0];

assign tmp_91_cast_fu_2028_p1 = tmp_91_fu_2022_p2;

assign tmp_91_fu_2022_p2 = (p_shl20_cast_fu_2014_p3 - tmp_129_fu_2006_p1);

assign tmp_92_cast_fu_2085_p1 = tmp_92_fu_2080_p2;

assign tmp_92_fu_2080_p2 = (23'd1 + tmp_91_reg_3925);

assign tmp_93_cast_fu_2095_p1 = tmp_93_fu_2090_p2;

assign tmp_93_fu_2090_p2 = (23'd2 + tmp_91_reg_3925);

assign tmp_93_i_fu_2308_p1 = reg_1352;

assign tmp_93_i_fu_2308_p2 = (($signed(j9_i_reg_1011) < $signed(tmp_93_i_fu_2308_p1)) ? 1'b1 : 1'b0);

assign tmp_96_cast_fu_2115_p1 = $signed(tmp_96_reg_3936);

assign tmp_96_fu_2043_p2 = ($signed(tmp_133_fu_2039_p1) + $signed(tmp_79_reg_3912));

assign tmp_97_cast_fu_2063_p1 = $signed(tmp_97_fu_2058_p2);

assign tmp_97_fu_2058_p2 = ($signed(tmp_134_fu_2054_p1) + $signed(tmp_80_reg_3917));

assign tmp_98_fu_3437_p3 = {{b8_i_reg_1155}, {10'd0}};

assign tmp_99_fu_3449_p3 = {{b8_i_reg_1155}, {8'd0}};

assign tmp_9_fu_1595_p3 = {{grp_fu_1301_p2}, {10'd0}};

assign tmp_V_1_fu_2558_p1 = p_Val2_s_fu_2537_p1[51:0];

assign tmp_V_2_fu_2691_p4 = {{p_Val2_5_fu_2680_p1[62:52]}};

assign tmp_V_3_fu_2701_p1 = p_Val2_5_fu_2680_p1[51:0];

assign tmp_V_4_fu_2834_p4 = {{p_Val2_10_fu_2823_p1[62:52]}};

assign tmp_V_5_fu_2844_p1 = p_Val2_10_fu_2823_p1[51:0];

assign tmp_V_6_fu_2977_p4 = {{p_Val2_15_fu_2966_p1[62:52]}};

assign tmp_V_7_fu_2987_p1 = p_Val2_15_fu_2966_p1[51:0];

assign tmp_V_fu_2548_p4 = {{p_Val2_s_fu_2537_p1[62:52]}};

assign tmp_fu_1535_p1 = tmp_4_fu_1530_p2[22:0];

assign tmp_i_fu_1460_p2 = (($signed(i_cast_i_fu_1456_p1) < $signed(rows_read_reg_3683)) ? 1'b1 : 1'b0);

assign tmp_i_i_i100_cast_i_fu_2906_p1 = $unsigned(sh_assign_2_i_i_i99_s_fu_2898_p1);

assign tmp_i_i_i100_i_fu_2902_p1 = $unsigned(sh_assign_2_i_i_i99_s_fu_2898_p1);

assign tmp_i_i_i121_cast_i_fu_3029_p1 = $signed(tmp_i_i_i121_i_fu_3023_p2);

assign tmp_i_i_i121_i_fu_3023_p2 = (11'd1023 - tmp_V_6_fu_2977_p4);

assign tmp_i_i_i123_cast_i_fu_3049_p1 = $unsigned(sh_assign_2_i_i_i_fu_3041_p1);

assign tmp_i_i_i123_i_fu_3045_p1 = $unsigned(sh_assign_2_i_i_i_fu_3041_p1);

assign tmp_i_i_i75_cast_i_fu_2743_p1 = $signed(tmp_i_i_i75_i_fu_2737_p2);

assign tmp_i_i_i75_i_fu_2737_p2 = (11'd1023 - tmp_V_2_fu_2691_p4);

assign tmp_i_i_i77_cast_i_fu_2763_p1 = $unsigned(sh_assign_2_i_i_i76_s_fu_2755_p1);

assign tmp_i_i_i77_i_fu_2759_p1 = $unsigned(sh_assign_2_i_i_i76_s_fu_2755_p1);

assign tmp_i_i_i98_cast_i_fu_2886_p1 = $signed(tmp_i_i_i98_i_fu_2880_p2);

assign tmp_i_i_i98_i_fu_2880_p2 = (11'd1023 - tmp_V_4_fu_2834_p4);

assign tmp_i_i_i_cast_i_32_fu_2620_p1 = $unsigned(sh_assign_2_i_i_i_ca_fu_2612_p1);

assign tmp_i_i_i_cast_i_fu_2600_p1 = $signed(tmp_i_i_i_i_fu_2594_p2);

assign tmp_i_i_i_i118_cast_s_fu_3005_p1 = tmp_V_6_fu_2977_p4;

assign tmp_i_i_i_i72_cast_i_fu_2719_p1 = tmp_V_2_fu_2691_p4;

assign tmp_i_i_i_i95_cast_i_fu_2862_p1 = tmp_V_4_fu_2834_p4;

assign tmp_i_i_i_i_31_fu_2616_p1 = $unsigned(sh_assign_2_i_i_i_ca_fu_2612_p1);

assign tmp_i_i_i_i_cast_i_fu_2576_p1 = tmp_V_fu_2548_p4;

assign tmp_i_i_i_i_fu_2594_p2 = (11'd1023 - tmp_V_fu_2548_p4);

assign tmp_s_fu_2175_p4 = {{hist2_load_2_to_int_fu_2171_p1[30:23]}};

assign ush_1_fu_2747_p3 = ((isNeg_1_fu_2729_p3[0:0] === 1'b1) ? tmp_i_i_i75_cast_i_fu_2743_p1 : sh_assign_3_fu_2723_p2);

assign ush_2_fu_2890_p3 = ((isNeg_2_fu_2872_p3[0:0] === 1'b1) ? tmp_i_i_i98_cast_i_fu_2886_p1 : sh_assign_6_fu_2866_p2);

assign ush_3_fu_3033_p3 = ((isNeg_3_fu_3015_p3[0:0] === 1'b1) ? tmp_i_i_i121_cast_i_fu_3029_p1 : sh_assign_9_fu_3009_p2);

assign ush_fu_2604_p3 = ((isNeg_fu_2586_p3[0:0] === 1'b1) ? tmp_i_i_i_cast_i_fu_2600_p1 : sh_assign_fu_2580_p2);

assign w_addr_1_gep_fu_600_p3 = tmp_85_i_reg_4007;

assign wa_addr_1_gep_fu_634_p3 = tmp_85_i_reg_4007;

assign wei_address0 = tmp_75_cast_fu_1927_p1;

assign x0 = j_1_reg_831;

assign x0a = j_4_reg_809;

assign y0 = i_1_reg_820;

assign y0a = i_3_reg_798;

always @ (posedge ap_clk) begin
    tmp_3_reg_3713[7:0] <= 8'b00000000;
    tmp_11_reg_3783[7:0] <= 8'b00000000;
    tmp_14_reg_3793[7:0] <= 8'b00000000;
    tmp_17_reg_3803[7:0] <= 8'b00000000;
    tmp_24_reg_3813[7:0] <= 8'b00000000;
    tmp_43_reg_3834[7:0] <= 8'b00000000;
    tmp_46_reg_3839[1:0] <= 2'b00;
    tmp_78_reg_3907[7:0] <= 8'b00000000;
    tmp_85_i_reg_4007[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_111_reg_4094[7:0] <= 8'b00000000;
    tmp_121_reg_4172[7:0] <= 8'b00000000;
    tmp_17_i_cast_reg_4330[22:2] <= 21'b000000000000000000000;
    tmp_30_reg_4458[7:0] <= 8'b00000000;
end

endmodule //deal
