#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 15 13:33:58 2023
# Process ID: 11188
# Current directory: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8044 C:\Users\utilisateur\Documents\TP\TP04\PilotageLED_Memoire\PilotageLED_Memoire.xpr
# Log file: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/vivado.log
# Journal file: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1099.945 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'led_0' does not match with type std_logic of component port [C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd:26]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pilotageled_memoire in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'led_0' of mode 'out' cannot be associated with actual port 'led_0' of mode 'in' [C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pilotageled_memoire in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'led_0' of mode 'out' cannot be associated with actual port 'led_0' of mode 'in' [C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pilotageled_memoire in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'led_0' of mode 'out' cannot be associated with actual port 'led_0' of mode 'in' [C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pilotageled_memoire in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1099.945 ; gain = 0.000
update_compile_order -fileset sources_1
run 50000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 100000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 1000ns
rin 5000ns
invalid command name "rin"
run 5000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/S_LED_0 was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/S_LED_0 was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/S_LED_0 was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Rouge was not found in the design.
WARNING: Simulation object /tb_PilotageLED_Memoire/dut/LED_Verte was not found in the design.
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.945 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.441 ; gain = 7.496
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.441 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.113 ; gain = 2.672
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1114.676 ; gain = 4.563
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.461 ; gain = 5.785
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.680 ; gain = 6.219
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.734 ; gain = 0.055
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.082 ; gain = 5.359
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.426 ; gain = 3.344
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1141.914 ; gain = 2.488
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.367 ; gain = 8.453
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1150.367 ; gain = 8.453
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1150.367 ; gain = 0.000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Memoire' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Memoire_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Memoire'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/tb_PilotageLED_Memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Memoire'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
"xelab -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e55d4015910043b8b38a3d6a5d16d04d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Memoire_behav xil_defaultlib.tb_PilotageLED_Memoire -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Memoire [pilotageled_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_memoire
Built simulation snapshot tb_PilotageLED_Memoire_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/PilotageLED_Memoire.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Memoire_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Memoire} -tclbatch {tb_PilotageLED_Memoire.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Memoire/tb_PilotageLED_Memoire_behav.wcfg
source tb_PilotageLED_Memoire.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Memoire_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.660 ; gain = 8.293
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 15:10:26 2023...
