--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 3612 paths analyzed, 698 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG (SLICE_X15Y183.D2), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.961ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.926ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y31.D1      net (fanout=6)        0.597   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.D2     net (fanout=256)     10.925   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.070   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.926ns (0.543ns logic, 12.383ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.814ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.779ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X70Y29.A2      net (fanout=7)        0.728   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X70Y29.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X71Y28.D1      net (fanout=3)        0.583   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.D2     net (fanout=256)     10.925   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.070   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.779ns (0.543ns logic, 12.236ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.773ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.738ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.CQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y31.D4      net (fanout=6)        0.409   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.D2     net (fanout=256)     10.925   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.070   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (0.543ns logic, 12.195ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG (SLICE_X15Y183.A1), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.949ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.914ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y31.D1      net (fanout=6)        0.597   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.A1     net (fanout=256)     10.910   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.073   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.914ns (0.546ns logic, 12.368ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.802ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X70Y29.A2      net (fanout=7)        0.728   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X70Y29.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X71Y28.D1      net (fanout=3)        0.583   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.A1     net (fanout=256)     10.910   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.073   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.767ns (0.546ns logic, 12.221ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.761ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.726ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.CQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y31.D4      net (fanout=6)        0.409   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.A1     net (fanout=256)     10.910   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.073   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.726ns (0.546ns logic, 12.180ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG (SLICE_X16Y184.A2), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.780ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y31.D1      net (fanout=6)        0.597   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X16Y184.A2     net (fanout=256)     10.784   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X16Y184.CLK    Tas                   0.030   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (0.503ns logic, 12.242ns route)
                                                       (3.9% logic, 96.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.633ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X70Y29.A2      net (fanout=7)        0.728   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X70Y29.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X71Y28.D1      net (fanout=3)        0.583   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X16Y184.A2     net (fanout=256)     10.784   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X16Y184.CLK    Tas                   0.030   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.598ns (0.503ns logic, 12.095ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.592ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      12.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.CQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y31.D4      net (fanout=6)        0.409   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X16Y184.A2     net (fanout=256)     10.784   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X16Y184.CLK    Tas                   0.030   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.557ns (0.503ns logic, 12.054ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (SLICE_X26Y186.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.067ns (datapath - clock path skew - uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y186.BQ     Tcko                  0.098   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/INPUT_SHIFT<32>
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG
    SLICE_X26Y186.D6     net (fanout=1)        0.046   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/INPUT_SHIFT<30>
    SLICE_X26Y186.CLK    Tah         (-Th)     0.077   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X96Y25.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.066ns (datapath - clock path skew - uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/SHIFT_REG to usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y25.AQ      Tcko                  0.098   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/OUTPUT_SHIFT<127>
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/SHIFT_REG
    SLICE_X96Y25.DX      net (fanout=1)        0.092   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/SHIFT_OUT
    SLICE_X96Y25.CLK     Tckdi       (-Th)     0.089   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<63>
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X96Y25.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.076ns (datapath - clock path skew - uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/SHIFT_REG to usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y25.DQ      Tcko                  0.098   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/OUTPUT_SHIFT<127>
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/SHIFT_REG
    SLICE_X96Y25.CX      net (fanout=2)        0.102   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/OUTPUT_SHIFT<127>
    SLICE_X96Y25.CLK     Tckdi       (-Th)     0.089   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/UPDATE<63>
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 679 paths analyzed, 661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (SLICE_X72Y16.A3), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.527ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i (HSIO)
  Destination:          usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.492ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i to usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y0.TXRESETDONE Tgtxcko_TXRSTDONE     0.541   usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i
                                                         usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i
    SLICE_X89Y17.A5        net (fanout=3)        1.682   usr/high_speed_top_inst/gtx0_txresetdone_i
    SLICE_X89Y17.AMUX      Tilo                  0.193   usr/high_speed_top_inst/gtx0_gtxrxreset_i
                                                         usr/high_speed_top_inst/Mmux_tx_data_vio_async_in_i11
    SLICE_X72Y16.A3        net (fanout=3)        1.046   usr/high_speed_top_inst/tx_data_vio_async_in_i<30>
    SLICE_X72Y16.CLK       Tas                   0.030   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                         usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                         usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    ---------------------------------------------------  ---------------------------
    Total                                        3.492ns (0.764ns logic, 2.728ns route)
                                                         (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.327ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i (HSIO)
  Destination:          usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i to usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y1.TXRESETDONE Tgtxcko_TXRSTDONE     0.541   usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
                                                         usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
    SLICE_X89Y17.A3        net (fanout=3)        1.493   usr/high_speed_top_inst/gtx1_txresetdone_i
    SLICE_X89Y17.AMUX      Tilo                  0.182   usr/high_speed_top_inst/gtx0_gtxrxreset_i
                                                         usr/high_speed_top_inst/Mmux_tx_data_vio_async_in_i11
    SLICE_X72Y16.A3        net (fanout=3)        1.046   usr/high_speed_top_inst/tx_data_vio_async_in_i<30>
    SLICE_X72Y16.CLK       Tas                   0.030   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                         usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                         usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    ---------------------------------------------------  ---------------------------
    Total                                        3.292ns (0.753ns logic, 2.539ns route)
                                                         (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (SLICE_X77Y11.D1), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.397ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i (HSIO)
  Destination:          usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i to usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y0.RXRESETDONE Tgtxcko_RXRSTDONE     0.541   usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i
                                                         usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i
    SLICE_X89Y11.A3        net (fanout=2)        1.656   usr/high_speed_top_inst/gtx0_rxresetdone_i
    SLICE_X89Y11.AMUX      Tilo                  0.182   usr/high_speed_top_inst/gtx1_rxresetdone_i_r
                                                         usr/high_speed_top_inst/Mmux_rx_data_vio_async_in_i11
    SLICE_X77Y11.D1        net (fanout=3)        0.913   usr/high_speed_top_inst/rx_data_vio_async_in_i<30>
    SLICE_X77Y11.CLK       Tas                   0.070   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                         usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                         usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    ---------------------------------------------------  ---------------------------
    Total                                        3.362ns (0.793ns logic, 2.569ns route)
                                                         (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.107ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i (HSIO)
  Destination:          usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i to usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y1.RXRESETDONE Tgtxcko_RXRSTDONE     0.541   usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
                                                         usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
    SLICE_X89Y11.A5        net (fanout=2)        1.355   usr/high_speed_top_inst/gtx1_rxresetdone_i
    SLICE_X89Y11.AMUX      Tilo                  0.193   usr/high_speed_top_inst/gtx1_rxresetdone_i_r
                                                         usr/high_speed_top_inst/Mmux_rx_data_vio_async_in_i11
    SLICE_X77Y11.D1        net (fanout=3)        0.913   usr/high_speed_top_inst/rx_data_vio_async_in_i<30>
    SLICE_X77Y11.CLK       Tas                   0.070   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                         usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                         usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    ---------------------------------------------------  ---------------------------
    Total                                        3.072ns (0.804ns logic, 2.268ns route)
                                                         (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X70Y22.C2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.340ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.305ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y24.CMUX    Tshcko                0.467   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X78Y24.A2      net (fanout=1)        0.843   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X78Y24.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1388
    SLICE_X79Y24.B1      net (fanout=1)        0.463   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1388
    SLICE_X79Y24.B       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1464
    SLICE_X70Y22.D3      net (fanout=1)        0.822   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1464
    SLICE_X70Y22.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1505
    SLICE_X70Y22.C2      net (fanout=1)        0.476   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1505
    SLICE_X70Y22.CLK     Tas                   0.030   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1707
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (0.701ns logic, 2.604ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.010ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.975ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y24.BMUX    Tshcko                0.468   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X79Y24.C3      net (fanout=1)        0.455   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X79Y24.C       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1350
    SLICE_X79Y24.B4      net (fanout=1)        0.520   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1350
    SLICE_X79Y24.B       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1464
    SLICE_X70Y22.D3      net (fanout=1)        0.822   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1464
    SLICE_X70Y22.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1505
    SLICE_X70Y22.C2      net (fanout=1)        0.476   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1505
    SLICE_X70Y22.CLK     Tas                   0.030   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1707
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.702ns logic, 2.273ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.947ns (data path - clock path skew + uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.912ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y26.DQ      Tcko                  0.381   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X76Y25.B5      net (fanout=2)        0.508   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X76Y25.B       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1185
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1185
    SLICE_X73Y25.B1      net (fanout=1)        0.748   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1185
    SLICE_X73Y25.B       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_ECR
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1292
    SLICE_X70Y22.D4      net (fanout=1)        0.565   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1292
    SLICE_X70Y22.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1505
    SLICE_X70Y22.C2      net (fanout=1)        0.476   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1505
    SLICE_X70Y22.CLK     Tas                   0.030   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1707
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.615ns logic, 2.297ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X1Y12.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.098ns (datapath - clock path skew - uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      0.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG to usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y12.BQ       Tcko                  0.115   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/fd3_out
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG
    SLICE_X1Y12.A6       net (fanout=1)        0.038   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/fd1_out
    SLICE_X1Y12.CLK      Tah         (-Th)     0.055   usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (0.060ns logic, 0.038ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X27Y149.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.098ns (datapath - clock path skew - uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      0.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y149.BQ     Tcko                  0.115   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG
    SLICE_X27Y149.A6     net (fanout=1)        0.038   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/fd1_out
    SLICE_X27Y149.CLK    Tah         (-Th)     0.055   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/fd3_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (0.060ns logic, 0.038ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X43Y2.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.128ns (datapath - clock path skew - uncertainty)
  Source:               usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG to usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.DQ       Tcko                  0.098   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG
    SLICE_X43Y2.A6       net (fanout=1)        0.085   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/fd1_out
    SLICE_X43Y2.CLK      Tah         (-Th)     0.055   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.043ns logic, 0.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19665 paths analyzed, 3144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.723ns.
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X14Y183.C4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.688ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y31.D1      net (fanout=6)        0.597   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X14Y183.C4     net (fanout=256)     10.727   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X14Y183.CLK    Tas                   0.030   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.688ns (0.503ns logic, 12.185ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.541ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X70Y29.A2      net (fanout=7)        0.728   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X70Y29.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X71Y28.D1      net (fanout=3)        0.583   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X14Y183.C4     net (fanout=256)     10.727   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X14Y183.CLK    Tas                   0.030   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.541ns (0.503ns logic, 12.038ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.500ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.CQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y31.D4      net (fanout=6)        0.409   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X14Y183.C4     net (fanout=256)     10.727   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X14Y183.CLK    Tas                   0.030   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.500ns (0.503ns logic, 11.997ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X14Y183.B4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.683ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y31.D1      net (fanout=6)        0.597   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X14Y183.B4     net (fanout=256)     10.724   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X14Y183.CLK    Tas                   0.028   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.683ns (0.501ns logic, 12.182ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.536ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X70Y29.A2      net (fanout=7)        0.728   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X70Y29.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X71Y28.D1      net (fanout=3)        0.583   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X14Y183.B4     net (fanout=256)     10.724   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X14Y183.CLK    Tas                   0.028   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.536ns (0.501ns logic, 12.035ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.495ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.CQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y31.D4      net (fanout=6)        0.409   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X14Y183.B4     net (fanout=256)     10.724   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X14Y183.CLK    Tas                   0.028   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/fd2_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/ASYNC_F_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.495ns (0.501ns logic, 11.994ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X15Y183.B5), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y31.D1      net (fanout=6)        0.597   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.B5     net (fanout=256)     10.631   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.070   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (0.543ns logic, 12.089ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X70Y29.A2      net (fanout=7)        0.728   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X70Y29.A       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X71Y28.D1      net (fanout=3)        0.583   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.B5     net (fanout=256)     10.631   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.070   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.485ns (0.543ns logic, 11.942ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.444ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y31.CQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y31.D4      net (fanout=6)        0.409   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y31.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y28.D2      net (fanout=4)        0.861   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y28.D       Tilo                  0.068   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X15Y183.B5     net (fanout=256)     10.631   usr/high_speed_top_inst/shared_vio_control_i<7>
    SLICE_X15Y183.CLK    Tas                   0.070   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     12.444ns (0.543ns logic, 11.901ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/SHIFT_REG (SLICE_X23Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/S_SYNC_F_REG to usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.BQ       Tcko                  0.098   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/INPUT_SHIFT<60>
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X23Y8.BX       net (fanout=1)        0.049   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/fd5_out
    SLICE_X23Y8.CLK      Tckdi       (-Th)     0.102   usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/INPUT_SHIFT<60>
                                                       usr/high_speed_top_inst/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.045ns (-0.004ns logic, 0.049ns route)
                                                       (-8.9% logic, 108.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X42Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_F_REG to usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y4.BQ       Tcko                  0.098   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_F_REG
    SLICE_X42Y4.BX       net (fanout=1)        0.051   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/fd3_out
    SLICE_X42Y4.CLK      Tckdi       (-Th)     0.102   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/fd1_out
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_ASYNC_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.047ns (-0.004ns logic, 0.051ns route)
                                                       (-8.5% logic, 108.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X54Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Destination:          usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_F_REG to usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y1.BQ       Tcko                  0.098   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/fd3_out
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_F_REG
    SLICE_X54Y1.BX       net (fanout=1)        0.051   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/fd3_out
    SLICE_X54Y1.CLK      Tckdi       (-Th)     0.102   usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/fd3_out
                                                       usr/high_speed_top_inst/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_ASYNC_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.047ns (-0.004ns logic, 0.051ns route)
                                                       (-8.5% logic, 108.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y3.CLKARDCLKL
  Clock network: usr/high_speed_top_inst/ila_control_i<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X5Y8.RDCLK
  Clock network: usr/high_speed_top_inst/ila_control_i<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y5.CLKARDCLKL
  Clock network: usr/high_speed_top_inst/ila_control_i<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.463ns.
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X72Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y53.C3      net (fanout=3)        1.227   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y53.C       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X72Y42.SR      net (fanout=3)        1.341   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X72Y42.CLK     Tsrck                 0.455   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.860ns logic, 2.568ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X72Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y53.C3      net (fanout=3)        1.227   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y53.C       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X72Y42.SR      net (fanout=3)        1.341   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X72Y42.CLK     Tsrck                 0.455   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.860ns logic, 2.568ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X72Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y53.C3      net (fanout=3)        1.227   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y53.C       Tilo                  0.068   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X72Y42.SR      net (fanout=3)        1.341   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X72Y42.CLK     Tsrck                 0.455   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.860ns logic, 2.568ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X71Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.098   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y53.C3      net (fanout=3)        0.496   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y53.C       Tilo                  0.034   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X71Y42.SR      net (fanout=3)        0.611   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X71Y42.CLK     Tcksr       (-Th)    -0.070   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iSYNC
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.202ns logic, 1.107ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X72Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.098   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y53.C3      net (fanout=3)        0.496   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y53.C       Tilo                  0.034   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X72Y41.SR      net (fanout=3)        0.667   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X72Y41.CLK     Tcksr       (-Th)    -0.049   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.181ns logic, 1.163ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X72Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/ila_control_i<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.098   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y53.C3      net (fanout=3)        0.496   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y53.C       Tilo                  0.034   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X72Y41.SR      net (fanout=3)        0.667   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X72Y41.CLK     Tcksr       (-Th)    -0.049   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.181ns logic, 1.163ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.641ns.
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X58Y70.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.337   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X58Y70.A5      net (fanout=3)        0.196   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X58Y70.CLK     Tas                   0.073   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.410ns logic, 0.196ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X58Y70.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/high_speed_top_inst/chipscope.i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD to usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.098   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X58Y70.A5      net (fanout=3)        0.080   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X58Y70.CLK     Tah         (-Th)     0.055   usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/iDATA_CMD
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       usr/high_speed_top_inst/chipscope.i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X24Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.879 - 0.913)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.A       Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X25Y101.A5     net (fanout=2)        0.560   system/rst/clkdiv/rst_b
    SLICE_X25Y101.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X24Y108.SR     net (fanout=7)        1.076   system/rst/clkdiv/rst_b_inv
    SLICE_X24Y108.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.893ns logic, 1.636ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X24Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.878 - 0.913)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.A       Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X25Y101.A5     net (fanout=2)        0.560   system/rst/clkdiv/rst_b
    SLICE_X25Y101.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X24Y107.SR     net (fanout=7)        0.958   system/rst/clkdiv/rst_b_inv
    SLICE_X24Y107.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.893ns logic, 1.518ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_21 (SLICE_X24Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.878 - 0.913)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.A       Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X25Y101.A5     net (fanout=2)        0.560   system/rst/clkdiv/rst_b
    SLICE_X25Y101.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X24Y107.SR     net (fanout=7)        0.958   system/rst/clkdiv/rst_b_inv
    SLICE_X24Y107.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.893ns logic, 1.518ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y111.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y111.A5     net (fanout=2)        0.067   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y111.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X99Y101.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X99Y101.B4     net (fanout=2)        0.097   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X99Y101.CLK    Tah         (-Th)     0.057   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X24Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y102.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X24Y102.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X24Y102.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44080 paths analyzed, 13312 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.314ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X62Y149.C1), 248 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y147.B2     net (fanout=26)       0.908   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y147.COUT   Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901311
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y148.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X62Y149.C1     net (fanout=1)        0.580   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.144ns (1.263ns logic, 5.881ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y147.C2     net (fanout=26)       0.899   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y147.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190211
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y148.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X62Y149.C1     net (fanout=1)        0.580   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.197ns logic, 5.872ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.043ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y147.D2     net (fanout=26)       0.892   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y147.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190311
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y148.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y148.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X62Y149.C1     net (fanout=1)        0.580   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.043ns (1.178ns logic, 5.865ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X62Y149.C2), 184 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y145.A2     net (fanout=26)       0.619   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y145.COUT   Topcya                0.409   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X62Y146.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y149.C2     net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<8>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (1.346ns logic, 5.736ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y146.C2     net (fanout=26)       0.764   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y146.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901011
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y149.C2     net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<8>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (1.197ns logic, 5.881ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y146.D1     net (fanout=26)       0.758   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y146.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901111
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y149.C2     net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<8>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (1.178ns logic, 5.875ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X62Y149.C3), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y147.B2     net (fanout=26)       0.908   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y147.CMUX   Topbc                 0.539   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901311
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y149.C3     net (fanout=1)        0.479   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<10>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.170ns logic, 5.780ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y145.A2     net (fanout=26)       0.619   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y145.COUT   Topcya                0.409   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X62Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X62Y146.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CMUX   Tcinc                 0.253   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y149.C3     net (fanout=1)        0.479   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<10>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (1.371ns logic, 5.491ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.858ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.823 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y120.A4     net (fanout=130)      1.034   system/mac_rx_valid<2>
    SLICE_X90Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y144.B1     net (fanout=532)      3.359   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y144.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X62Y146.C2     net (fanout=26)       0.764   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X62Y146.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901011
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.CMUX   Tcinc                 0.253   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y149.C3     net (fanout=1)        0.479   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<10>
    SLICE_X62Y149.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (1.222ns logic, 5.636ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCHARISCOMMA), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxchariscomma_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.355 - 0.319)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxchariscomma_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X94Y97.BQ                 Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                                  system/phy_en.phy_eth/sgmii/rxchariscomma_r
    TEMAC_X0Y1.PHYEMACRXCHARISCOMMA net (fanout=1)        0.244   system/phy_en.phy_eth/sgmii/rxchariscomma_r
    TEMAC_X0Y1.PHYEMACGTXCLK        Tmacckd_COMMA(-Th)     0.281   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                  system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    ------------------------------------------------------------  ---------------------------
    Total                                                 0.061ns (-0.183ns logic, 0.244ns route)
                                                                  (-300.0% logic, 400.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram31 (RAMB36_X3Y25.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram31 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.431 - 0.276)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram31
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y130.BQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_1
    RAMB36_X3Y25.DIADI1     net (fanout=5)        0.275   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<1>
    RAMB36_X3Y25.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram31
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram31
    ----------------------------------------------------  ---------------------------
    Total                                         0.192ns (-0.083ns logic, 0.275ns route)
                                                          (-43.2% logic, 143.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_14 (SLICE_X86Y120.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_13 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.498 - 0.395)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_13 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y119.DQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<13>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_13
    SLICE_X86Y120.A4     net (fanout=1)        0.145   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<13>
    SLICE_X86Y120.CLK    Tah         (-Th)     0.101   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<21>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_ipbus_mask.pkt_mask[44]_PWR_84_o_mux_53_OUT61
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_14
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (-0.003ns logic, 0.145ns route)
                                                       (-2.1% logic, 102.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44149 paths analyzed, 13328 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.292ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84 (SLICE_X81Y97.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.865 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y52.A4      net (fanout=129)      1.880   system/mac_rx_valid<0>
    SLICE_X79Y52.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y66.A3      net (fanout=533)      1.922   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y66.AMUX    Tilo                  0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (0.997ns logic, 6.115ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.865 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X79Y52.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X79Y52.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y66.A3      net (fanout=533)      1.922   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y66.AMUX    Tilo                  0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (0.912ns logic, 4.413ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.145ns (0.865 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X68Y66.A1      net (fanout=129)      1.434   system/mac_rx_valid<0>
    SLICE_X68Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_84
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.936ns logic, 3.747ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85 (SLICE_X81Y97.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.865 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y52.A4      net (fanout=129)      1.880   system/mac_rx_valid<0>
    SLICE_X79Y52.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y66.A3      net (fanout=533)      1.922   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y66.AMUX    Tilo                  0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (0.997ns logic, 6.115ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.865 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X79Y52.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X79Y52.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y66.A3      net (fanout=533)      1.922   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y66.AMUX    Tilo                  0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (0.912ns logic, 4.413ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.145ns (0.865 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X68Y66.A1      net (fanout=129)      1.434   system/mac_rx_valid<0>
    SLICE_X68Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_85
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.936ns logic, 3.747ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86 (SLICE_X81Y97.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.865 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y52.A4      net (fanout=129)      1.880   system/mac_rx_valid<0>
    SLICE_X79Y52.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y66.A3      net (fanout=533)      1.922   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y66.AMUX    Tilo                  0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (0.997ns logic, 6.115ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.865 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X79Y52.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X79Y52.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y66.A3      net (fanout=533)      1.922   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y66.AMUX    Tilo                  0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (0.912ns logic, 4.413ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.145ns (0.865 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X68Y66.A1      net (fanout=129)      1.434   system/mac_rx_valid<0>
    SLICE_X68Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y97.CE      net (fanout=27)       2.313   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y97.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<87>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_86
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.936ns logic, 3.747ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y88.CQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.286   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y13.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.471 - 0.311)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y62.AQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X5Y13.DIADI0     net (fanout=1)        0.272   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<0>
    RAMB36_X5Y13.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.189ns (-0.083ns logic, 0.272ns route)
                                                          (-43.9% logic, 143.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.788 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y90.BQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.544   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<1>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.107ns (-0.437ns logic, 0.544ns route)
                                                                 (-408.4% logic, 508.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (1.603 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A5      net (fanout=22)       2.607   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.513   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (0.767ns logic, 4.120ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (1.603 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A4      net (fanout=23)       2.520   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.513   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (0.854ns logic, 4.033ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (1.603 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.488   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (0.502ns logic, 3.488ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.490 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A5      net (fanout=22)       2.607   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y69.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y69.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.733ns logic, 2.861ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.490 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A4      net (fanout=23)       2.520   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y69.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y69.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.820ns logic, 2.774ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X26Y127.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y127.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X26Y127.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_6
    SLICE_X26Y127.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X26Y129.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X26Y129.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_10
    SLICE_X26Y129.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X26Y126.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X26Y126.C5     net (fanout=3)        0.076   system/cdce_synch/cdce_control.timer_2
    SLICE_X26Y126.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.039ns logic, 0.076ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_q1_clk0_refclk_i = PERIOD TIMEGRP         
"usr/high_speed_top_inst/q1_clk0_refclk_i" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q1_clk0_refclk_i = PERIOD TIMEGRP
        "usr/high_speed_top_inst/q1_clk0_refclk_i" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKTX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_txusrclk2_i = PERIOD TIMEGRP         
"usr/high_speed_top_inst/gtx0_txusrclk2_i" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2953 paths analyzed, 1737 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i (GTXE1_X0Y1.TXDATA5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx1_frame_gen/TX_DATA_5 (FF)
  Destination:          usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      3.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.323ns (1.237 - 0.914)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx1_frame_gen/TX_DATA_5 to usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y18.BQ      Tcko                  0.337   usr/high_speed_top_inst/n0090<7>
                                                       usr/high_speed_top_inst/gtx1_frame_gen/TX_DATA_5
    GTXE1_X0Y1.TXDATA5   net (fanout=1)        3.169   usr/high_speed_top_inst/n0090<5>
    GTXE1_X0Y1.TXUSRCLK2 Tgtxcck_TXDATA        0.324   usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
                                                       usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.661ns logic, 3.169ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4 (SLICE_X98Y6.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx0_rxresetdone_r3 (FF)
  Destination:          usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.871 - 0.913)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx0_rxresetdone_r3 to usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y7.AQ       Tcko                  0.337   usr/high_speed_top_inst/gtx0_rxresetdone_r3
                                                       usr/high_speed_top_inst/gtx0_rxresetdone_r3
    SLICE_X84Y7.C3       net (fanout=1)        0.344   usr/high_speed_top_inst/gtx0_rxresetdone_r3
    SLICE_X84Y7.C        Tilo                  0.068   usr/high_speed_top_inst/gtx1_matchn_i
                                                       usr/high_speed_top_inst/gtx0_rx_system_reset_c1
    SLICE_X97Y6.B2       net (fanout=18)       1.145   usr/high_speed_top_inst/gtx0_rx_system_reset_c
    SLICE_X97Y6.B        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A2       net (fanout=1)        0.465   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o3
    SLICE_X98Y6.SR       net (fanout=3)        0.375   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o
    SLICE_X98Y6.CLK      Tsrck                 0.513   usr/high_speed_top_inst/gtx0_frame_check/read_counter_i<7>
                                                       usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.054ns logic, 2.329ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r (FF)
  Destination:          usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.871 - 0.931)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r to usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y2.CQ       Tcko                  0.381   usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r
    SLICE_X97Y6.B5       net (fanout=2)        0.550   usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r
    SLICE_X97Y6.B        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A2       net (fanout=1)        0.465   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o3
    SLICE_X98Y6.SR       net (fanout=3)        0.375   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o
    SLICE_X98Y6.CLK      Tsrck                 0.513   usr/high_speed_top_inst/gtx0_frame_check/read_counter_i<7>
                                                       usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (1.030ns logic, 1.390ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx0_frame_check/track_data_r (FF)
  Destination:          usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.871 - 0.930)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx0_frame_check/track_data_r to usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y5.DMUX     Tshcko                0.422   usr/high_speed_top_inst/gtx0_frame_check/begin_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/track_data_r
    SLICE_X97Y6.B4       net (fanout=5)        0.425   usr/high_speed_top_inst/gtx0_track_data_i
    SLICE_X97Y6.B        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A2       net (fanout=1)        0.465   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o3
    SLICE_X98Y6.SR       net (fanout=3)        0.375   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o
    SLICE_X98Y6.CLK      Tsrck                 0.513   usr/high_speed_top_inst/gtx0_frame_check/read_counter_i<7>
                                                       usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.071ns logic, 1.265ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5 (SLICE_X98Y6.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx0_rxresetdone_r3 (FF)
  Destination:          usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.871 - 0.913)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx0_rxresetdone_r3 to usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y7.AQ       Tcko                  0.337   usr/high_speed_top_inst/gtx0_rxresetdone_r3
                                                       usr/high_speed_top_inst/gtx0_rxresetdone_r3
    SLICE_X84Y7.C3       net (fanout=1)        0.344   usr/high_speed_top_inst/gtx0_rxresetdone_r3
    SLICE_X84Y7.C        Tilo                  0.068   usr/high_speed_top_inst/gtx1_matchn_i
                                                       usr/high_speed_top_inst/gtx0_rx_system_reset_c1
    SLICE_X97Y6.B2       net (fanout=18)       1.145   usr/high_speed_top_inst/gtx0_rx_system_reset_c
    SLICE_X97Y6.B        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A2       net (fanout=1)        0.465   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o3
    SLICE_X98Y6.SR       net (fanout=3)        0.375   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o
    SLICE_X98Y6.CLK      Tsrck                 0.513   usr/high_speed_top_inst/gtx0_frame_check/read_counter_i<7>
                                                       usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.054ns logic, 2.329ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r (FF)
  Destination:          usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.871 - 0.931)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r to usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y2.CQ       Tcko                  0.381   usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r
    SLICE_X97Y6.B5       net (fanout=2)        0.550   usr/high_speed_top_inst/gtx0_frame_check/start_of_packet_detected_r
    SLICE_X97Y6.B        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A2       net (fanout=1)        0.465   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o3
    SLICE_X98Y6.SR       net (fanout=3)        0.375   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o
    SLICE_X98Y6.CLK      Tsrck                 0.513   usr/high_speed_top_inst/gtx0_frame_check/read_counter_i<7>
                                                       usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (1.030ns logic, 1.390ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/high_speed_top_inst/gtx0_frame_check/track_data_r (FF)
  Destination:          usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.871 - 0.930)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 0.000ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/high_speed_top_inst/gtx0_frame_check/track_data_r to usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y5.DMUX     Tshcko                0.422   usr/high_speed_top_inst/gtx0_frame_check/begin_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/track_data_r
    SLICE_X97Y6.B4       net (fanout=5)        0.425   usr/high_speed_top_inst/gtx0_track_data_i
    SLICE_X97Y6.B        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A2       net (fanout=1)        0.465   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o1
    SLICE_X97Y6.A        Tilo                  0.068   usr/high_speed_top_inst/gtx0_frame_check/error_detected_r
                                                       usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o3
    SLICE_X98Y6.SR       net (fanout=3)        0.375   usr/high_speed_top_inst/gtx0_frame_check/SYSTEM_RESET_start_of_packet_detected_r_OR_882_o
    SLICE_X98Y6.CLK      Tsrck                 0.513   usr/high_speed_top_inst/gtx0_frame_check/read_counter_i<7>
                                                       usr/high_speed_top_inst/gtx0_frame_check/read_counter_i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.071ns logic, 1.265ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_txusrclk2_i = PERIOD TIMEGRP
        "usr/high_speed_top_inst/gtx0_txusrclk2_i" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X5Y5.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF (FF)
  Destination:          usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.536 - 0.382)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF to usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y23.DQ        Tcko                  0.115   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/WR_DATA_I<56>
                                                         usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF
    RAMB36_X5Y5.DIBDI26    net (fanout=1)        0.261   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/WR_DATA_I<56>
    RAMB36_X5Y5.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.083ns logic, 0.261ns route)
                                                         (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X5Y8.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF (FF)
  Destination:          usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.530 - 0.377)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF to usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y19.DQ      Tcko                  0.115   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iDATA<81>
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF
    RAMB18_X5Y8.DIBDI9   net (fanout=1)        0.262   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/iDATA<81>
    RAMB18_X5Y8.WRCLK    Trckd_DIB   (-Th)     0.198   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (-0.083ns logic, 0.262ns route)
                                                       (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X5Y5.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF (FF)
  Destination:          usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.536 - 0.389)
  Source Clock:         usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Destination Clock:    usr/high_speed_top_inst/gtx0_txusrclk2_i rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF to usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X90Y27.CMUX      Tshcko                0.147   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/WR_DATA_I<48>
                                                         usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF
    RAMB36_X5Y5.DIBDI16    net (fanout=1)        0.229   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/WR_DATA_I<45>
    RAMB36_X5Y5.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/high_speed_top_inst/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.051ns logic, 0.229ns route)
                                                         (-28.7% logic, 128.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_txusrclk2_i = PERIOD TIMEGRP
        "usr/high_speed_top_inst/gtx0_txusrclk2_i" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/high_speed_top_inst/gtx0_txusrclk2_i
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y0.TXUSRCLK2
  Clock network: usr/high_speed_top_inst/gtx0_txusrclk2_i
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/high_speed_top_inst/gtx0_txusrclk2_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out1_p = PERIOD TIMEGRP "cdce_out1_p" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out1_p = PERIOD TIMEGRP "cdce_out1_p" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKTX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out1_n = PERIOD TIMEGRP "cdce_out1_n" TS_cdce_out1_p 
PHASE 3.125 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out1_n = PERIOD TIMEGRP "cdce_out1_n" TS_cdce_out1_p PHASE 3.125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKTX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_top_inst/high_speed_i/gtx1_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/high_speed_top_inst/q1_clk0_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y98.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: user_wb_mosi[0]_wb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_wb_mosi[0]_wb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: user_wb_mosi[0]_wb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y32.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137537 paths analyzed, 1665 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.264ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_27 (SLICE_X24Y101.D6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Destination:          system/sram2_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.334ns (2.906 - 3.240)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 to system/sram2_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y23.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    SLICE_X60Y114.D4     net (fanout=3)        1.574   system/phy_en.phy_ipb_ctrl/trans_in_udp_rdata<27>
    SLICE_X60Y114.DMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<28>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_rxd201
    SLICE_X60Y114.B2     net (fanout=8)        0.618   system/phy_en.phy_ipb_ctrl/trans/cfg_din<27>
    SLICE_X60Y114.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<28>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata201
    SLICE_X46Y75.C5      net (fanout=1)        3.782   system/ipb_from_masters[2]_ipb_wdata<27>
    SLICE_X46Y75.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata201
    SLICE_X24Y101.D6     net (fanout=21)       3.323   user_ipb_mosi[0]_ipb_wdata<27>
    SLICE_X24Y101.CLK    Tas                   0.028   system/sram2_if/sramInterface/data_i_r<27>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram2_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     11.725ns (2.428ns logic, 9.297ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/iface/dsel (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (2.906 - 3.148)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/iface/dsel to system/sram2_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y116.BMUX   Tshcko                0.468   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_d
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X60Y114.D1     net (fanout=20)       1.116   system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X60Y114.DMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<28>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_rxd201
    SLICE_X60Y114.B2     net (fanout=8)        0.618   system/phy_en.phy_ipb_ctrl/trans/cfg_din<27>
    SLICE_X60Y114.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<28>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata201
    SLICE_X46Y75.C5      net (fanout=1)        3.782   system/ipb_from_masters[2]_ipb_wdata<27>
    SLICE_X46Y75.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata201
    SLICE_X24Y101.D6     net (fanout=21)       3.323   user_ipb_mosi[0]_ipb_wdata<27>
    SLICE_X24Y101.CLK    Tas                   0.028   system/sram2_if/sramInterface/data_i_r<27>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram2_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                      9.667ns (0.828ns logic, 8.839ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/iface/rxf_27 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.255ns (2.906 - 3.161)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/iface/rxf_27 to system/sram2_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y115.DQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_27
    SLICE_X60Y114.D2     net (fanout=2)        0.844   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<27>
    SLICE_X60Y114.DMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<28>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_rxd201
    SLICE_X60Y114.B2     net (fanout=8)        0.618   system/phy_en.phy_ipb_ctrl/trans/cfg_din<27>
    SLICE_X60Y114.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<28>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata201
    SLICE_X46Y75.C5      net (fanout=1)        3.782   system/ipb_from_masters[2]_ipb_wdata<27>
    SLICE_X46Y75.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata201
    SLICE_X24Y101.D6     net (fanout=21)       3.323   user_ipb_mosi[0]_ipb_wdata<27>
    SLICE_X24Y101.CLK    Tas                   0.028   system/sram2_if/sramInterface/data_i_r<27>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram2_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (0.697ns logic, 8.567ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X41Y39.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.225ns (Levels of Logic = 9)
  Clock Path Skew:      -1.531ns (1.608 - 3.139)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.AQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4      net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.C2      net (fanout=37)       0.619   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y88.B1      net (fanout=1)        0.709   system/ipb_fabric/N68
    SLICE_X38Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C2      net (fanout=33)       0.610   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X41Y42.B2      net (fanout=4)        2.323   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X41Y42.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X41Y39.SR      net (fanout=1)        0.349   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X41Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     10.225ns (1.592ns logic, 8.633ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.003ns (Levels of Logic = 9)
  Clock Path Skew:      -1.546ns (1.608 - 3.154)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3      net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.C2      net (fanout=37)       0.619   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y88.B1      net (fanout=1)        0.709   system/ipb_fabric/N68
    SLICE_X38Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C2      net (fanout=33)       0.610   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X41Y42.B2      net (fanout=4)        2.323   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X41Y42.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X41Y39.SR      net (fanout=1)        0.349   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X41Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     10.003ns (1.592ns logic, 8.411ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 9)
  Clock Path Skew:      -1.536ns (1.608 - 3.144)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y88.C1      net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.C2      net (fanout=37)       0.619   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y88.B1      net (fanout=1)        0.709   system/ipb_fabric/N68
    SLICE_X38Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C2      net (fanout=33)       0.610   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X41Y42.B2      net (fanout=4)        2.323   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X41Y42.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X41Y39.SR      net (fanout=1)        0.349   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X41Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (1.592ns logic, 8.390ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X37Y82.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.476ns (Levels of Logic = 11)
  Clock Path Skew:      -0.173ns (2.966 - 3.139)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.AQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4      net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.C2      net (fanout=37)       0.619   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y88.B1      net (fanout=1)        0.709   system/ipb_fabric/N68
    SLICE_X38Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C2      net (fanout=33)       0.610   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y94.B4      net (fanout=4)        1.259   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y94.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y94.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y94.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X28Y95.A5      net (fanout=7)        0.469   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X28Y95.A       Tilo                  0.068   system/sram_w[2]_cen_b
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y82.SR      net (fanout=15)       1.331   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.476ns (1.851ns logic, 9.625ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.254ns (Levels of Logic = 11)
  Clock Path Skew:      -0.188ns (2.966 - 3.154)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3      net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.C2      net (fanout=37)       0.619   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y88.B1      net (fanout=1)        0.709   system/ipb_fabric/N68
    SLICE_X38Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C2      net (fanout=33)       0.610   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y94.B4      net (fanout=4)        1.259   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y94.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y94.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y94.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X28Y95.A5      net (fanout=7)        0.469   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X28Y95.A       Tilo                  0.068   system/sram_w[2]_cen_b
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y82.SR      net (fanout=15)       1.331   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.254ns (1.851ns logic, 9.403ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.233ns (Levels of Logic = 11)
  Clock Path Skew:      -0.178ns (2.966 - 3.144)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y88.C1      net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.C2      net (fanout=37)       0.619   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y90.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y88.B1      net (fanout=1)        0.709   system/ipb_fabric/N68
    SLICE_X38Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C2      net (fanout=33)       0.610   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y94.B4      net (fanout=4)        1.259   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y94.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y94.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y94.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X28Y95.A5      net (fanout=7)        0.469   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X28Y95.A       Tilo                  0.068   system/sram_w[2]_cen_b
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y82.SR      net (fanout=15)       1.331   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.233ns (1.851ns logic, 9.382ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X35Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.417 - 1.327)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X35Y82.C3      net (fanout=58)       0.130   system/regs_from_ipbus<8><20>
    SLICE_X35Y82.C       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/buffers/Mmux_SRAM2_O_data291
    SLICE_X35Y82.AX      net (fanout=1)        0.144   system/sram_r[2]_data<35>
    SLICE_X35Y82.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.056ns logic, 0.274ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_4 (SLICE_X18Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1 to system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.BQ     Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X18Y105.A6     net (fanout=13)       0.054   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X18Y105.CLK    Tah         (-Th)     0.076   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram2_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT51
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_4
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_26 (SLICE_X35Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.417 - 1.327)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X35Y82.C3      net (fanout=58)       0.130   system/regs_from_ipbus<8><20>
    SLICE_X35Y82.CMUX    Tilo                  0.078   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/buffers/Mmux_SRAM2_O_data191
    SLICE_X35Y82.BX      net (fanout=1)        0.142   system/sram_r[2]_data<26>
    SLICE_X35Y82.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.100ns logic, 0.272ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y98.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337368 paths analyzed, 11431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.789ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X6Y29.DIADI1), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.708ns (Levels of Logic = 11)
  Clock Path Skew:      0.004ns (1.495 - 1.491)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y102.AQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4         net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y95.B3         net (fanout=17)       0.728   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y95.B          Tilo                  0.068   system/ipb_fabric/N62
                                                          system/ipb_fabric/mux_rdata<0><1>_SW0
    SLICE_X56Y88.B4         net (fanout=1)        1.005   system/ipb_fabric/N24
    SLICE_X56Y88.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>
    SLICE_X67Y109.D2        net (fanout=3)        2.431   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X67Y109.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X67Y109.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X67Y109.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X6Y29.DIADI1     net (fanout=1)        2.645   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X6Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        14.708ns (1.792ns logic, 12.916ns route)
                                                          (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.486ns (Levels of Logic = 11)
  Clock Path Skew:      -0.011ns (1.495 - 1.506)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y81.AQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3         net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y95.B3         net (fanout=17)       0.728   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y95.B          Tilo                  0.068   system/ipb_fabric/N62
                                                          system/ipb_fabric/mux_rdata<0><1>_SW0
    SLICE_X56Y88.B4         net (fanout=1)        1.005   system/ipb_fabric/N24
    SLICE_X56Y88.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>
    SLICE_X67Y109.D2        net (fanout=3)        2.431   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X67Y109.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X67Y109.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X67Y109.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X6Y29.DIADI1     net (fanout=1)        2.645   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X6Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        14.486ns (1.792ns logic, 12.694ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.465ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (1.495 - 1.496)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y94.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X42Y88.C1         net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y95.B3         net (fanout=17)       0.728   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y95.B          Tilo                  0.068   system/ipb_fabric/N62
                                                          system/ipb_fabric/mux_rdata<0><1>_SW0
    SLICE_X56Y88.B4         net (fanout=1)        1.005   system/ipb_fabric/N24
    SLICE_X56Y88.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>
    SLICE_X67Y109.D2        net (fanout=3)        2.431   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X67Y109.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X67Y109.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X67Y109.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X6Y29.DIADI1     net (fanout=1)        2.645   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X6Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        14.465ns (1.792ns logic, 12.673ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X5Y31.DIADI3), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.162ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (1.490 - 1.491)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y102.AQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4         net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X39Y91.B3         net (fanout=17)       0.340   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X39Y91.B          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><15>_SW0
    SLICE_X42Y93.D2         net (fanout=1)        0.739   system/ipb_fabric/N14
    SLICE_X42Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><15>
    SLICE_X67Y111.D5        net (fanout=3)        1.919   system/ipb_from_fabric_ipb_rdata<15>
    SLICE_X67Y111.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1051
    SLICE_X67Y111.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
    SLICE_X67Y111.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1711
    RAMB36_X5Y31.DIADI3     net (fanout=1)        3.265   system/phy_en.phy_ipb_ctrl/trans_out_wdata<15>
    RAMB36_X5Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        14.162ns (1.792ns logic, 12.370ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.940ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (1.490 - 1.506)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y81.AQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3         net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X39Y91.B3         net (fanout=17)       0.340   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X39Y91.B          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><15>_SW0
    SLICE_X42Y93.D2         net (fanout=1)        0.739   system/ipb_fabric/N14
    SLICE_X42Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><15>
    SLICE_X67Y111.D5        net (fanout=3)        1.919   system/ipb_from_fabric_ipb_rdata<15>
    SLICE_X67Y111.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1051
    SLICE_X67Y111.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
    SLICE_X67Y111.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1711
    RAMB36_X5Y31.DIADI3     net (fanout=1)        3.265   system/phy_en.phy_ipb_ctrl/trans_out_wdata<15>
    RAMB36_X5Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.940ns (1.792ns logic, 12.148ns route)
                                                          (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.919ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (1.490 - 1.496)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y94.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X42Y88.C1         net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X39Y91.B3         net (fanout=17)       0.340   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X39Y91.B          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><15>_SW0
    SLICE_X42Y93.D2         net (fanout=1)        0.739   system/ipb_fabric/N14
    SLICE_X42Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><15>
    SLICE_X67Y111.D5        net (fanout=3)        1.919   system/ipb_from_fabric_ipb_rdata<15>
    SLICE_X67Y111.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1051
    SLICE_X67Y111.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
    SLICE_X67Y111.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1711
    RAMB36_X5Y31.DIADI3     net (fanout=1)        3.265   system/phy_en.phy_ipb_ctrl/trans_out_wdata<15>
    RAMB36_X5Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.919ns (1.792ns logic, 12.127ns route)
                                                          (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X5Y31.DIADI2), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.067ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (1.490 - 1.491)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y102.AQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4         net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X38Y95.D4         net (fanout=17)       0.791   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X38Y95.D          Tilo                  0.068   system/ipb_fabric/N12
                                                          system/ipb_fabric/mux_rdata<0><14>_SW0
    SLICE_X56Y90.C2         net (fanout=1)        1.239   system/ipb_fabric/N12
    SLICE_X56Y90.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><14>
    SLICE_X67Y111.B6        net (fanout=3)        1.872   system/ipb_from_fabric_ipb_rdata<14>
    SLICE_X67Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1041
    SLICE_X67Y111.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
    SLICE_X67Y111.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1811
    RAMB36_X5Y31.DIADI2     net (fanout=1)        2.619   system/phy_en.phy_ipb_ctrl/trans_out_wdata<14>
    RAMB36_X5Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        14.067ns (1.792ns logic, 12.275ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.845ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (1.490 - 1.506)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y81.AQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3         net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X38Y95.D4         net (fanout=17)       0.791   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X38Y95.D          Tilo                  0.068   system/ipb_fabric/N12
                                                          system/ipb_fabric/mux_rdata<0><14>_SW0
    SLICE_X56Y90.C2         net (fanout=1)        1.239   system/ipb_fabric/N12
    SLICE_X56Y90.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><14>
    SLICE_X67Y111.B6        net (fanout=3)        1.872   system/ipb_from_fabric_ipb_rdata<14>
    SLICE_X67Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1041
    SLICE_X67Y111.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
    SLICE_X67Y111.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1811
    RAMB36_X5Y31.DIADI2     net (fanout=1)        2.619   system/phy_en.phy_ipb_ctrl/trans_out_wdata<14>
    RAMB36_X5Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.845ns (1.792ns logic, 12.053ns route)
                                                          (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.824ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (1.490 - 1.496)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y94.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X42Y88.C1         net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C          Tilo                  0.068   system/sram_w[2]_addr<16>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2         net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D          Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4         net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2         net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6         net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A2         net (fanout=37)       0.761   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y93.A          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X39Y91.A2         net (fanout=34)       0.860   system/ipb_fabric/sel<2>
    SLICE_X39Y91.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X38Y95.D4         net (fanout=17)       0.791   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X38Y95.D          Tilo                  0.068   system/ipb_fabric/N12
                                                          system/ipb_fabric/mux_rdata<0><14>_SW0
    SLICE_X56Y90.C2         net (fanout=1)        1.239   system/ipb_fabric/N12
    SLICE_X56Y90.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><14>
    SLICE_X67Y111.B6        net (fanout=3)        1.872   system/ipb_from_fabric_ipb_rdata<14>
    SLICE_X67Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1041
    SLICE_X67Y111.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<14>
    SLICE_X67Y111.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1811
    RAMB36_X5Y31.DIADI2     net (fanout=1)        2.619   system/phy_en.phy_ipb_ctrl/trans_out_wdata<14>
    RAMB36_X5Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        13.824ns (1.792ns logic, 12.032ns route)
                                                          (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X3Y10.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.556 - 0.407)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 36.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X66Y52.CQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2
    RAMB36_X3Y10.ADDRBWRADDRL13 net (fanout=16)       0.205   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<2>
    RAMB36_X3Y10.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    --------------------------------------------------------  ---------------------------
    Total                                             0.206ns (0.001ns logic, 0.205ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X3Y10.ADDRBWRADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.556 - 0.407)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 36.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X66Y52.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_1
    RAMB36_X3Y10.ADDRBWRADDRL12 net (fanout=16)       0.206   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<1>
    RAMB36_X3Y10.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    --------------------------------------------------------  ---------------------------
    Total                                             0.207ns (0.001ns logic, 0.206ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X3Y10.ADDRBWRADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.556 - 0.407)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 36.000ns
  Destination Clock:    user_wb_mosi[0]_wb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X66Y52.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_1
    RAMB36_X3Y10.ADDRBWRADDRU12 net (fanout=16)       0.206   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<1>
    RAMB36_X3Y10.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    --------------------------------------------------------  ---------------------------
    Total                                             0.207ns (0.001ns logic, 0.206ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: user_wb_mosi[0]_wb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_wb_mosi[0]_wb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: user_wb_mosi[0]_wb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98293 paths analyzed, 1629 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.511ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X42Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.252ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (3.085 - 3.139)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.AQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4      net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.252ns (1.648ns logic, 10.604ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.030ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (3.085 - 3.154)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3      net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.030ns (1.648ns logic, 10.382ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.009ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (3.085 - 3.144)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y88.C1      net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.009ns (1.648ns logic, 10.361ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X42Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.252ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (3.085 - 3.139)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.AQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4      net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.252ns (1.648ns logic, 10.604ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.030ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (3.085 - 3.154)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3      net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.030ns (1.648ns logic, 10.382ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.009ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (3.085 - 3.144)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y88.C1      net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.009ns (1.648ns logic, 10.361ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X42Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.252ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (3.085 - 3.139)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.AQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C4      net (fanout=2)        1.138   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.252ns (1.648ns logic, 10.604ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.030ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (3.085 - 3.154)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X42Y88.C3      net (fanout=2)        0.916   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.030ns (1.648ns logic, 10.382ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.009ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (3.085 - 3.144)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y88.C1      net (fanout=69)       0.895   system/ipb_arb/src<0>
    SLICE_X42Y88.C       Tilo                  0.068   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X41Y85.D2      net (fanout=4)        1.107   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X41Y85.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A4      net (fanout=2)        0.539   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X40Y88.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X39Y90.D2      net (fanout=5)        0.862   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X39Y90.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y90.B6      net (fanout=1)        0.377   system/ipb_fabric/N01
    SLICE_X40Y90.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C5      net (fanout=37)       0.613   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A1      net (fanout=33)       2.131   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X39Y59.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X39Y59.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X39Y59.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y46.B2      net (fanout=7)        1.240   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1958_o11
    SLICE_X48Y49.A2      net (fanout=7)        0.738   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1958_o
    SLICE_X48Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y72.SR      net (fanout=8)        1.519   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.009ns (1.648ns logic, 10.361ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X39Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X39Y38.A5      net (fanout=3)        0.066   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X39Y38.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_5 (SLICE_X45Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.467 - 0.435)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5 to system/sram1_if/bist/prbsPatterGenerator/pdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5
    SLICE_X45Y66.BX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<5>
    SLICE_X45Y66.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_7 (SLICE_X45Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_7 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.467 - 0.435)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_7 to system/sram1_if/bist/prbsPatterGenerator/pdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_7
    SLICE_X45Y66.DX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
    SLICE_X45Y66.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y32.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.199ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X58Y85.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.095ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X59Y84.B1      net (fanout=1)        0.980   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X59Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y84.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y85.B6      net (fanout=1)        0.481   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y85.B4      net (fanout=2)        0.284   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X58Y85.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X58Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (0.805ns logic, 2.290ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.703ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X59Y84.B2      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X59Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y84.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y85.B6      net (fanout=1)        0.481   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y85.B4      net (fanout=2)        0.284   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X58Y85.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X58Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.805ns logic, 1.898ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X59Y84.B3      net (fanout=4)        0.470   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X59Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y84.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y85.B6      net (fanout=1)        0.481   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y85.B4      net (fanout=2)        0.284   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X58Y85.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X58Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.805ns logic, 1.780ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X58Y85.C5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.056ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X60Y83.D2      net (fanout=4)        0.739   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X60Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y83.C4      net (fanout=1)        0.397   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y83.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X58Y85.D5      net (fanout=2)        0.569   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X58Y85.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X58Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.682ns logic, 2.374ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.930ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X60Y83.D1      net (fanout=4)        0.613   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X60Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y83.C4      net (fanout=1)        0.397   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y83.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X58Y85.D5      net (fanout=2)        0.569   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X58Y85.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X58Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.682ns logic, 2.248ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.883ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.910 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X60Y83.D4      net (fanout=1)        0.522   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X60Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y83.C4      net (fanout=1)        0.397   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y83.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X58Y85.D5      net (fanout=2)        0.569   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X58Y85.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X58Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.726ns logic, 2.157ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (SLICE_X57Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.054ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.909 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X65Y88.A3      net (fanout=1)        1.331   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X65Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y83.CE      net (fanout=4)        1.000   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (0.723ns logic, 2.331ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.049ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.909 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y86.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X71Y87.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X71Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1375_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1375_o<16>2
    SLICE_X65Y88.A4      net (fanout=2)        0.634   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1375_o<16>1
    SLICE_X65Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y83.CE      net (fanout=4)        1.000   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.835ns logic, 2.214ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.909 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y86.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X71Y87.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X71Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1375_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1375_o<16>2
    SLICE_X65Y88.A4      net (fanout=2)        0.634   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1375_o<16>1
    SLICE_X65Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y83.CE      net (fanout=4)        1.000   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (0.835ns logic, 2.177ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y82.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X60Y82.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X60Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (SLICE_X60Y82.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    SLICE_X60Y82.CI      net (fanout=2)        0.103   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>
    SLICE_X60Y82.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.013ns logic, 0.103ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.541ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X43Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.459ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y84.C3      net (fanout=3)        3.926   user_mac_addr<3>
    SLICE_X43Y84.CMUX    Tilo                  0.179   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X43Y84.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X43Y84.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.236ns logic, 4.305ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X43Y84.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.011ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y84.C3      net (fanout=3)        3.926   user_mac_addr<3>
    SLICE_X43Y84.C       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X43Y84.CLK     net (fanout=2)        0.235   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (0.828ns logic, 4.161ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X43Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.506ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.506ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y84.C3      net (fanout=3)        1.840   user_mac_addr<3>
    SLICE_X43Y84.CMUX    Tilo                  0.078   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X43Y84.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X43Y84.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (0.519ns logic, 1.987ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X43Y84.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.337ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.337ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y84.C3      net (fanout=3)        1.840   user_mac_addr<3>
    SLICE_X43Y84.C       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X43Y84.CLK     net (fanout=2)        0.097   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.400ns logic, 1.937ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.026ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.974ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y87.A5      net (fanout=3)        3.499   user_mac_addr<2>
    SLICE_X40Y87.AMUX    Tilo                  0.196   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X40Y87.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X40Y87.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.148ns logic, 3.878ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y87.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.259ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y87.A5      net (fanout=3)        3.499   user_mac_addr<2>
    SLICE_X40Y87.A       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X40Y87.CLK     net (fanout=2)        0.476   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (0.766ns logic, 3.975ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.321ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.321ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y87.A5      net (fanout=3)        1.729   user_mac_addr<2>
    SLICE_X40Y87.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X40Y87.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X40Y87.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.445ns logic, 1.876ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.264ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.264ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y87.A5      net (fanout=3)        1.729   user_mac_addr<2>
    SLICE_X40Y87.A       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X40Y87.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.346ns logic, 1.918ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.733ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.267ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y86.A5      net (fanout=3)        4.074   user_mac_addr<1>
    SLICE_X41Y86.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X41Y86.SR      net (fanout=2)        0.475   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X41Y86.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.733ns (1.184ns logic, 4.549ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y86.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.697ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.303ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y86.A5      net (fanout=3)        4.074   user_mac_addr<1>
    SLICE_X41Y86.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X41Y86.CLK     net (fanout=2)        0.467   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (0.762ns logic, 4.541ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y86.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.573ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.573ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y86.A5      net (fanout=3)        1.928   user_mac_addr<1>
    SLICE_X41Y86.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X41Y86.SR      net (fanout=2)        0.183   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X41Y86.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.462ns logic, 2.111ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y86.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.457ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.457ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y86.A5      net (fanout=3)        1.928   user_mac_addr<1>
    SLICE_X41Y86.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X41Y86.CLK     net (fanout=2)        0.186   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.343ns logic, 2.114ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.444ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X63Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.556ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X59Y83.B1      net (fanout=3)        4.449   user_mac_addr<0>
    SLICE_X59Y83.BMUX    Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<11>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X63Y92.SR      net (fanout=2)        0.760   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X63Y92.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (1.235ns logic, 5.209ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X63Y92.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.959ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X59Y83.B1      net (fanout=3)        4.449   user_mac_addr<0>
    SLICE_X59Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<11>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X63Y92.CLK     net (fanout=2)        0.783   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (0.809ns logic, 5.232ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X63Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.928ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.928ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X59Y83.B1      net (fanout=3)        2.134   user_mac_addr<0>
    SLICE_X59Y83.BMUX    Tilo                  0.075   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<11>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X63Y92.SR      net (fanout=2)        0.295   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X63Y92.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.499ns logic, 2.429ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X63Y92.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.830ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.830ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X59Y83.B1      net (fanout=3)        2.134   user_mac_addr<0>
    SLICE_X59Y83.B       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<11>
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X63Y92.CLK     net (fanout=2)        0.313   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.383ns logic, 2.447ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.923ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y47.A5      net (fanout=5)        0.757   system/regs_from_ipbus<11><12>
    SLICE_X24Y47.AMUX    Tilo                  0.196   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X24Y47.SR      net (fanout=2)        0.379   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X24Y47.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.787ns logic, 1.136ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.357ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y47.A5      net (fanout=5)        0.757   system/regs_from_ipbus<11><12>
    SLICE_X24Y47.A       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X24Y47.CLK     net (fanout=2)        0.481   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.405ns logic, 1.238ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y47.A5      net (fanout=5)        0.300   system/regs_from_ipbus<11><12>
    SLICE_X24Y47.AMUX    Tilo                  0.079   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X24Y47.SR      net (fanout=2)        0.147   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X24Y47.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.231ns logic, 0.447ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.628ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Source Clock:         user_wb_mosi[0]_wb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y47.A5      net (fanout=5)        0.300   system/regs_from_ipbus<11><12>
    SLICE_X24Y47.A       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X24Y47.CLK     net (fanout=2)        0.196   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.132ns logic, 0.496ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.249ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.751ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y82.A5      net (fanout=3)        3.700   user_mac_addr<1>
    SLICE_X40Y82.AMUX    Tilo                  0.196   system/sfp_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X43Y82.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X43Y82.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (1.187ns logic, 4.062ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y82.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.305ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y82.A5      net (fanout=3)        3.700   user_mac_addr<1>
    SLICE_X40Y82.A       Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X43Y82.CLK     net (fanout=2)        0.233   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (0.762ns logic, 3.933ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y82.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.386ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.386ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y82.A5      net (fanout=3)        1.784   user_mac_addr<1>
    SLICE_X40Y82.AMUX    Tilo                  0.079   system/sfp_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X43Y82.SR      net (fanout=2)        0.139   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X43Y82.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.463ns logic, 1.923ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y82.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.226ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.226ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y82.A5      net (fanout=3)        1.784   user_mac_addr<1>
    SLICE_X40Y82.A       Tilo                  0.034   system/sfp_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X43Y82.CLK     net (fanout=2)        0.099   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.343ns logic, 1.883ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.530ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.470ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y84.B1      net (fanout=3)        4.036   user_mac_addr<3>
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X41Y84.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X41Y84.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (1.254ns logic, 4.276ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y84.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.901ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y84.B1      net (fanout=3)        4.036   user_mac_addr<3>
    SLICE_X41Y84.B       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X41Y84.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (0.828ns logic, 4.271ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.485ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.485ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y84.B1      net (fanout=3)        1.878   user_mac_addr<3>
    SLICE_X41Y84.BMUX    Tilo                  0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X41Y84.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X41Y84.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.516ns logic, 1.969ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y84.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.375ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.375ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y84.B1      net (fanout=3)        1.878   user_mac_addr<3>
    SLICE_X41Y84.B       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X41Y84.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.400ns logic, 1.975ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.135ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.865ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y83.B3      net (fanout=3)        3.491   user_mac_addr<2>
    SLICE_X38Y83.BMUX    Tilo                  0.186   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X39Y86.SR      net (fanout=2)        0.463   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X39Y86.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (1.181ns logic, 3.954ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y86.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.257ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y83.B3      net (fanout=3)        3.491   user_mac_addr<2>
    SLICE_X38Y83.B       Tilo                  0.068   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X39Y86.CLK     net (fanout=2)        0.486   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.766ns logic, 3.977ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y86.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.365ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.365ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y83.B3      net (fanout=3)        1.720   user_mac_addr<2>
    SLICE_X38Y83.BMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X39Y86.SR      net (fanout=2)        0.179   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X39Y86.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.466ns logic, 1.899ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y86.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.261ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.261ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y83.B3      net (fanout=3)        1.720   user_mac_addr<2>
    SLICE_X38Y83.B       Tilo                  0.034   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X39Y86.CLK     net (fanout=2)        0.195   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (0.346ns logic, 1.915ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.337ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X56Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.663ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.337ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y81.A5      net (fanout=3)        3.549   user_mac_addr<0>
    SLICE_X43Y81.AMUX    Tilo                  0.193   system/fmc1_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X56Y81.SR      net (fanout=2)        0.600   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X56Y81.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (1.188ns logic, 4.149ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X56Y81.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.044ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.956ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y81.A5      net (fanout=3)        3.549   user_mac_addr<0>
    SLICE_X43Y81.A       Tilo                  0.068   system/fmc1_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X56Y81.CLK     net (fanout=2)        0.598   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (0.809ns logic, 4.147ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X56Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.456ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.456ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y81.A5      net (fanout=3)        1.671   user_mac_addr<0>
    SLICE_X43Y81.AMUX    Tilo                  0.078   system/fmc1_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X56Y81.SR      net (fanout=2)        0.304   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X56Y81.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (0.481ns logic, 1.975ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X56Y81.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.365ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.365ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X43Y81.A5      net (fanout=3)        1.671   user_mac_addr<0>
    SLICE_X43Y81.A       Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X56Y81.CLK     net (fanout=2)        0.311   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.383ns logic, 1.982ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|       575672|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      3.697ns|            0|            0|         2456|       573198|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     12.264ns|          N/A|            0|            0|       137537|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.789ns|          N/A|            0|            0|       337368|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     12.511ns|          N/A|            0|            0|        98293|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.444ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.541ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.026ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.733ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      6.444ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.923ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      5.249ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.530ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      5.135ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.337ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.194ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.194ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.199ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out1_p                 |      6.250ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_cdce_out1_n                |      6.250ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   14.789|         |         |         |
clk125_2_p     |   14.789|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   14.789|         |         |         |
clk125_2_p     |   14.789|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.436|    1.436|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.321|    1.321|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.118|    1.118|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.386|    1.386|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.777|         |         |         |
xpoint1_clk1_p |    4.777|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.777|         |         |         |
xpoint1_clk1_p |    4.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 693472 paths, 0 nets, and 53041 connections

Design statistics:
   Minimum period:  14.789ns{1}   (Maximum frequency:  67.618MHz)
   Maximum path delay from/to any node:   6.444ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 03 11:30:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 748 MB



