// Seed: 3644910396
module module_0;
  logic id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  input wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input logic [7:0] id_1;
  logic id_7 = id_1[-1][1 : 1'b0];
  assign id_3[1'd0&id_4] = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
endmodule
