

================================================================
== Vivado HLS Report for 'flattening_layer'
================================================================
* Date:           Thu Apr 13 01:11:50 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.508|        0.12|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  421|  421|  421|  421|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  420|  420|        42|          -|          -|    10|    no    |
        | + Loop 1.1      |   40|   40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit1" [lib/flat.cpp:12]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%f_0 = phi i4 [ 0, %0 ], [ %f, %.loopexit1.loopexit ]"   --->   Operation 7 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%index_0 = phi i8 [ 0, %0 ], [ %index, %.loopexit1.loopexit ]"   --->   Operation 8 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %f_0, -6" [lib/flat.cpp:12]   --->   Operation 9 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%f = add i4 %f_0, 1" [lib/flat.cpp:12]   --->   Operation 11 'add' 'f' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %5, label %1" [lib/flat.cpp:12]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%index = add i8 %index_0, 16" [lib/flat.cpp:17]   --->   Operation 13 'add' 'index' <Predicate = (!icmp_ln12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %f_0, i2 0)" [lib/flat.cpp:16]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %tmp to i7" [lib/flat.cpp:13]   --->   Operation 15 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [lib/flat.cpp:13]   --->   Operation 16 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [lib/flat.cpp:19]   --->   Operation 17 'ret' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%index_1 = phi i8 [ %index_0, %1 ], [ %add_ln17, %.loopexit.loopexit ]" [lib/flat.cpp:17]   --->   Operation 18 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %1 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %r_0, -4" [lib/flat.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [lib/flat.cpp:13]   --->   Operation 22 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.loopexit1.loopexit, label %2" [lib/flat.cpp:13]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln17 = add i8 %index_1, 4" [lib/flat.cpp:17]   --->   Operation 24 'add' 'add_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %r_0 to i7" [lib/flat.cpp:16]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln16 = add i7 %zext_ln16, %zext_ln13" [lib/flat.cpp:16]   --->   Operation 26 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln16, i2 0)" [lib/flat.cpp:14]   --->   Operation 27 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br label %3" [lib/flat.cpp:14]   --->   Operation 28 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 29 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%index_2 = phi i8 [ %index_1, %2 ], [ %add_ln17_1, %4 ]" [lib/flat.cpp:17]   --->   Operation 30 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %2 ], [ %c, %4 ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %c_0, -4" [lib/flat.cpp:14]   --->   Operation 32 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 33 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [lib/flat.cpp:14]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.loopexit.loopexit, label %4" [lib/flat.cpp:14]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %c_0 to i9" [lib/flat.cpp:16]   --->   Operation 36 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln16_1 = add i9 %tmp_15_cast, %zext_ln16_1" [lib/flat.cpp:16]   --->   Operation 37 'add' 'add_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i9 %add_ln16_1 to i64" [lib/flat.cpp:16]   --->   Operation 38 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%pool_features2_addr = getelementptr [160 x float]* @pool_features2, i64 0, i64 %zext_ln16_2" [lib/flat.cpp:16]   --->   Operation 39 'getelementptr' 'pool_features2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%pool_features2_load = load float* %pool_features2_addr, align 4" [lib/flat.cpp:16]   --->   Operation 40 'load' 'pool_features2_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%pool_features2_load = load float* %pool_features2_addr, align 4" [lib/flat.cpp:16]   --->   Operation 42 'load' 'pool_features2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %index_2 to i64" [lib/flat.cpp:16]   --->   Operation 43 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [160 x float]* %flat_array, i64 0, i64 %zext_ln16_3" [lib/flat.cpp:16]   --->   Operation 44 'getelementptr' 'flat_array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (3.25ns)   --->   "store float %pool_features2_load, float* %flat_array_addr, align 4" [lib/flat.cpp:16]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln17_1 = add i8 %index_2, 1" [lib/flat.cpp:17]   --->   Operation 46 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %3" [lib/flat.cpp:14]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pool_features2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln12             (br               ) [ 011111]
f_0                 (phi              ) [ 001000]
index_0             (phi              ) [ 001111]
icmp_ln12           (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
f                   (add              ) [ 011111]
br_ln12             (br               ) [ 000000]
index               (add              ) [ 011111]
tmp                 (bitconcatenate   ) [ 000000]
zext_ln13           (zext             ) [ 000111]
br_ln13             (br               ) [ 001111]
ret_ln19            (ret              ) [ 000000]
index_1             (phi              ) [ 000111]
r_0                 (phi              ) [ 000100]
icmp_ln13           (icmp             ) [ 001111]
empty_16            (speclooptripcount) [ 000000]
r                   (add              ) [ 001111]
br_ln13             (br               ) [ 000000]
add_ln17            (add              ) [ 001111]
zext_ln16           (zext             ) [ 000000]
add_ln16            (add              ) [ 000000]
tmp_15_cast         (bitconcatenate   ) [ 000011]
br_ln14             (br               ) [ 001111]
br_ln0              (br               ) [ 011111]
index_2             (phi              ) [ 000011]
c_0                 (phi              ) [ 000010]
icmp_ln14           (icmp             ) [ 001111]
empty_17            (speclooptripcount) [ 000000]
c                   (add              ) [ 001111]
br_ln14             (br               ) [ 000000]
zext_ln16_1         (zext             ) [ 000000]
add_ln16_1          (add              ) [ 000000]
zext_ln16_2         (zext             ) [ 000000]
pool_features2_addr (getelementptr    ) [ 000001]
br_ln0              (br               ) [ 001111]
pool_features2_load (load             ) [ 000000]
zext_ln16_3         (zext             ) [ 000000]
flat_array_addr     (getelementptr    ) [ 000000]
store_ln16          (store            ) [ 000000]
add_ln17_1          (add              ) [ 001111]
br_ln14             (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_features2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_features2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="pool_features2_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="9" slack="0"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_features2_addr/4 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_features2_load/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="flat_array_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln16_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/5 "/>
</bind>
</comp>

<comp id="65" class="1005" name="f_0_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="1"/>
<pin id="67" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="f_0_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="index_0_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="1"/>
<pin id="78" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_0 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="index_0_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_0/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="index_1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="1"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_1 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="index_1_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_1/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="r_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="1"/>
<pin id="101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="r_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="3" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="index_2_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_2 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="index_2_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="8" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_2/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="c_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="c_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="f_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="index_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln13_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln13_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln17_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln16_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln16_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="1"/>
<pin id="187" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_15_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln14_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="c_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln16_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln16_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="1"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln16_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln16_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln17_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="f_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="242" class="1005" name="index_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="247" class="1005" name="zext_ln13_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="1"/>
<pin id="249" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="255" class="1005" name="r_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="260" class="1005" name="add_ln17_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_15_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="1"/>
<pin id="267" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="273" class="1005" name="c_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="278" class="1005" name="pool_features2_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pool_features2_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln17_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="34" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="34" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="45" pin="3"/><net_sink comp="58" pin=1"/></net>

<net id="64"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="97"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="88" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="69" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="69" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="80" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="69" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="103" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="103" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="91" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="103" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="125" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="125" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="125" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="226"><net_src comp="110" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="232"><net_src comp="110" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="138" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="250"><net_src comp="158" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="258"><net_src comp="168" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="263"><net_src comp="174" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="268"><net_src comp="189" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="276"><net_src comp="203" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="281"><net_src comp="38" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="286"><net_src comp="228" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {5 }
 - Input state : 
	Port: flattening_layer : pool_features2 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln12 : 1
		f : 1
		br_ln12 : 2
		index : 1
		tmp : 1
		zext_ln13 : 2
	State 3
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		add_ln17 : 1
		zext_ln16 : 1
		add_ln16 : 2
		tmp_15_cast : 3
	State 4
		icmp_ln14 : 1
		c : 1
		br_ln14 : 2
		zext_ln16_1 : 1
		add_ln16_1 : 2
		zext_ln16_2 : 3
		pool_features2_addr : 4
		pool_features2_load : 5
	State 5
		flat_array_addr : 1
		store_ln16 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      f_fu_138      |    0    |    13   |
|          |    index_fu_144    |    0    |    15   |
|          |      r_fu_168      |    0    |    12   |
|    add   |   add_ln17_fu_174  |    0    |    15   |
|          |   add_ln16_fu_184  |    0    |    15   |
|          |      c_fu_203      |    0    |    12   |
|          |  add_ln16_1_fu_213 |    0    |    15   |
|          |  add_ln17_1_fu_228 |    0    |    15   |
|----------|--------------------|---------|---------|
|          |  icmp_ln12_fu_132  |    0    |    9    |
|   icmp   |  icmp_ln13_fu_162  |    0    |    9    |
|          |  icmp_ln14_fu_197  |    0    |    9    |
|----------|--------------------|---------|---------|
|bitconcatenate|     tmp_fu_150     |    0    |    0    |
|          | tmp_15_cast_fu_189 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln13_fu_158  |    0    |    0    |
|          |  zext_ln16_fu_180  |    0    |    0    |
|   zext   | zext_ln16_1_fu_209 |    0    |    0    |
|          | zext_ln16_2_fu_218 |    0    |    0    |
|          | zext_ln16_3_fu_223 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   139   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln17_1_reg_283    |    8   |
|      add_ln17_reg_260     |    8   |
|        c_0_reg_121        |    3   |
|         c_reg_273         |    3   |
|         f_0_reg_65        |    4   |
|         f_reg_237         |    4   |
|       index_0_reg_76      |    8   |
|       index_1_reg_88      |    8   |
|      index_2_reg_110      |    8   |
|       index_reg_242       |    8   |
|pool_features2_addr_reg_278|    8   |
|         r_0_reg_99        |    3   |
|         r_reg_255         |    3   |
|    tmp_15_cast_reg_265    |    9   |
|     zext_ln13_reg_247     |    7   |
+---------------------------+--------+
|           Total           |   92   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   8  |   16   ||    9    |
|  index_0_reg_76  |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   92   |   157  |
+-----------+--------+--------+--------+
