# Older Digital Training
## 1. [Task 1 : Linux Terminal](older_digital_training/chapter_00001.md)
  - Introduction
  - Commonly used commands
## 2. [Task 2 : Introduction To Git](older_digital_training/chapter_00002.md)
  - Introduction
  - Commonly used git commands
## 3. [Task 3 : Digital Circuit Components](older_digital_training/chapter_00003.md)
  - NOT Gate
  - AND Gate
  - OR Gate
  - XOR Gate
  - NAND Gate
  - NOR Gate
  - XNOR Gate
  - Exercise
## 4. [Task 4 : Vi IMproved (VIM)](older_digital_training/chapter_00004.md)
  - Introduction
  - Install
  - Simple Exercise
  - Study Materials
## 5. [Task 5 : Icarus Verilog](older_digital_training/chapter_00005.md)
  - Introduction
  - Install
  - Simple Exercise
## 6. [Task 6 : GNU Make](older_digital_training/chapter_00006.md)
  - Introduction
  - Install
  - Simple Exercise
## 7. [Task 7 : Xilinx Vivado](older_digital_training/chapter_00007.md)
  - Introduction
  - Install
  - Simple Exercise
## 8. [Task 8 : Simple SystemVerilog Exercises](older_digital_training/chapter_00008.md)
  - Self Study
  - Datatypes
  - Data Types: logic and bit
  - Data Types: integer and byte
  - Strings
## 9. [Task 9 : Simple SystemVerilog Exercises](older_digital_training/chapter_00009.md)
  - Self Study
  - Enumeration
  - Arrays
  - Packed Arrays
  - Unpacked Arrays
  - Dynamic Arrays
  - Associative Arrays
  - Array Manipulation
  - Queue
## 10. [Task 10 : Simple SystemVerilog Exercises](older_digital_training/chapter_00010.md)
  - Self Study
  - Structs
  - Typedef and Alias
  - Control Flow and Loops
  - While and Do-While Loops
  - Foreach Loop
  - Forever Loop
  - Repeat Loop
  - Break and Continue
## 11. [Task 11 : Simple SystemVerilog Exercises](older_digital_training/chapter_00011.md)
  - Self Study
  - Unique and Priority Constructs
  - Blocking and Non-blocking Assignments
  - Events and Sensitivity
  - Functions
  - Tasks
  - Threads and Fork-Join
  - Fork-Join Any and None
  - Disabling Fork Blocks
  - Wait-Fork and Timing Control
## 12. [Task 12 : Simple SystemVerilog Exercises](older_digital_training/chapter_00012.md)
  - Self Study
  - Interprocess Communication
  - Semaphore
  - Mailbox
  - Interface
  - Interface Intro
  - Interface Bundles
  - Modport
## 13. [Task 13 : Simple SystemVerilog Exercises](older_digital_training/chapter_00013.md)
  - Self Study
  - Class
  - Class Handle/Object
  - Class Constructor
  - `this` Keyword
  - `super` Keyword
  - `typedef` Class
  - Inheritance
  - Polymorphism
## 14. [Task 14 : Simple SystemVerilog Exercises](older_digital_training/chapter_00014.md)
  - Self Study
  - Virtual Methods
  - Static Variables/Functions
  - Copying Objects
  - Parameterized Classes
  - `extern`
  - Local Access Level
  - Abstract Class
  - Randomization
## 15. [Task 15 : Simple SystemVerilog Exercises](older_digital_training/chapter_00015.md)
  - Self Study
  - Constraints
  - Random Variables
  - Constraint Blocks
  - Array Randomization
  - Constraint Examples
  - `inside` Constraint
  - Implication Constraint
  - `foreach` Constraint
## 16. [Task 16 : Simple SystemVerilog Exercises](older_digital_training/chapter_00016.md)
  - Self Study
  - `solve` before
  - Static Constraints
  - Randomization Methods
  - Inline Constraints
  - Soft Constraints
  - Disable Constraints
  - Disable Randomization
  - `randcase`
## 17. [Task 17 : Simple SystemVerilog Exercises](older_digital_training/chapter_00017.md)
  - Self Study
  - Program Block
  - Dynamic Cast
  - Package
  - Command Line Input
  - File I/O
  - Scope Resolution Operator
## 18. [Task 18 : Simple SystemVerilog Exercises](older_digital_training/chapter_00018.md)
  - Self Study
  - Functional Coverage
  - Covergroup and Coverpoint
  - Coverpoint Bins
  - Assertions
  - Immediate Assertions
  - Concurrent Assertions
  - Sequence (`rose`, `fell`, `stable`)
  - Assertions with Time Delay
## 19. [Task 19 : Testbench Example](older_digital_training/chapter_00019.md)
  - Documentation
  - RTL
  - Testbench
## 20. [Task 20 : Gray To Binary Code Converter](older_digital_training/chapter_00020.md)
  - Self Study
  - Design
  - Testbench
## 21. [Task 20 : Gray To Binary Code Converter](older_digital_training/chapter_00021.md)
  - Self Study
  - Design
  - Testbench
## 22. [Task 21 : Multiplexer](older_digital_training/chapter_00022.md)
  - Self Study
  - Design
  - Testbench
## 23. [Task 22 : Demultiplexer](older_digital_training/chapter_00023.md)
  - Self Study
  - Design
  - Testbench
## 24. [Task 24 : Decoder](older_digital_training/chapter_00024.md)
  - Self Study
  - Design
  - Testbench
## 25. [Task 24 : Decoder](older_digital_training/chapter_00025.md)
  - Self Study
  - Design
  - Testbench
## 26. [Task 26 : Moore Sequence Detector](older_digital_training/chapter_00026.md)
  - Self Study
  - Design
  - Testbench
## 27. [Task 26 : Moore Sequence Detector](older_digital_training/chapter_00027.md)
  - Self Study
  - Design
  - Testbench
## 28. [Task 27 : Synchronous FIFO](older_digital_training/chapter_00028.md)
  - Self Study
  - Design
  - Testbench
## 29. [Task 28 : Asynchronous FIFO](older_digital_training/chapter_00029.md)
  - Self Study
  - Design
  - Testbench

