-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_FIR_Decimator.vhd
-- Created: 2024-10-04 16:56:23
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_FIR_Decimator
-- Source Path: HDLRx/full_rx/rx_demodulator_full/decimator/FIR Decimator
-- Hierarchy Level: 3
-- Model version: 1.104
-- 
-- HDL FIR Decimation
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_FIR_Decimator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        dataIn_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        validIn                           :   IN    std_logic;
        softReset                         :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        dataOut_im                        :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        validOut                          :   OUT   std_logic
        );
END full_rx_ip_src_FIR_Decimator;


ARCHITECTURE rtl OF full_rx_ip_src_FIR_Decimator IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_FilterBank
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          filterIn_cmplx_re               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          filterIn_cmplx_im               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validIn                         :   IN    std_logic;
          softReset                       :   IN    std_logic;
          filterOut_cmplx_re              :   OUT   std_logic_vector(30 DOWNTO 0);  -- sfix31_En28
          filterOut_cmplx_im              :   OUT   std_logic_vector(30 DOWNTO 0);  -- sfix31_En28
          filterOut_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_FIRDecimInteg
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          filterOut_cmplx_re              :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En28
          filterOut_cmplx_im              :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En28
          filterOut_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          dataOut_im                      :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_FilterBank
    USE ENTITY work.full_rx_ip_src_FilterBank(rtl);

  FOR ALL : full_rx_ip_src_FIRDecimInteg
    USE ENTITY work.full_rx_ip_src_FIRDecimInteg(rtl);

  -- Signals
  SIGNAL filterOut_cmplx_re               : std_logic_vector(30 DOWNTO 0);  -- ufix31
  SIGNAL filterOut_cmplx_im               : std_logic_vector(30 DOWNTO 0);  -- ufix31
  SIGNAL filterOut_vld                    : std_logic;
  SIGNAL dataOut_re_tmp                   : std_logic_vector(13 DOWNTO 0);  -- ufix14
  SIGNAL dataOut_im_tmp                   : std_logic_vector(13 DOWNTO 0);  -- ufix14

BEGIN
  u_FilterBank : full_rx_ip_src_FilterBank
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              filterIn_cmplx_re => dataIn_re,  -- sfix16_En14
              filterIn_cmplx_im => dataIn_im,  -- sfix16_En14
              validIn => validIn,
              softReset => softReset,
              filterOut_cmplx_re => filterOut_cmplx_re,  -- sfix31_En28
              filterOut_cmplx_im => filterOut_cmplx_im,  -- sfix31_En28
              filterOut_vld => filterOut_vld
              );

  u_FirDecimInteg : full_rx_ip_src_FIRDecimInteg
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              filterOut_cmplx_re => filterOut_cmplx_re,  -- sfix31_En28
              filterOut_cmplx_im => filterOut_cmplx_im,  -- sfix31_En28
              filterOut_vld => filterOut_vld,
              softReset => softReset,
              dataOut_re => dataOut_re_tmp,  -- sfix14_En12
              dataOut_im => dataOut_im_tmp,  -- sfix14_En12
              validOut => validOut
              );

  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

END rtl;

