###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Mon Oct 17 03:56:56 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 200 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports rst_ni]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {en_ifetch_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {en_ifetch_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {en_ifetch_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {en_ifetch_i[0]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[108]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[107]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[106]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[105]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[104]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[103]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[102]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[101]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[100]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[99]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[98]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[97]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[96]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[95]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[94]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[93]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[92]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[91]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[90]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[89]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[88]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[87]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[86]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[85]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[84]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[83]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[82]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[81]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[80]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[79]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[78]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[77]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[76]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[75]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[74]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[73]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[72]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[71]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[70]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[69]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[68]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[67]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[66]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[65]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[64]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[63]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[62]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[61]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[60]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[59]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[58]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[57]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[56]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[55]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[54]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[53]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[52]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[51]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[50]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[49]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[48]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[47]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[46]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[45]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[44]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[43]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[42]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[41]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[40]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[39]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[38]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[37]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[36]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[35]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[34]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[33]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[32]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[31]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[30]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[29]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[28]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[27]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[26]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[25]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[24]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[23]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[22]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[21]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[20]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[19]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[18]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[17]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[16]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[15]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[14]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[13]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[12]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[11]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[10]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[9]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[8]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[7]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[6]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[5]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[4]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[0]}]
set_load -pin_load 5.078 [get_ports {tl_o[65]}]
set_load -pin_load 5.078 [get_ports {tl_o[64]}]
set_load -pin_load 5.078 [get_ports {tl_o[63]}]
set_load -pin_load 5.078 [get_ports {tl_o[62]}]
set_load -pin_load 5.078 [get_ports {tl_o[61]}]
set_load -pin_load 5.078 [get_ports {tl_o[60]}]
set_load -pin_load 5.078 [get_ports {tl_o[59]}]
set_load -pin_load 5.078 [get_ports {tl_o[58]}]
set_load -pin_load 5.078 [get_ports {tl_o[57]}]
set_load -pin_load 5.078 [get_ports {tl_o[56]}]
set_load -pin_load 5.078 [get_ports {tl_o[55]}]
set_load -pin_load 5.078 [get_ports {tl_o[54]}]
set_load -pin_load 5.078 [get_ports {tl_o[53]}]
set_load -pin_load 5.078 [get_ports {tl_o[52]}]
set_load -pin_load 5.078 [get_ports {tl_o[51]}]
set_load -pin_load 5.078 [get_ports {tl_o[50]}]
set_load -pin_load 5.078 [get_ports {tl_o[49]}]
set_load -pin_load 5.078 [get_ports {tl_o[48]}]
set_load -pin_load 5.078 [get_ports {tl_o[47]}]
set_load -pin_load 5.078 [get_ports {tl_o[46]}]
set_load -pin_load 5.078 [get_ports {tl_o[45]}]
set_load -pin_load 5.078 [get_ports {tl_o[44]}]
set_load -pin_load 5.078 [get_ports {tl_o[43]}]
set_load -pin_load 5.078 [get_ports {tl_o[42]}]
set_load -pin_load 5.078 [get_ports {tl_o[41]}]
set_load -pin_load 5.078 [get_ports {tl_o[40]}]
set_load -pin_load 5.078 [get_ports {tl_o[39]}]
set_load -pin_load 5.078 [get_ports {tl_o[38]}]
set_load -pin_load 5.078 [get_ports {tl_o[37]}]
set_load -pin_load 5.078 [get_ports {tl_o[36]}]
set_load -pin_load 5.078 [get_ports {tl_o[35]}]
set_load -pin_load 5.078 [get_ports {tl_o[34]}]
set_load -pin_load 5.078 [get_ports {tl_o[33]}]
set_load -pin_load 5.078 [get_ports {tl_o[32]}]
set_load -pin_load 5.078 [get_ports {tl_o[31]}]
set_load -pin_load 5.078 [get_ports {tl_o[30]}]
set_load -pin_load 5.078 [get_ports {tl_o[29]}]
set_load -pin_load 5.078 [get_ports {tl_o[28]}]
set_load -pin_load 5.078 [get_ports {tl_o[27]}]
set_load -pin_load 5.078 [get_ports {tl_o[26]}]
set_load -pin_load 5.078 [get_ports {tl_o[25]}]
set_load -pin_load 5.078 [get_ports {tl_o[24]}]
set_load -pin_load 5.078 [get_ports {tl_o[23]}]
set_load -pin_load 5.078 [get_ports {tl_o[22]}]
set_load -pin_load 5.078 [get_ports {tl_o[21]}]
set_load -pin_load 5.078 [get_ports {tl_o[20]}]
set_load -pin_load 5.078 [get_ports {tl_o[19]}]
set_load -pin_load 5.078 [get_ports {tl_o[18]}]
set_load -pin_load 5.078 [get_ports {tl_o[17]}]
set_load -pin_load 5.078 [get_ports {tl_o[16]}]
set_load -pin_load 5.078 [get_ports {tl_o[15]}]
set_load -pin_load 5.078 [get_ports {tl_o[14]}]
set_load -pin_load 5.078 [get_ports {tl_o[13]}]
set_load -pin_load 5.078 [get_ports {tl_o[12]}]
set_load -pin_load 5.078 [get_ports {tl_o[11]}]
set_load -pin_load 5.078 [get_ports {tl_o[10]}]
set_load -pin_load 5.078 [get_ports {tl_o[9]}]
set_load -pin_load 5.078 [get_ports {tl_o[8]}]
set_load -pin_load 5.078 [get_ports {tl_o[7]}]
set_load -pin_load 5.078 [get_ports {tl_o[6]}]
set_load -pin_load 5.078 [get_ports {tl_o[5]}]
set_load -pin_load 5.078 [get_ports {tl_o[4]}]
set_load -pin_load 5.078 [get_ports {tl_o[3]}]
set_load -pin_load 5.078 [get_ports {tl_o[2]}]
set_load -pin_load 5.078 [get_ports {tl_o[1]}]
set_load -pin_load 5.078 [get_ports {tl_o[0]}]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_sram]
create_clock [get_ports clk_i]  -period 40000  -waveform {0 20000}
set_clock_latency 500  [get_clocks clk_i]
set_clock_uncertainty -setup 250  [get_clocks clk_i]
set_clock_uncertainty -hold 150  [get_clocks clk_i]
set_clock_transition -max -rise 200 [get_clocks clk_i]
set_clock_transition -max -fall 200 [get_clocks clk_i]
set_clock_transition -min -rise 200 [get_clocks clk_i]
set_clock_transition -min -fall 200 [get_clocks clk_i]
create_clock -name virtual_clk  -period 40000  -waveform {0 20000}
set_clock_latency 500  [get_clocks virtual_clk]
set_clock_uncertainty -setup 250  [get_clocks virtual_clk]
set_clock_uncertainty -hold 150  [get_clocks virtual_clk]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]]  -to [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports {en_ifetch_i[3]}] [get_ports {en_ifetch_i[2]}] [get_ports {en_ifetch_i[1]}] [get_ports {en_ifetch_i[0]}] [get_ports {tl_i[108]}] [get_ports {tl_i[107]}] [get_ports {tl_i[106]}] [get_ports {tl_i[105]}] [get_ports {tl_i[104]}] [get_ports {tl_i[103]}] [get_ports {tl_i[102]}] [get_ports {tl_i[101]}] [get_ports {tl_i[100]}] [get_ports {tl_i[99]}] [get_ports {tl_i[98]}] [get_ports {tl_i[97]}] [get_ports {tl_i[96]}] [get_ports {tl_i[95]}] [get_ports {tl_i[94]}] [get_ports {tl_i[93]}] [get_ports {tl_i[92]}] [get_ports {tl_i[91]}] [get_ports {tl_i[90]}] [get_ports {tl_i[89]}] [get_ports {tl_i[88]}] [get_ports {tl_i[87]}] [get_ports {tl_i[86]}] [get_ports {tl_i[85]}] [get_ports {tl_i[84]}] [get_ports {tl_i[83]}] [get_ports {tl_i[82]}] [get_ports {tl_i[81]}] [get_ports {tl_i[80]}] [get_ports {tl_i[79]}] [get_ports {tl_i[78]}] [get_ports {tl_i[77]}] [get_ports {tl_i[76]}] [get_ports {tl_i[75]}] [get_ports {tl_i[74]}] [get_ports {tl_i[73]}] [get_ports {tl_i[72]}] [get_ports {tl_i[71]}] [get_ports {tl_i[70]}] [get_ports {tl_i[69]}] [get_ports {tl_i[68]}] [get_ports {tl_i[67]}] [get_ports {tl_i[66]}] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]  -to [list [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports {en_ifetch_i[3]}] [get_ports {en_ifetch_i[2]}] [get_ports {en_ifetch_i[1]}] [get_ports {en_ifetch_i[0]}] [get_ports {tl_i[108]}] [get_ports {tl_i[107]}] [get_ports {tl_i[106]}] [get_ports {tl_i[105]}] [get_ports {tl_i[104]}] [get_ports {tl_i[103]}] [get_ports {tl_i[102]}] [get_ports {tl_i[101]}] [get_ports {tl_i[100]}] [get_ports {tl_i[99]}] [get_ports {tl_i[98]}] [get_ports {tl_i[97]}] [get_ports {tl_i[96]}] [get_ports {tl_i[95]}] [get_ports {tl_i[94]}] [get_ports {tl_i[93]}] [get_ports {tl_i[92]}] [get_ports {tl_i[91]}] [get_ports {tl_i[90]}] [get_ports {tl_i[89]}] [get_ports {tl_i[88]}] [get_ports {tl_i[87]}] [get_ports {tl_i[86]}] [get_ports {tl_i[85]}] [get_ports {tl_i[84]}] [get_ports {tl_i[83]}] [get_ports {tl_i[82]}] [get_ports {tl_i[81]}] [get_ports {tl_i[80]}] [get_ports {tl_i[79]}] [get_ports {tl_i[78]}] [get_ports {tl_i[77]}] [get_ports {tl_i[76]}] [get_ports {tl_i[75]}] [get_ports {tl_i[74]}] [get_ports {tl_i[73]}] [get_ports {tl_i[72]}] [get_ports {tl_i[71]}] [get_ports {tl_i[70]}] [get_ports {tl_i[69]}] [get_ports {tl_i[68]}] [get_ports {tl_i[67]}] [get_ports {tl_i[66]}] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
set_input_delay -clock virtual_clk  -max 100  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -min 50  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -max 100  [get_ports {en_ifetch_i[3]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {en_ifetch_i[3]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {en_ifetch_i[2]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {en_ifetch_i[2]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {en_ifetch_i[1]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {en_ifetch_i[1]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {en_ifetch_i[0]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {en_ifetch_i[0]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[108]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[108]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[107]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[107]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[106]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[106]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[105]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[105]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[104]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[104]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[103]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[103]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[102]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[102]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[101]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[101]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[100]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[100]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[99]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[99]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[98]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[98]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[97]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[97]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[96]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[96]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[95]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[95]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[94]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[94]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[93]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[93]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[92]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[92]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[91]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[91]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[90]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[90]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[89]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[89]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[88]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[88]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[87]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[87]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[86]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[86]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[85]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[85]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[84]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[84]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[83]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[83]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[82]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[82]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[81]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[81]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[80]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[80]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[79]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[79]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[78]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[78]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[77]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[77]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[76]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[76]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[75]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[75]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[74]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[74]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[73]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[73]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[72]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[72]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[71]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[71]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[70]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[70]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[69]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[69]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[68]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[68]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[67]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[67]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[66]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[66]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[0]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[0]}]
#set_load 2.55876  [get_nets rst_ni]
#set_resistance 0.226324  [get_nets rst_ni]
#set_load 0.188631  [get_nets {en_ifetch_i[3]}]
#set_resistance 0.028469  [get_nets {en_ifetch_i[3]}]
#set_load 0.206261  [get_nets {en_ifetch_i[2]}]
#set_resistance 0.0309284  [get_nets {en_ifetch_i[2]}]
#set_load 0.197494  [get_nets {en_ifetch_i[1]}]
#set_resistance 0.0296139  [get_nets {en_ifetch_i[1]}]
#set_load 0.176259  [get_nets {en_ifetch_i[0]}]
#set_resistance 0.0266069  [get_nets {en_ifetch_i[0]}]
#set_load 0.710034  [get_nets {tl_i[61]}]
#set_resistance 0.0971619  [get_nets {tl_i[61]}]
#set_load 1.12309  [get_nets {tl_i[60]}]
#set_resistance 0.127842  [get_nets {tl_i[60]}]
#set_load 0.265344  [get_nets {tl_o[65]}]
#set_resistance 0.0398715  [get_nets {tl_o[65]}]
#set_load 0.399164  [get_nets {tl_o[62]}]
#set_resistance 0.0588161  [get_nets {tl_o[62]}]
#set_load 0.446222  [get_nets {tl_o[58]}]
#set_resistance 0.0661103  [get_nets {tl_o[58]}]
#set_load 0.599349  [get_nets {tl_o[57]}]
#set_resistance 0.0848127  [get_nets {tl_o[57]}]
#set_load 0.0357651  [get_nets {tl_o[56]}]
#set_resistance 0.0053617  [get_nets {tl_o[56]}]
#set_load 0.0368639  [get_nets {tl_o[55]}]
#set_resistance 0.00554951  [get_nets {tl_o[55]}]
#set_load 0.185598  [get_nets {tl_o[54]}]
#set_resistance 0.0273202  [get_nets {tl_o[54]}]
#set_load 0.217509  [get_nets {tl_o[53]}]
#set_resistance 0.0317928  [get_nets {tl_o[53]}]
#set_load 0.133567  [get_nets {tl_o[52]}]
#set_resistance 0.019788  [get_nets {tl_o[52]}]
#set_load 0.167111  [get_nets {tl_o[51]}]
#set_resistance 0.0252551  [get_nets {tl_o[51]}]
#set_load 0.13165  [get_nets {tl_o[50]}]
#set_resistance 0.0190795  [get_nets {tl_o[50]}]
#set_load 0.275435  [get_nets {tl_o[49]}]
#set_resistance 0.0399318  [get_nets {tl_o[49]}]
#set_load 0.254551  [get_nets {tl_o[47]}]
#set_resistance 0.0359939  [get_nets {tl_o[47]}]
#set_load 0.0426825  [get_nets {tl_o[46]}]
#set_resistance 0.00626732  [get_nets {tl_o[46]}]
#set_load 0.346646  [get_nets {tl_o[45]}]
#set_resistance 0.0499201  [get_nets {tl_o[45]}]
#set_load 0.133734  [get_nets {tl_o[44]}]
#set_resistance 0.0196247  [get_nets {tl_o[44]}]
#set_load 0.262959  [get_nets {tl_o[43]}]
#set_resistance 0.0377583  [get_nets {tl_o[43]}]
#set_load 0.191022  [get_nets {tl_o[42]}]
#set_resistance 0.0275959  [get_nets {tl_o[42]}]
#set_load 0.107147  [get_nets {tl_o[41]}]
#set_resistance 0.0154331  [get_nets {tl_o[41]}]
#set_load 0.352534  [get_nets {tl_o[40]}]
#set_resistance 0.0501806  [get_nets {tl_o[40]}]
#set_load 0.208165  [get_nets {tl_o[39]}]
#set_resistance 0.0296186  [get_nets {tl_o[39]}]
#set_load 0.257232  [get_nets {tl_o[38]}]
#set_resistance 0.0378213  [get_nets {tl_o[38]}]
#set_load 0.20633  [get_nets {tl_o[37]}]
#set_resistance 0.0299138  [get_nets {tl_o[37]}]
#set_load 0.483936  [get_nets {tl_o[36]}]
#set_resistance 0.0712537  [get_nets {tl_o[36]}]
#set_load 0.305212  [get_nets {tl_o[35]}]
#set_resistance 0.0438472  [get_nets {tl_o[35]}]
#set_load 0.0779945  [get_nets {tl_o[34]}]
#set_resistance 0.0113743  [get_nets {tl_o[34]}]
#set_load 0.373918  [get_nets {tl_o[33]}]
#set_resistance 0.0530652  [get_nets {tl_o[33]}]
#set_load 0.0796525  [get_nets {tl_o[32]}]
#set_resistance 0.0115534  [get_nets {tl_o[32]}]
#set_load 0.287303  [get_nets {tl_o[31]}]
#set_resistance 0.0408348  [get_nets {tl_o[31]}]
#set_load 0.170454  [get_nets {tl_o[30]}]
#set_resistance 0.0243051  [get_nets {tl_o[30]}]
#set_load 0.344843  [get_nets {tl_o[29]}]
#set_resistance 0.0512481  [get_nets {tl_o[29]}]
#set_load 0.120794  [get_nets {tl_o[28]}]
#set_resistance 0.0177831  [get_nets {tl_o[28]}]
#set_load 0.128438  [get_nets {tl_o[27]}]
#set_resistance 0.0189273  [get_nets {tl_o[27]}]
#set_load 0.111247  [get_nets {tl_o[26]}]
#set_resistance 0.0164584  [get_nets {tl_o[26]}]
#set_load 0.188612  [get_nets {tl_o[25]}]
#set_resistance 0.027313  [get_nets {tl_o[25]}]
#set_load 0.0818549  [get_nets {tl_o[24]}]
#set_resistance 0.0123338  [get_nets {tl_o[24]}]
#set_load 0.033637  [get_nets {tl_o[23]}]
#set_resistance 0.00502754  [get_nets {tl_o[23]}]
#set_load 0.338494  [get_nets {tl_o[22]}]
#set_resistance 0.0493833  [get_nets {tl_o[22]}]
#set_load 0.148946  [get_nets {tl_o[21]}]
#set_resistance 0.0217602  [get_nets {tl_o[21]}]
#set_load 0.215158  [get_nets {tl_o[20]}]
#set_resistance 0.0310468  [get_nets {tl_o[20]}]
#set_load 0.182362  [get_nets {tl_o[19]}]
#set_resistance 0.026546  [get_nets {tl_o[19]}]
#set_load 0.123564  [get_nets {tl_o[18]}]
#set_resistance 0.0176982  [get_nets {tl_o[18]}]
#set_load 0.0839234  [get_nets {tl_o[17]}]
#set_resistance 0.0126442  [get_nets {tl_o[17]}]
#set_load 0.0407809  [get_nets {tl_o[16]}]
#set_resistance 0.00603412  [get_nets {tl_o[16]}]
#set_load 0.696479  [get_nets {tl_o[8]}]
#set_resistance 0.099963  [get_nets {tl_o[8]}]
#set_load 1.17278  [get_nets {tl_o[7]}]
#set_resistance 0.174866  [get_nets {tl_o[7]}]
#set_load 0.515351  [get_nets {tl_o[6]}]
#set_resistance 0.073013  [get_nets {tl_o[6]}]
#set_load 0.823784  [get_nets {tl_o[5]}]
#set_resistance 0.1219  [get_nets {tl_o[5]}]
#set_load 0.367412  [get_nets {tl_o[4]}]
#set_resistance 0.0521618  [get_nets {tl_o[4]}]
#set_load 0.782778  [get_nets {tl_o[3]}]
#set_resistance 0.116328  [get_nets {tl_o[3]}]
#set_load 0.593247  [get_nets {tl_o[2]}]
#set_resistance 0.0854193  [get_nets {tl_o[2]}]
#set_load 0.275987  [get_nets {tl_o[1]}]
#set_resistance 0.0410554  [get_nets {tl_o[1]}]
#set_load 0.506419  [get_nets {tl_o[0]}]
#set_resistance 0.0734635  [get_nets {tl_o[0]}]
#set_load 0.173829  [get_nets rvalid]
#set_resistance 0.0252737  [get_nets rvalid]
#set_load 1.78183  [get_nets wen]
#set_resistance 0.21056  [get_nets wen]
#set_load 0.618988  [get_nets N1]
#set_resistance 0.0891605  [get_nets N1]
#set_load 0.51049  [get_nets n_0_net_]
#set_resistance 0.0688043  [get_nets n_0_net_]
#set_load 0.496509  [get_nets {addr[10]}]
#set_resistance 0.0745425  [get_nets {addr[10]}]
#set_load 0.426935  [get_nets {addr[9]}]
#set_resistance 0.0640291  [get_nets {addr[9]}]
#set_load 0.411004  [get_nets {addr[8]}]
#set_resistance 0.0612268  [get_nets {addr[8]}]
#set_load 0.488528  [get_nets {addr[7]}]
#set_resistance 0.0727393  [get_nets {addr[7]}]
#set_load 0.483901  [get_nets {addr[6]}]
#set_resistance 0.0715996  [get_nets {addr[6]}]
#set_load 0.461716  [get_nets {addr[5]}]
#set_resistance 0.0693327  [get_nets {addr[5]}]
#set_load 0.366437  [get_nets {addr[4]}]
#set_resistance 0.0553365  [get_nets {addr[4]}]
#set_load 0.286766  [get_nets {addr[3]}]
#set_resistance 0.0432374  [get_nets {addr[3]}]
#set_load 0.492349  [get_nets {addr[2]}]
#set_resistance 0.0734053  [get_nets {addr[2]}]
#set_load 0.482275  [get_nets {addr[1]}]
#set_resistance 0.0729168  [get_nets {addr[1]}]
#set_load 0.395703  [get_nets {addr[0]}]
#set_resistance 0.0597773  [get_nets {addr[0]}]
#set_load 0.779033  [get_nets {wdata[31]}]
#set_resistance 0.115258  [get_nets {wdata[31]}]
#set_load 0.474615  [get_nets {wdata[30]}]
#set_resistance 0.0709629  [get_nets {wdata[30]}]
#set_load 0.365822  [get_nets {wdata[29]}]
#set_resistance 0.0550516  [get_nets {wdata[29]}]
#set_load 0.223622  [get_nets {wdata[28]}]
#set_resistance 0.0335214  [get_nets {wdata[28]}]
#set_load 0.674648  [get_nets {wdata[27]}]
#set_resistance 0.101025  [get_nets {wdata[27]}]
#set_load 0.601642  [get_nets {wdata[26]}]
#set_resistance 0.090833  [get_nets {wdata[26]}]
#set_load 0.562421  [get_nets {wdata[25]}]
#set_resistance 0.0823724  [get_nets {wdata[25]}]
#set_load 0.43605  [get_nets {wdata[24]}]
#set_resistance 0.0646239  [get_nets {wdata[24]}]
#set_load 0.555967  [get_nets {wdata[23]}]
#set_resistance 0.081704  [get_nets {wdata[23]}]
#set_load 0.664798  [get_nets {wdata[22]}]
#set_resistance 0.0973691  [get_nets {wdata[22]}]
#set_load 0.570674  [get_nets {wdata[21]}]
#set_resistance 0.0844646  [get_nets {wdata[21]}]
#set_load 0.600095  [get_nets {wdata[20]}]
#set_resistance 0.0875919  [get_nets {wdata[20]}]
#set_load 0.465092  [get_nets {wdata[19]}]
#set_resistance 0.0688698  [get_nets {wdata[19]}]
#set_load 0.573961  [get_nets {wdata[18]}]
#set_resistance 0.0832384  [get_nets {wdata[18]}]
#set_load 0.535612  [get_nets {wdata[17]}]
#set_resistance 0.0786549  [get_nets {wdata[17]}]
#set_load 0.41584  [get_nets {wdata[16]}]
#set_resistance 0.0612059  [get_nets {wdata[16]}]
#set_load 0.346972  [get_nets {wdata[15]}]
#set_resistance 0.0518639  [get_nets {wdata[15]}]
#set_load 0.378922  [get_nets {wdata[14]}]
#set_resistance 0.0554038  [get_nets {wdata[14]}]
#set_load 0.405673  [get_nets {wdata[13]}]
#set_resistance 0.0603825  [get_nets {wdata[13]}]
#set_load 0.31049  [get_nets {wdata[12]}]
#set_resistance 0.0468445  [get_nets {wdata[12]}]
#set_load 0.377074  [get_nets {wdata[11]}]
#set_resistance 0.0565731  [get_nets {wdata[11]}]
#set_load 0.454785  [get_nets {wdata[10]}]
#set_resistance 0.0674589  [get_nets {wdata[10]}]
#set_load 0.481748  [get_nets {wdata[9]}]
#set_resistance 0.0728553  [get_nets {wdata[9]}]
#set_load 0.519688  [get_nets {wdata[8]}]
#set_resistance 0.0776127  [get_nets {wdata[8]}]
#set_load 0.198703  [get_nets {wdata[7]}]
#set_resistance 0.0298375  [get_nets {wdata[7]}]
#set_load 0.247593  [get_nets {wdata[6]}]
#set_resistance 0.0366839  [get_nets {wdata[6]}]
#set_load 0.67322  [get_nets {wdata[5]}]
#set_resistance 0.100037  [get_nets {wdata[5]}]
#set_load 0.326626  [get_nets {wdata[4]}]
#set_resistance 0.0491316  [get_nets {wdata[4]}]
#set_load 0.322756  [get_nets {wdata[3]}]
#set_resistance 0.0472626  [get_nets {wdata[3]}]
#set_load 0.264344  [get_nets {wdata[2]}]
#set_resistance 0.0390213  [get_nets {wdata[2]}]
#set_load 0.475506  [get_nets {wdata[1]}]
#set_resistance 0.0699057  [get_nets {wdata[1]}]
#set_load 0.522928  [get_nets {wdata[0]}]
#set_resistance 0.0788388  [get_nets {wdata[0]}]
#set_load 0.577001  [get_nets {rdata[31]}]
#set_resistance 0.0846981  [get_nets {rdata[31]}]
#set_load 0.30897  [get_nets {rdata[30]}]
#set_resistance 0.0464138  [get_nets {rdata[30]}]
#set_load 0.474423  [get_nets {rdata[29]}]
#set_resistance 0.0705453  [get_nets {rdata[29]}]
#set_load 0.39072  [get_nets {rdata[28]}]
#set_resistance 0.0588645  [get_nets {rdata[28]}]
#set_load 0.4921  [get_nets {rdata[27]}]
#set_resistance 0.0725943  [get_nets {rdata[27]}]
#set_load 0.322812  [get_nets {rdata[26]}]
#set_resistance 0.0483659  [get_nets {rdata[26]}]
#set_load 0.436536  [get_nets {rdata[25]}]
#set_resistance 0.0649492  [get_nets {rdata[25]}]
#set_load 0.5972  [get_nets {rdata[24]}]
#set_resistance 0.087764  [get_nets {rdata[24]}]
#set_load 0.836974  [get_nets {rdata[23]}]
#set_resistance 0.121097  [get_nets {rdata[23]}]
#set_load 0.480162  [get_nets {rdata[22]}]
#set_resistance 0.0723891  [get_nets {rdata[22]}]
#set_load 0.61345  [get_nets {rdata[21]}]
#set_resistance 0.0922989  [get_nets {rdata[21]}]
#set_load 0.531623  [get_nets {rdata[20]}]
#set_resistance 0.0783576  [get_nets {rdata[20]}]
#set_load 0.79342  [get_nets {rdata[19]}]
#set_resistance 0.115435  [get_nets {rdata[19]}]
#set_load 0.71405  [get_nets {rdata[18]}]
#set_resistance 0.104347  [get_nets {rdata[18]}]
#set_load 0.549898  [get_nets {rdata[17]}]
#set_resistance 0.0829327  [get_nets {rdata[17]}]
#set_load 0.196687  [get_nets {rdata[16]}]
#set_resistance 0.0292927  [get_nets {rdata[16]}]
#set_load 0.218324  [get_nets {rdata[15]}]
#set_resistance 0.0317444  [get_nets {rdata[15]}]
#set_load 0.283214  [get_nets {rdata[14]}]
#set_resistance 0.0409359  [get_nets {rdata[14]}]
#set_load 0.626509  [get_nets {rdata[13]}]
#set_resistance 0.0932787  [get_nets {rdata[13]}]
#set_load 0.709051  [get_nets {rdata[12]}]
#set_resistance 0.104818  [get_nets {rdata[12]}]
#set_load 1.05842  [get_nets {rdata[11]}]
#set_resistance 0.154014  [get_nets {rdata[11]}]
#set_load 1.03999  [get_nets {rdata[10]}]
#set_resistance 0.151321  [get_nets {rdata[10]}]
#set_load 0.288932  [get_nets {rdata[9]}]
#set_resistance 0.0423573  [get_nets {rdata[9]}]
#set_load 0.794192  [get_nets {rdata[8]}]
#set_resistance 0.113644  [get_nets {rdata[8]}]
#set_load 1.26003  [get_nets {rdata[7]}]
#set_resistance 0.182958  [get_nets {rdata[7]}]
#set_load 1.65743  [get_nets {rdata[6]}]
#set_resistance 0.240884  [get_nets {rdata[6]}]
#set_load 0.912539  [get_nets {rdata[5]}]
#set_resistance 0.130604  [get_nets {rdata[5]}]
#set_load 1.53759  [get_nets {rdata[4]}]
#set_resistance 0.221663  [get_nets {rdata[4]}]
#set_load 1.01345  [get_nets {rdata[3]}]
#set_resistance 0.145012  [get_nets {rdata[3]}]
#set_load 1.60968  [get_nets {rdata[2]}]
#set_resistance 0.2326  [get_nets {rdata[2]}]
#set_load 1.40563  [get_nets {rdata[1]}]
#set_resistance 0.20379  [get_nets {rdata[1]}]
#set_load 1.24955  [get_nets {rdata[0]}]
#set_resistance 0.180754  [get_nets {rdata[0]}]
#set_load 0.679955  [get_nets u_tlul_adapter_sram_N210]
#set_resistance 0.0965062  [get_nets u_tlul_adapter_sram_N210]
#set_load 0.505222  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.073152  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 0.364879  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.0533274  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 0.181638  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.0261783  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 1.05565  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.157625  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 0.181402  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.0261653  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 0.928726  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.137456  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.452079  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.0676556  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.312556  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.0459697  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.781804  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.1182  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 1.18039  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.174361  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.389541  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.0576436  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.28909  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0434905  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.546404  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0805084  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.545054  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0804483  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.447917  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0650046  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.180972  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0268964  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.593551  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.0866531  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.343856  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.0507382  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 1.01346  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.152146  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.352006  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.0516857  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.3251  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0464304  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.603003  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.0868155  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.240606  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.0349096  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 0.343808  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.0515183  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.500115  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.0729954  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.259458  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.037933  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.353116  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0522901  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.471309  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0697951  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.429732  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0632873  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.547504  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0806845  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.515586  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0768161  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.450796  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0646916  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.496902  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_resistance 0.070285  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_load 0.709657  [get_nets {tl_i[0]}]
#set_resistance 0.10542  [get_nets {tl_i[0]}]
#set_load 0.614786  [get_nets {tl_i[24]}]
#set_resistance 0.0930219  [get_nets {tl_i[24]}]
#set_load 0.496714  [get_nets {tl_i[25]}]
#set_resistance 0.0733584  [get_nets {tl_i[25]}]
#set_load 0.315831  [get_nets {tl_i[26]}]
#set_resistance 0.0470727  [get_nets {tl_i[26]}]
#set_load 0.385778  [get_nets {tl_i[27]}]
#set_resistance 0.0570659  [get_nets {tl_i[27]}]
#set_load 0.391089  [get_nets {tl_i[28]}]
#set_resistance 0.0591539  [get_nets {tl_i[28]}]
#set_load 0.724707  [get_nets {tl_i[29]}]
#set_resistance 0.108089  [get_nets {tl_i[29]}]
#set_load 0.300522  [get_nets {tl_i[30]}]
#set_resistance 0.0449543  [get_nets {tl_i[30]}]
#set_load 0.253073  [get_nets {tl_i[31]}]
#set_resistance 0.0383269  [get_nets {tl_i[31]}]
#set_load 0.385659  [get_nets {tl_i[32]}]
#set_resistance 0.0574877  [get_nets {tl_i[32]}]
#set_load 0.346277  [get_nets {tl_i[33]}]
#set_resistance 0.0525114  [get_nets {tl_i[33]}]
#set_load 0.319315  [get_nets {tl_i[34]}]
#set_resistance 0.047115  [get_nets {tl_i[34]}]
#set_load 0.247371  [get_nets {tl_i[35]}]
#set_resistance 0.0371051  [get_nets {tl_i[35]}]
#set_load 0.179345  [get_nets {tl_i[36]}]
#set_resistance 0.0271575  [get_nets {tl_i[36]}]
#set_load 0.273087  [get_nets {tl_i[37]}]
#set_resistance 0.0404765  [get_nets {tl_i[37]}]
#set_load 0.259312  [get_nets {tl_i[38]}]
#set_resistance 0.0374687  [get_nets {tl_i[38]}]
#set_load 0.22592  [get_nets {tl_i[39]}]
#set_resistance 0.0337098  [get_nets {tl_i[39]}]
#set_load 0.324196  [get_nets {tl_i[40]}]
#set_resistance 0.0473642  [get_nets {tl_i[40]}]
#set_load 0.442526  [get_nets {tl_i[41]}]
#set_resistance 0.0645942  [get_nets {tl_i[41]}]
#set_load 0.479433  [get_nets {tl_i[42]}]
#set_resistance 0.0689588  [get_nets {tl_i[42]}]
#set_load 0.376331  [get_nets {tl_i[43]}]
#set_resistance 0.0554661  [get_nets {tl_i[43]}]
#set_load 0.501241  [get_nets {tl_i[44]}]
#set_resistance 0.0726553  [get_nets {tl_i[44]}]
#set_load 0.470378  [get_nets {tl_i[45]}]
#set_resistance 0.069309  [get_nets {tl_i[45]}]
#set_load 0.56306  [get_nets {tl_i[46]}]
#set_resistance 0.0819945  [get_nets {tl_i[46]}]
#set_load 0.474415  [get_nets {tl_i[47]}]
#set_resistance 0.0693953  [get_nets {tl_i[47]}]
#set_load 0.490511  [get_nets {tl_i[48]}]
#set_resistance 0.072973  [get_nets {tl_i[48]}]
#set_load 0.492404  [get_nets {tl_i[49]}]
#set_resistance 0.0718156  [get_nets {tl_i[49]}]
#set_load 0.658986  [get_nets {tl_i[50]}]
#set_resistance 0.0996201  [get_nets {tl_i[50]}]
#set_load 0.733434  [get_nets {tl_i[51]}]
#set_resistance 0.110031  [get_nets {tl_i[51]}]
#set_load 0.28385  [get_nets {tl_i[52]}]
#set_resistance 0.0427464  [get_nets {tl_i[52]}]
#set_load 0.290038  [get_nets {tl_i[53]}]
#set_resistance 0.0436188  [get_nets {tl_i[53]}]
#set_load 0.395947  [get_nets {tl_i[54]}]
#set_resistance 0.0590921  [get_nets {tl_i[54]}]
#set_load 0.83782  [get_nets {tl_i[55]}]
#set_resistance 0.124264  [get_nets {tl_i[55]}]
#set_load 1.46277  [get_nets {tl_i[56]}]
#set_resistance 0.158347  [get_nets {tl_i[56]}]
#set_load 1.44206  [get_nets {tl_i[57]}]
#set_resistance 0.156128  [get_nets {tl_i[57]}]
#set_load 1.80871  [get_nets {tl_i[58]}]
#set_resistance 0.213676  [get_nets {tl_i[58]}]
#set_load 1.25296  [get_nets {tl_i[59]}]
#set_resistance 0.157824  [get_nets {tl_i[59]}]
#set_load 0.258791  [get_nets {tl_i[62]}]
#set_resistance 0.0392143  [get_nets {tl_i[62]}]
#set_load 0.33527  [get_nets {tl_i[63]}]
#set_resistance 0.050821  [get_nets {tl_i[63]}]
#set_load 0.351112  [get_nets {tl_i[64]}]
#set_resistance 0.0521854  [get_nets {tl_i[64]}]
#set_load 0.144086  [get_nets {tl_i[65]}]
#set_resistance 0.0217985  [get_nets {tl_i[65]}]
#set_load 0.222315  [get_nets {tl_i[66]}]
#set_resistance 0.0336786  [get_nets {tl_i[66]}]
#set_load 0.316153  [get_nets {tl_i[67]}]
#set_resistance 0.0474558  [get_nets {tl_i[67]}]
#set_load 0.336896  [get_nets {tl_i[68]}]
#set_resistance 0.0495038  [get_nets {tl_i[68]}]
#set_load 0.340081  [get_nets {tl_i[69]}]
#set_resistance 0.0504245  [get_nets {tl_i[69]}]
#set_load 0.261115  [get_nets {tl_i[70]}]
#set_resistance 0.0386929  [get_nets {tl_i[70]}]
#set_load 0.275604  [get_nets {tl_i[71]}]
#set_resistance 0.0412763  [get_nets {tl_i[71]}]
#set_load 0.365364  [get_nets {tl_i[72]}]
#set_resistance 0.0548555  [get_nets {tl_i[72]}]
#set_load 0.0450752  [get_nets {tl_i[92]}]
#set_resistance 0.00673199  [get_nets {tl_i[92]}]
#set_load 0.0403992  [get_nets {tl_i[93]}]
#set_resistance 0.00607313  [get_nets {tl_i[93]}]
#set_load 0.140883  [get_nets {tl_i[94]}]
#set_resistance 0.0209892  [get_nets {tl_i[94]}]
#set_load 0.112827  [get_nets {tl_i[95]}]
#set_resistance 0.0170361  [get_nets {tl_i[95]}]
#set_load 0.254443  [get_nets {tl_i[96]}]
#set_resistance 0.0377124  [get_nets {tl_i[96]}]
#set_load 0.206124  [get_nets {tl_i[97]}]
#set_resistance 0.0309042  [get_nets {tl_i[97]}]
#set_load 0.119392  [get_nets {tl_i[98]}]
#set_resistance 0.0171888  [get_nets {tl_i[98]}]
#set_load 0.106923  [get_nets {tl_i[99]}]
#set_resistance 0.0154318  [get_nets {tl_i[99]}]
#set_load 1.04737  [get_nets {tl_i[100]}]
#set_resistance 0.125247  [get_nets {tl_i[100]}]
#set_load 1.25912  [get_nets {tl_i[101]}]
#set_resistance 0.149363  [get_nets {tl_i[101]}]
#set_load 0.403701  [get_nets {tl_i[105]}]
#set_resistance 0.0548547  [get_nets {tl_i[105]}]
#set_load 0.316533  [get_nets {tl_i[106]}]
#set_resistance 0.0438482  [get_nets {tl_i[106]}]
#set_load 0.474859  [get_nets {tl_i[107]}]
#set_resistance 0.0606376  [get_nets {tl_i[107]}]
#set_load 0.575777  [get_nets {tl_i[108]}]
#set_resistance 0.0833949  [get_nets {tl_i[108]}]
#set_load 0.589207  [get_nets {tl_i[15]}]
#set_resistance 0.080596  [get_nets {tl_i[15]}]
#set_load 0.482651  [get_nets {tl_i[16]}]
#set_resistance 0.0711587  [get_nets {tl_i[16]}]
#set_load 0.590874  [get_nets {tl_i[17]}]
#set_resistance 0.080041  [get_nets {tl_i[17]}]
#set_load 0.548594  [get_nets {tl_i[18]}]
#set_resistance 0.073764  [get_nets {tl_i[18]}]
#set_load 0.153411  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.0222125  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.0255589  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.00360523  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.430238  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0613363  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.0318543  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.00451336  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.304213  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.0437245  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.0976485  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0145957  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.425739  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.060121  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.0670123  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.00954323  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.0935906  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0137759  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.0648828  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0096843  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.0969912  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0138939  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.512553  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0723232  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.132574  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0188733  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.376749  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0544827  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.501911  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0727352  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.392805  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0554493  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.0374279  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.00537653  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.392823  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0568927  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.337292  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0483501  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.626245  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0847524  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.556794  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.074503  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.0602701  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.00889671  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 0.773212  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.109248  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.10759  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.156332  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.729431  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.102898  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.1997  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.169484  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.313665  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0453831  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.626143  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0896567  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.53104  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0750982  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.515197  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0737279  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.151545  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0217566  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 1.1694  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.159187  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.301401  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.0447361  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.11599  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.166076  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.195001  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.0281689  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.933994  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.139227  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.250402  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0373796  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.812437  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.120718  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.180803  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.0269424  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.545374  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.07727  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.0879245  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0127655  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.381936  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0543405  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.0902296  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0132649  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.387147  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0551548  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.187478  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0270429  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.182194  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0263397  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.0760945  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0112878  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.24762  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0356045  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.162328  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0235983  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.262464  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0377791  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.160587  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.0234246  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.244329  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.0351702  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.356671  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.0539051  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.0599257  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.0090826  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.142351  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.0207624  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.141488  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.0204116  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.148626  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.0224742  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.0378186  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.0054021  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.278982  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.0408075  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.10654  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0156351  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.0555703  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.00795611  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.167022  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0240401  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 0.393107  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.0569881  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.199163  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.0298869  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.307354  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.0440993  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.135229  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.0197501  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.215783  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.0311675  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.220506  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.0323664  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.294737  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.0436617  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.191183  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0290049  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.0968481  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.0143743  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.249095  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0359117  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.364832  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0523004  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.282985  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0412691  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.197468  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0263876  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.169692  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.024653  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.134712  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.019759  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.425888  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0563849  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.311861  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0447866  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.59804  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.193432  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.0024333  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.000353408  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.432127  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0567504  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.00304386  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.000462307  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 2.76543  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.2968  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.0848506  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0126609  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.363247  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0476831  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.0918631  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0135201  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.613  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.200488  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.0625764  [get_nets n126]
#set_resistance 0.00941958  [get_nets n126]
#set_load 0.111031  [get_nets n131]
#set_resistance 0.0163106  [get_nets n131]
#set_load 0.106033  [get_nets n170]
#set_resistance 0.0156676  [get_nets n170]
#set_load 0.148325  [get_nets n175]
#set_resistance 0.0223729  [get_nets n175]
#set_load 0.0549809  [get_nets n188]
#set_resistance 0.007994  [get_nets n188]
#set_load 0.23348  [get_nets n189]
#set_resistance 0.0329995  [get_nets n189]
#set_load 0.136432  [get_nets n192]
#set_resistance 0.0204899  [get_nets n192]
#set_load 0.0752241  [get_nets n197]
#set_resistance 0.0111423  [get_nets n197]
#set_load 0.197854  [get_nets n211]
#set_resistance 0.0279965  [get_nets n211]
#set_load 1.75994  [get_nets n322]
#set_resistance 0.186672  [get_nets n322]
#set_load 0.508525  [get_nets n323]
#set_resistance 0.0533491  [get_nets n323]
#set_load 1.70891  [get_nets n324]
#set_resistance 0.182591  [get_nets n324]
#set_load 0.490771  [get_nets n325]
#set_resistance 0.0511099  [get_nets n325]
#set_load 0.0550433  [get_nets n326]
#set_resistance 0.0079122  [get_nets n326]
#set_load 0.312944  [get_nets n327]
#set_resistance 0.0454789  [get_nets n327]
#set_load 1.23234  [get_nets n328]
#set_resistance 0.108466  [get_nets n328]
#set_load 0.046911  [get_nets n329]
#set_resistance 0.00671841  [get_nets n329]
#set_load 0.04779  [get_nets n330]
#set_resistance 0.00687569  [get_nets n330]
#set_load 0.100957  [get_nets n331]
#set_resistance 0.0147426  [get_nets n331]
#set_load 0.0487843  [get_nets n332]
#set_resistance 0.00690452  [get_nets n332]
#set_load 0.203173  [get_nets n333]
#set_resistance 0.0297794  [get_nets n333]
#set_load 0.0901933  [get_nets n334]
#set_resistance 0.0133997  [get_nets n334]
#set_load 0.115415  [get_nets n335]
#set_resistance 0.0163166  [get_nets n335]
#set_load 0.146915  [get_nets n336]
#set_resistance 0.0213209  [get_nets n336]
#set_load 0.280498  [get_nets n337]
#set_resistance 0.0402348  [get_nets n337]
#set_load 0.243642  [get_nets n338]
#set_resistance 0.0354129  [get_nets n338]
#set_load 0.0983432  [get_nets n339]
#set_resistance 0.0146522  [get_nets n339]
#set_load 0.199326  [get_nets n340]
#set_resistance 0.0296707  [get_nets n340]
#set_load 0.0529958  [get_nets n341]
#set_resistance 0.00802437  [get_nets n341]
#set_load 0.129574  [get_nets n342]
#set_resistance 0.0190742  [get_nets n342]
#set_load 0.164058  [get_nets n343]
#set_resistance 0.0222727  [get_nets n343]
#set_load 0.0664612  [get_nets n344]
#set_resistance 0.00942292  [get_nets n344]
#set_load 0.159231  [get_nets n345]
#set_resistance 0.0240568  [get_nets n345]
#set_load 0.187188  [get_nets n346]
#set_resistance 0.0254857  [get_nets n346]
#set_load 0.352873  [get_nets n347]
#set_resistance 0.0475787  [get_nets n347]
#set_load 0.192564  [get_nets n348]
#set_resistance 0.0276746  [get_nets n348]
#set_load 0.0669971  [get_nets n349]
#set_resistance 0.00951381  [get_nets n349]
#set_load 0.0950398  [get_nets n350]
#set_resistance 0.0136546  [get_nets n350]
#set_load 0.0619666  [get_nets n351]
#set_resistance 0.00922855  [get_nets n351]
#set_load 0.134821  [get_nets n352]
#set_resistance 0.019167  [get_nets n352]
#set_load 0.0746359  [get_nets n353]
#set_resistance 0.0112036  [get_nets n353]
#set_load 0.134548  [get_nets n354]
#set_resistance 0.0200222  [get_nets n354]
#set_load 0.168713  [get_nets n355]
#set_resistance 0.0240317  [get_nets n355]
#set_load 0.14991  [get_nets n356]
#set_resistance 0.0221995  [get_nets n356]
#set_load 0.10297  [get_nets n357]
#set_resistance 0.0151876  [get_nets n357]
#set_load 0.150031  [get_nets n358]
#set_resistance 0.0219772  [get_nets n358]
#set_load 0.324343  [get_nets n359]
#set_resistance 0.0477523  [get_nets n359]
#set_load 0.153958  [get_nets n360]
#set_resistance 0.0224502  [get_nets n360]
#set_load 0.313405  [get_nets n361]
#set_resistance 0.0449827  [get_nets n361]
#set_load 0.465349  [get_nets n362]
#set_resistance 0.0662896  [get_nets n362]
#set_load 0.162225  [get_nets n363]
#set_resistance 0.0229289  [get_nets n363]
#set_load 0.183134  [get_nets n364]
#set_resistance 0.0272014  [get_nets n364]
#set_load 0.464864  [get_nets n365]
#set_resistance 0.0669324  [get_nets n365]
#set_load 0.0502218  [get_nets n366]
#set_resistance 0.00711762  [get_nets n366]
#set_load 0.264474  [get_nets n367]
#set_resistance 0.0392625  [get_nets n367]
#set_load 0.361658  [get_nets n368]
#set_resistance 0.0515969  [get_nets n368]
#set_load 0.54879  [get_nets n369]
#set_resistance 0.0729142  [get_nets n369]
#set_load 0.0600068  [get_nets n370]
#set_resistance 0.00851393  [get_nets n370]
#set_load 1.08812  [get_nets n371]
#set_resistance 0.142011  [get_nets n371]
#set_load 0.115354  [get_nets n372]
#set_resistance 0.0167505  [get_nets n372]
#set_load 0.197835  [get_nets n373]
#set_resistance 0.0297213  [get_nets n373]
#set_load 0.222904  [get_nets n374]
#set_resistance 0.0292541  [get_nets n374]
#set_load 0.213239  [get_nets n375]
#set_resistance 0.0302385  [get_nets n375]
#set_load 3.79208  [get_nets n376]
#set_resistance 0.35166  [get_nets n376]
#set_load 0.221521  [get_nets n377]
#set_resistance 0.0333165  [get_nets n377]
#set_load 0.241039  [get_nets n378]
#set_resistance 0.0365899  [get_nets n378]
#set_load 0.3987  [get_nets n379]
#set_resistance 0.0538969  [get_nets n379]
#set_load 0.575239  [get_nets n380]
#set_resistance 0.0741022  [get_nets n380]
#set_load 0.543503  [get_nets n381]
#set_resistance 0.0774066  [get_nets n381]
#set_load 0.253711  [get_nets n382]
#set_resistance 0.0325452  [get_nets n382]
#set_load 0.49245  [get_nets n383]
#set_resistance 0.0704253  [get_nets n383]
#set_load 0.21947  [get_nets n384]
#set_resistance 0.0313047  [get_nets n384]
#set_load 0.532853  [get_nets n385]
#set_resistance 0.0654362  [get_nets n385]
#set_load 0.380897  [get_nets n386]
#set_resistance 0.0434688  [get_nets n386]
#set_load 0.484846  [get_nets n387]
#set_resistance 0.06978  [get_nets n387]
#set_load 0.16524  [get_nets n388]
#set_resistance 0.0239601  [get_nets n388]
#set_load 1.04266  [get_nets n389]
#set_resistance 0.147322  [get_nets n389]
#set_load 0.0800122  [get_nets n390]
#set_resistance 0.0116903  [get_nets n390]
#set_load 0.112648  [get_nets n391]
#set_resistance 0.0159614  [get_nets n391]
#set_load 0.121923  [get_nets n392]
#set_resistance 0.0174547  [get_nets n392]
#set_load 0.111224  [get_nets n393]
#set_resistance 0.0158364  [get_nets n393]
#set_load 0.0603533  [get_nets n394]
#set_resistance 0.00914945  [get_nets n394]
#set_load 0.291542  [get_nets n395]
#set_resistance 0.041943  [get_nets n395]
#set_load 0.13727  [get_nets n396]
#set_resistance 0.0197904  [get_nets n396]
#set_load 1.26327  [get_nets n397]
#set_resistance 0.129672  [get_nets n397]
#set_load 0.091885  [get_nets n401]
#set_resistance 0.013309  [get_nets n401]
#set_load 0.917336  [get_nets n402]
#set_resistance 0.138627  [get_nets n402]
#set_load 0.156118  [get_nets n403]
#set_resistance 0.0235531  [get_nets n403]
#set_load 0.180904  [get_nets n404]
#set_resistance 0.0266906  [get_nets n404]
#set_load 0.999668  [get_nets n405]
#set_resistance 0.151808  [get_nets n405]
#set_load 0.257215  [get_nets n409]
#set_resistance 0.038402  [get_nets n409]
#set_load 0.277478  [get_nets n410]
#set_resistance 0.0406762  [get_nets n410]
#set_load 0.252461  [get_nets n411]
#set_resistance 0.0366925  [get_nets n411]
#set_load 0.105103  [get_nets n412]
#set_resistance 0.0153927  [get_nets n412]
#set_load 0.281117  [get_nets n413]
#set_resistance 0.0414409  [get_nets n413]
#set_load 0.276232  [get_nets n414]
#set_resistance 0.0419427  [get_nets n414]
#set_load 0.267574  [get_nets n415]
#set_resistance 0.0397838  [get_nets n415]
#set_load 1.71026  [get_nets n416]
#set_resistance 0.181669  [get_nets n416]
#set_load 0.360389  [get_nets n417]
#set_resistance 0.0543652  [get_nets n417]
#set_load 0.931115  [get_nets n418]
#set_resistance 0.111803  [get_nets n418]
#set_load 0.160026  [get_nets n419]
#set_resistance 0.0241843  [get_nets n419]
#set_load 0.166016  [get_nets n420]
#set_resistance 0.0251025  [get_nets n420]
#set_load 0.158998  [get_nets n421]
#set_resistance 0.0240614  [get_nets n421]
#set_load 0.176747  [get_nets n424]
#set_resistance 0.0265157  [get_nets n424]
#set_load 0.249941  [get_nets n426]
#set_resistance 0.0377761  [get_nets n426]
#set_load 0.235736  [get_nets n427]
#set_resistance 0.0354583  [get_nets n427]
#set_load 0.260929  [get_nets n428]
#set_resistance 0.0392024  [get_nets n428]
#set_load 2.19652  [get_nets n429]
#set_resistance 0.231448  [get_nets n429]
#set_load 0.356747  [get_nets n430]
#set_resistance 0.0539818  [get_nets n430]
#set_load 0.171761  [get_nets n431]
#set_resistance 0.0255853  [get_nets n431]
#set_load 0.228581  [get_nets n432]
#set_resistance 0.0345983  [get_nets n432]
#set_load 0.110972  [get_nets n433]
#set_resistance 0.0157412  [get_nets n433]
#set_load 2.26247  [get_nets n434]
#set_resistance 0.23761  [get_nets n434]
#set_load 1.02272  [get_nets n438]
#set_resistance 0.155112  [get_nets n438]
#set_load 0.153757  [get_nets n439]
#set_resistance 0.0217098  [get_nets n439]
#set_load 3.1623  [get_nets n467]
#set_resistance 0.263954  [get_nets n467]
#set_load 3.1847  [get_nets n468]
#set_resistance 0.26631  [get_nets n468]
#set_load 3.4661  [get_nets n469]
#set_resistance 0.288683  [get_nets n469]
#set_load 3.31813  [get_nets n471]
#set_resistance 0.276427  [get_nets n471]
#set_load 3.50734  [get_nets n472]
#set_resistance 0.2923  [get_nets n472]
#set_load 3.4661  [get_nets n473]
#set_resistance 0.288683  [get_nets n473]
#set_load 0.489965  [get_nets {tl_o[9]}]
#set_resistance 0.0706936  [get_nets {tl_o[9]}]
#set_load 0.0412614  [get_nets {tl_o[10]}]
#set_resistance 0.00607191  [get_nets {tl_o[10]}]
#set_load 0.0498871  [get_nets {tl_o[11]}]
#set_resistance 0.00730356  [get_nets {tl_o[11]}]
#set_load 0.0541442  [get_nets {tl_o[12]}]
#set_resistance 0.00788975  [get_nets {tl_o[12]}]
#set_load 0.425021  [get_nets {tl_o[13]}]
#set_resistance 0.0615428  [get_nets {tl_o[13]}]
#set_load 0.0375759  [get_nets {tl_o[14]}]
#set_resistance 0.00559441  [get_nets {tl_o[14]}]
#set_load 0.168447  [get_nets {tl_o[15]}]
#set_resistance 0.0246697  [get_nets {tl_o[15]}]
#set_load 0.12653  [get_nets {tl_o[48]}]
#set_resistance 0.0181132  [get_nets {tl_o[48]}]
#set_load 0.0750791  [get_nets {tl_o[59]}]
#set_resistance 0.0108364  [get_nets {tl_o[59]}]
#set_load 0.14825  [get_nets {tl_o[60]}]
#set_resistance 0.0211462  [get_nets {tl_o[60]}]
#set_load 0.0589728  [get_nets {tl_o[61]}]
#set_resistance 0.00856703  [get_nets {tl_o[61]}]
#set_load 0.156043  [get_nets {tl_o[63]}]
#set_resistance 0.0222443  [get_nets {tl_o[63]}]
#set_load 0.147168  [get_nets {tl_o[64]}]
#set_resistance 0.0209937  [get_nets {tl_o[64]}]
