Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5e56f309fc344d20bf963fe5dbb3a1d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'Func_ID' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/CPU.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DataIn3' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/CPU.v:352]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
