
// main  PC
module Program_Counter (
    input clk,
    input reset,
    input [31:0] PC_in,
	 output reg [31:0] PC_out
);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            PC_out <= 32'b0;
        end else begin
            PC_out <= PC_in;
        end
    end

endmodule



// And Gate
module And_Gate(
input a, b,
output y);

assign y = a&b;
endmodule
