BREAK_TO_DEBUGGER,FUNC_0
COLOR_DEPTH_UNDEFINED,VAR_0
CONTROLLER_DP_TEST_PATTERN_VIDEOMODE,VAR_1
DC_FAIL_DP_LINK_TRAINING,VAR_2
DC_LOGGER_INIT,FUNC_1
DC_LOG_WARNING,FUNC_2
DC_OK,VAR_3
IS_FPGA_MAXIMUS_DC,FUNC_3
SIGNAL_TYPE_DISPLAY_PORT_MST,VAR_4
SIGNAL_TYPE_DVI_DUAL_LINK,VAR_5
SIGNAL_TYPE_EDP,VAR_6
TIMING_3D_FORMAT_NONE,VAR_7
allocate_mst_payload,FUNC_4
dc_is_dp_signal,FUNC_5
dc_is_dvi_signal,FUNC_6
dc_is_hdmi_tmds_signal,FUNC_7
dc_is_lvds_signal,FUNC_8
dc_is_virtual_signal,FUNC_9
dp_set_dsc_enable,FUNC_10
dp_set_dsc_pps_sdp,FUNC_11
enable_link,FUNC_12
enable_stream_features,FUNC_13
resource_build_info_frame,FUNC_14
stub1,FUNC_15
stub10,FUNC_16
stub11,FUNC_17
stub2,FUNC_18
stub3,FUNC_19
stub4,FUNC_20
stub5,FUNC_21
stub6,FUNC_22
stub7,FUNC_23
stub8,FUNC_24
stub9,FUNC_25
core_link_enable_stream,FUNC_26
state,VAR_8
pipe_ctx,VAR_9
core_dc,VAR_10
stream,VAR_11
status,VAR_12
apply_edp_fast_boot_optimization,VAR_13
