# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Glue_logic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/ubuntu/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic {/home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic/Glue_logic.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:05:20 on Jul 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic" /home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic/Glue_logic.v 
# -- Compiling module Glue_logic
# 
# Top level modules:
# 	Glue_logic
# End time: 19:05:20 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic {/home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic/tb_gluelogic.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:05:20 on Jul 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic" /home/ubuntu/Documents/GitHub/uni-circuiti/quartus_projects/gluelogic/tb_gluelogic.v 
# -- Compiling module tb_Glue_logic
# 
# Top level modules:
# 	tb_Glue_logic
# End time: 19:05:20 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_gluelogic.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_gluelogic.v 
# Start time: 19:05:20 on Jul 21,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_gluelogic' at "tb_gluelogic".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Glue_logic_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 19:05:48 on Jul 21,2024, Elapsed time: 0:00:28
# Errors: 1, Warnings: 0
