<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1N-4D" pn="GW1N-LV4PG256MC6/I5">gw1n4d-055</Device>
    <FileList>
        <File path="src/trafik.v" type="file.verilog" enable="1"/>
    </FileList>
</Project>
