# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jul 25 2018 15:06:13

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.559825 : 0.623363 : 0.703138 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_DIV|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK_DIV|CLK:R vs. CLK_DIV|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: DCNT[0]
			6.1.2::Path details for port: DCNT[10]
			6.1.3::Path details for port: DCNT[11]
			6.1.4::Path details for port: DCNT[12]
			6.1.5::Path details for port: DCNT[13]
			6.1.6::Path details for port: DCNT[14]
			6.1.7::Path details for port: DCNT[15]
			6.1.8::Path details for port: DCNT[1]
			6.1.9::Path details for port: DCNT[2]
			6.1.10::Path details for port: DCNT[3]
			6.1.11::Path details for port: DCNT[4]
			6.1.12::Path details for port: DCNT[5]
			6.1.13::Path details for port: DCNT[6]
			6.1.14::Path details for port: DCNT[7]
			6.1.15::Path details for port: DCNT[8]
			6.1.16::Path details for port: DCNT[9]
			6.1.17::Path details for port: RESET
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: CLKOUT
		6.3::PI to PO Path Details
			6.3.1::Path details for port: CLKOUT
		6.4::Hold Times Path Details
			6.4.1::Path details for port: DCNT[0]
			6.4.2::Path details for port: DCNT[10]
			6.4.3::Path details for port: DCNT[11]
			6.4.4::Path details for port: DCNT[12]
			6.4.5::Path details for port: DCNT[13]
			6.4.6::Path details for port: DCNT[14]
			6.4.7::Path details for port: DCNT[15]
			6.4.8::Path details for port: DCNT[1]
			6.4.9::Path details for port: DCNT[2]
			6.4.10::Path details for port: DCNT[3]
			6.4.11::Path details for port: DCNT[4]
			6.4.12::Path details for port: DCNT[5]
			6.4.13::Path details for port: DCNT[6]
			6.4.14::Path details for port: DCNT[7]
			6.4.15::Path details for port: DCNT[8]
			6.4.16::Path details for port: DCNT[9]
			6.4.17::Path details for port: RESET
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: CLKOUT
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: CLKOUT
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: CLK_DIV|CLK  | Frequency: 164.99 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_DIV|CLK   CLK_DIV|CLK    1e+006           993939      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                     Setup Times  Clock Reference:Phase  
---------  -----------------------------  -----------  ---------------------  
DCNT[0]    ipInertedIOPad_CLK_preio/DIN0  7183         CLK_DIV|CLK:R          
DCNT[10]   ipInertedIOPad_CLK_preio/DIN0  6550         CLK_DIV|CLK:R          
DCNT[11]   ipInertedIOPad_CLK_preio/DIN0  7021         CLK_DIV|CLK:R          
DCNT[12]   ipInertedIOPad_CLK_preio/DIN0  7113         CLK_DIV|CLK:R          
DCNT[13]   ipInertedIOPad_CLK_preio/DIN0  7724         CLK_DIV|CLK:R          
DCNT[14]   ipInertedIOPad_CLK_preio/DIN0  8083         CLK_DIV|CLK:R          
DCNT[15]   ipInertedIOPad_CLK_preio/DIN0  4033         CLK_DIV|CLK:R          
DCNT[1]    ipInertedIOPad_CLK_preio/DIN0  6810         CLK_DIV|CLK:R          
DCNT[2]    ipInertedIOPad_CLK_preio/DIN0  6845         CLK_DIV|CLK:R          
DCNT[3]    ipInertedIOPad_CLK_preio/DIN0  6838         CLK_DIV|CLK:R          
DCNT[4]    ipInertedIOPad_CLK_preio/DIN0  6543         CLK_DIV|CLK:R          
DCNT[5]    ipInertedIOPad_CLK_preio/DIN0  6789         CLK_DIV|CLK:R          
DCNT[6]    ipInertedIOPad_CLK_preio/DIN0  6656         CLK_DIV|CLK:R          
DCNT[7]    ipInertedIOPad_CLK_preio/DIN0  7846         CLK_DIV|CLK:R          
DCNT[8]    ipInertedIOPad_CLK_preio/DIN0  5882         CLK_DIV|CLK:R          
DCNT[9]    ipInertedIOPad_CLK_preio/DIN0  6641         CLK_DIV|CLK:R          
RESET      ipInertedIOPad_CLK_preio/DIN0  8170         CLK_DIV|CLK:R          


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                     Clock to Out  Clock Reference:Phase  
---------  -----------------------------  ------------  ---------------------  
CLKOUT     ipInertedIOPad_CLK_preio/DIN0  12213         CLK_DIV|CLK:R          
CLKOUT     ipInertedIOPad_CLK_preio/DIN0  10617         CLK_DIV|CLK:F          


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
RESET              CLKOUT              13099       
DCNT[0]            CLKOUT              11971       
DCNT[10]           CLKOUT              11788       
DCNT[1]            CLKOUT              11633       
DCNT[6]            CLKOUT              11570       
DCNT[2]            CLKOUT              11429       
DCNT[15]           CLKOUT              11261       
DCNT[8]            CLKOUT              11057       
DCNT[7]            CLKOUT              10820       
DCNT[5]            CLKOUT              10804       
DCNT[11]           CLKOUT              10614       
DCNT[13]           CLKOUT              10536       
DCNT[14]           CLKOUT              10487       
DCNT[3]            CLKOUT              9679        
DCNT[9]            CLKOUT              9573        
DCNT[4]            CLKOUT              9566        
DCNT[12]           CLKOUT              9489        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                     Hold Times  Clock Reference:Phase  
---------  -----------------------------  ----------  ---------------------  
DCNT[0]    ipInertedIOPad_CLK_preio/DIN0  -3666       CLK_DIV|CLK:R          
DCNT[10]   ipInertedIOPad_CLK_preio/DIN0  -1859       CLK_DIV|CLK:R          
DCNT[11]   ipInertedIOPad_CLK_preio/DIN0  -1100       CLK_DIV|CLK:R          
DCNT[12]   ipInertedIOPad_CLK_preio/DIN0  -1107       CLK_DIV|CLK:R          
DCNT[13]   ipInertedIOPad_CLK_preio/DIN0  -784        CLK_DIV|CLK:R          
DCNT[14]   ipInertedIOPad_CLK_preio/DIN0  -2148       CLK_DIV|CLK:R          
DCNT[15]   ipInertedIOPad_CLK_preio/DIN0  -657        CLK_DIV|CLK:R          
DCNT[1]    ipInertedIOPad_CLK_preio/DIN0  -2000       CLK_DIV|CLK:R          
DCNT[2]    ipInertedIOPad_CLK_preio/DIN0  -1466       CLK_DIV|CLK:R          
DCNT[3]    ipInertedIOPad_CLK_preio/DIN0  -1015       CLK_DIV|CLK:R          
DCNT[4]    ipInertedIOPad_CLK_preio/DIN0  -1529       CLK_DIV|CLK:R          
DCNT[5]    ipInertedIOPad_CLK_preio/DIN0  -1262       CLK_DIV|CLK:R          
DCNT[6]    ipInertedIOPad_CLK_preio/DIN0  -1184       CLK_DIV|CLK:R          
DCNT[7]    ipInertedIOPad_CLK_preio/DIN0  -1566       CLK_DIV|CLK:R          
DCNT[8]    ipInertedIOPad_CLK_preio/DIN0  -1156       CLK_DIV|CLK:R          
DCNT[9]    ipInertedIOPad_CLK_preio/DIN0  -474        CLK_DIV|CLK:R          
RESET      ipInertedIOPad_CLK_preio/DIN0  -1089       CLK_DIV|CLK:R          


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                     Minimum Clock to Out  Clock Reference:Phase  
---------  -----------------------------  --------------------  ---------------------  
CLKOUT     ipInertedIOPad_CLK_preio/DIN0  10169                 CLK_DIV|CLK:R          
CLKOUT     ipInertedIOPad_CLK_preio/DIN0  10617                 CLK_DIV|CLK:F          


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
DCNT[9]            CLKOUT              8857                
DCNT[12]           CLKOUT              8920                
DCNT[4]            CLKOUT              8948                
RESET              CLKOUT              8972                
DCNT[3]            CLKOUT              9005                
DCNT[11]           CLKOUT              9771                
DCNT[14]           CLKOUT              9898                
DCNT[13]           CLKOUT              9905                
DCNT[5]            CLKOUT              10010               
DCNT[7]            CLKOUT              10146               
DCNT[8]            CLKOUT              10249               
DCNT[15]           CLKOUT              10488               
DCNT[2]            CLKOUT              10706               
DCNT[0]            CLKOUT              10720               
DCNT[6]            CLKOUT              10777               
DCNT[10]           CLKOUT              11023               
DCNT[1]            CLKOUT              11093               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CLK_DIV|CLK
*****************************************
Clock: CLK_DIV|CLK
Frequency: 164.99 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : t0off_i0_i15_LC_5_9_7/lcout
Path End         : state0_i1_LC_1_8_1/ce
Capture Clock    : state0_i1_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 993939p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2918
+ Clock To Q                                   541
+ Data Path Delay                             5309
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8768
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i15_LC_5_9_7/lcout     LogicCell40_SEQ_MODE_1000    541              3459  993939  RISE       2
I__1249/I                       Odrv4                          0              3459  993939  RISE       1
I__1249/O                       Odrv4                        352              3811  993939  RISE       1
I__1251/I                       LocalMux                       0              3811  993939  RISE       1
I__1251/O                       LocalMux                     330              4141  993939  RISE       1
I__1253/I                       InMux                          0              4141  993939  RISE       1
I__1253/O                       InMux                        260              4402  993939  RISE       1
I__1254/I                       CascadeMux                     0              4402  993939  RISE       1
I__1254/O                       CascadeMux                     0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/in2    LogicCell40_SEQ_MODE_0000      0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_0000    380              4781  993939  RISE       1
I__536/I                        Odrv4                          0              4781  993939  RISE       1
I__536/O                        Odrv4                        352              5133  993939  RISE       1
I__537/I                        Span4Mux_h                     0              5133  993939  RISE       1
I__537/O                        Span4Mux_h                   302              5435  993939  RISE       1
I__538/I                        LocalMux                       0              5435  993939  RISE       1
I__538/O                        LocalMux                     330              5766  993939  RISE       1
I__539/I                        InMux                          0              5766  993939  RISE       1
I__539/O                        InMux                        260              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/in1         LogicCell40_SEQ_MODE_0000      0              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/ltout       LogicCell40_SEQ_MODE_0000    380              6406  993939  FALL       1
I__278/I                        CascadeMux                     0              6406  993939  FALL       1
I__278/O                        CascadeMux                     0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/in2          LogicCell40_SEQ_MODE_0000      0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/ltout        LogicCell40_SEQ_MODE_0000    345              6750  993939  FALL       1
I__269/I                        CascadeMux                     0              6750  993939  FALL       1
I__269/O                        CascadeMux                     0              6750  993939  FALL       1
i25_3_lut_LC_2_7_5/in2          LogicCell40_SEQ_MODE_0000      0              6750  993939  FALL       1
i25_3_lut_LC_2_7_5/lcout        LogicCell40_SEQ_MODE_0000    380              7130  993939  RISE       1
I__265/I                        Odrv4                          0              7130  993939  RISE       1
I__265/O                        Odrv4                        352              7481  993939  RISE       1
I__266/I                        Span4Mux_v                     0              7481  993939  RISE       1
I__266/O                        Span4Mux_v                   352              7833  993939  RISE       1
I__267/I                        LocalMux                       0              7833  993939  RISE       1
I__267/O                        LocalMux                     330              8163  993939  RISE       1
I__268/I                        CEMux                          0              8163  993939  RISE       1
I__268/O                        CEMux                        605              8768  993939  RISE       1
state0_i1_LC_1_8_1/ce           LogicCell40_SEQ_MODE_1010      0              8768  993939  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK_DIV|CLK:R vs. CLK_DIV|CLK:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i15_LC_5_9_7/lcout
Path End         : state0_i1_LC_1_8_1/ce
Capture Clock    : state0_i1_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 993939p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2918
+ Clock To Q                                   541
+ Data Path Delay                             5309
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8768
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i15_LC_5_9_7/lcout     LogicCell40_SEQ_MODE_1000    541              3459  993939  RISE       2
I__1249/I                       Odrv4                          0              3459  993939  RISE       1
I__1249/O                       Odrv4                        352              3811  993939  RISE       1
I__1251/I                       LocalMux                       0              3811  993939  RISE       1
I__1251/O                       LocalMux                     330              4141  993939  RISE       1
I__1253/I                       InMux                          0              4141  993939  RISE       1
I__1253/O                       InMux                        260              4402  993939  RISE       1
I__1254/I                       CascadeMux                     0              4402  993939  RISE       1
I__1254/O                       CascadeMux                     0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/in2    LogicCell40_SEQ_MODE_0000      0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_0000    380              4781  993939  RISE       1
I__536/I                        Odrv4                          0              4781  993939  RISE       1
I__536/O                        Odrv4                        352              5133  993939  RISE       1
I__537/I                        Span4Mux_h                     0              5133  993939  RISE       1
I__537/O                        Span4Mux_h                   302              5435  993939  RISE       1
I__538/I                        LocalMux                       0              5435  993939  RISE       1
I__538/O                        LocalMux                     330              5766  993939  RISE       1
I__539/I                        InMux                          0              5766  993939  RISE       1
I__539/O                        InMux                        260              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/in1         LogicCell40_SEQ_MODE_0000      0              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/ltout       LogicCell40_SEQ_MODE_0000    380              6406  993939  FALL       1
I__278/I                        CascadeMux                     0              6406  993939  FALL       1
I__278/O                        CascadeMux                     0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/in2          LogicCell40_SEQ_MODE_0000      0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/ltout        LogicCell40_SEQ_MODE_0000    345              6750  993939  FALL       1
I__269/I                        CascadeMux                     0              6750  993939  FALL       1
I__269/O                        CascadeMux                     0              6750  993939  FALL       1
i25_3_lut_LC_2_7_5/in2          LogicCell40_SEQ_MODE_0000      0              6750  993939  FALL       1
i25_3_lut_LC_2_7_5/lcout        LogicCell40_SEQ_MODE_0000    380              7130  993939  RISE       1
I__265/I                        Odrv4                          0              7130  993939  RISE       1
I__265/O                        Odrv4                        352              7481  993939  RISE       1
I__266/I                        Span4Mux_v                     0              7481  993939  RISE       1
I__266/O                        Span4Mux_v                   352              7833  993939  RISE       1
I__267/I                        LocalMux                       0              7833  993939  RISE       1
I__267/O                        LocalMux                     330              8163  993939  RISE       1
I__268/I                        CEMux                          0              8163  993939  RISE       1
I__268/O                        CEMux                        605              8768  993939  RISE       1
state0_i1_LC_1_8_1/ce           LogicCell40_SEQ_MODE_1010      0              8768  993939  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: DCNT[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[0]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 7183


Data Path Delay                9187
+ Setup Time                    401
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 7183

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[0]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_0_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__180/I                                   Odrv12                     0      1129               RISE  1       
I__180/O                                   Odrv12                     492    1621               RISE  1       
I__181/I                                   Sp12to4                    0      1621               RISE  1       
I__181/O                                   Sp12to4                    429    2050               RISE  1       
I__182/I                                   Span4Mux_v                 0      2050               RISE  1       
I__182/O                                   Span4Mux_v                 352    2401               RISE  1       
I__183/I                                   Span4Mux_v                 0      2401               RISE  1       
I__183/O                                   Span4Mux_v                 352    2753               RISE  1       
I__184/I                                   LocalMux                   0      2753               RISE  1       
I__184/O                                   LocalMux                   330    3083               RISE  1       
I__185/I                                   InMux                      0      3083               RISE  1       
I__185/O                                   InMux                      260    3344               RISE  1       
i535_2_lut_LC_1_5_6/in0                    LogicCell40_SEQ_MODE_0000  0      3344               RISE  1       
i535_2_lut_LC_1_5_6/lcout                  LogicCell40_SEQ_MODE_0000  450    3794               RISE  2       
I__620/I                                   Odrv4                      0      3794               RISE  1       
I__620/O                                   Odrv4                      352    4145               RISE  1       
I__622/I                                   Span4Mux_h                 0      4145               RISE  1       
I__622/O                                   Span4Mux_h                 302    4448               RISE  1       
I__623/I                                   Span4Mux_v                 0      4448               RISE  1       
I__623/O                                   Span4Mux_v                 352    4799               RISE  1       
I__624/I                                   LocalMux                   0      4799               RISE  1       
I__624/O                                   LocalMux                   330    5130               RISE  1       
I__625/I                                   InMux                      0      5130               RISE  1       
I__625/O                                   InMux                      260    5390               RISE  1       
sub_72_add_2_2_lut_LC_5_8_0/in1            LogicCell40_SEQ_MODE_0000  0      5390               RISE  1       
sub_72_add_2_2_lut_LC_5_8_0/carryout       LogicCell40_SEQ_MODE_0000  260    5650               RISE  2       
sub_72_add_2_3_lut_LC_5_8_1/carryin        LogicCell40_SEQ_MODE_0000  0      5650               RISE  1       
sub_72_add_2_3_lut_LC_5_8_1/carryout       LogicCell40_SEQ_MODE_0000  127    5777               RISE  2       
sub_72_add_2_4_lut_LC_5_8_2/carryin        LogicCell40_SEQ_MODE_0000  0      5777               RISE  1       
sub_72_add_2_4_lut_LC_5_8_2/carryout       LogicCell40_SEQ_MODE_0000  127    5903               RISE  2       
sub_72_add_2_5_lut_LC_5_8_3/carryin        LogicCell40_SEQ_MODE_0000  0      5903               RISE  1       
sub_72_add_2_5_lut_LC_5_8_3/carryout       LogicCell40_SEQ_MODE_0000  127    6030               RISE  2       
sub_72_add_2_6_lut_LC_5_8_4/carryin        LogicCell40_SEQ_MODE_0000  0      6030               RISE  1       
sub_72_add_2_6_lut_LC_5_8_4/carryout       LogicCell40_SEQ_MODE_0000  127    6156               RISE  2       
sub_72_add_2_7_lut_LC_5_8_5/carryin        LogicCell40_SEQ_MODE_0000  0      6156               RISE  1       
sub_72_add_2_7_lut_LC_5_8_5/carryout       LogicCell40_SEQ_MODE_0000  127    6283               RISE  2       
sub_72_add_2_8_lut_LC_5_8_6/carryin        LogicCell40_SEQ_MODE_0000  0      6283               RISE  1       
sub_72_add_2_8_lut_LC_5_8_6/carryout       LogicCell40_SEQ_MODE_0000  127    6409               RISE  2       
sub_72_add_2_9_lut_LC_5_8_7/carryin        LogicCell40_SEQ_MODE_0000  0      6409               RISE  1       
sub_72_add_2_9_lut_LC_5_8_7/carryout       LogicCell40_SEQ_MODE_0000  127    6536               RISE  1       
IN_MUX_bfv_5_9_0_/carryinitin              ICE_CARRY_IN_MUX           0      6536               RISE  1       
IN_MUX_bfv_5_9_0_/carryinitout             ICE_CARRY_IN_MUX           197    6733               RISE  2       
sub_72_add_2_10_lut_LC_5_9_0/carryin       LogicCell40_SEQ_MODE_0000  0      6733               RISE  1       
sub_72_add_2_10_lut_LC_5_9_0/carryout      LogicCell40_SEQ_MODE_0000  127    6859               RISE  2       
sub_72_add_2_11_lut_LC_5_9_1/carryin       LogicCell40_SEQ_MODE_0000  0      6859               RISE  1       
sub_72_add_2_11_lut_LC_5_9_1/carryout      LogicCell40_SEQ_MODE_0000  127    6986               RISE  2       
sub_72_add_2_12_lut_LC_5_9_2/carryin       LogicCell40_SEQ_MODE_0000  0      6986               RISE  1       
sub_72_add_2_12_lut_LC_5_9_2/carryout      LogicCell40_SEQ_MODE_0000  127    7112               RISE  2       
sub_72_add_2_13_lut_LC_5_9_3/carryin       LogicCell40_SEQ_MODE_0000  0      7112               RISE  1       
sub_72_add_2_13_lut_LC_5_9_3/carryout      LogicCell40_SEQ_MODE_0000  127    7239               RISE  2       
sub_72_add_2_14_lut_LC_5_9_4/carryin       LogicCell40_SEQ_MODE_0000  0      7239               RISE  1       
sub_72_add_2_14_lut_LC_5_9_4/carryout      LogicCell40_SEQ_MODE_0000  127    7366               RISE  2       
I__903/I                                   InMux                      0      7366               RISE  1       
I__903/O                                   InMux                      260    7626               RISE  1       
sub_72_add_2_15_lut_LC_5_9_5/in3           LogicCell40_SEQ_MODE_0000  0      7626               RISE  1       
sub_72_add_2_15_lut_LC_5_9_5/lcout         LogicCell40_SEQ_MODE_0000  316    7942               RISE  1       
I__904/I                                   Odrv4                      0      7942               RISE  1       
I__904/O                                   Odrv4                      352    8294               RISE  1       
I__905/I                                   Span4Mux_h                 0      8294               RISE  1       
I__905/O                                   Span4Mux_h                 302    8596               RISE  1       
I__906/I                                   LocalMux                   0      8596               RISE  1       
I__906/O                                   LocalMux                   330    8927               RISE  1       
I__907/I                                   InMux                      0      8927               RISE  1       
I__907/O                                   InMux                      260    9187               RISE  1       
t0off_i0_i13_LC_5_7_5/in1                  LogicCell40_SEQ_MODE_1000  0      9187               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__849/I                       Odrv12                     0      0                  RISE  1       
I__849/O                       Odrv12                     492    492                RISE  1       
I__852/I                       Span12Mux_v                0      492                RISE  1       
I__852/O                       Span12Mux_v                492    984                RISE  1       
I__856/I                       Sp12to4                    0      984                RISE  1       
I__856/O                       Sp12to4                    429    1413               RISE  1       
I__860/I                       Span4Mux_v                 0      1413               RISE  1       
I__860/O                       Span4Mux_v                 352    1765               RISE  1       
I__867/I                       LocalMux                   0      1765               RISE  1       
I__867/O                       LocalMux                   330    2095               RISE  1       
I__879/I                       ClkMux                     0      2095               RISE  1       
I__879/O                       ClkMux                     309    2405               RISE  1       
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.2::Path details for port: DCNT[10]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[10]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6550


Data Path Delay                9257
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6550

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[10]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_10_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__423/I                                    Odrv12                     0      1129               RISE  1       
I__423/O                                    Odrv12                     492    1621               RISE  1       
I__424/I                                    Sp12to4                    0      1621               RISE  1       
I__424/O                                    Sp12to4                    429    2050               RISE  1       
I__426/I                                    Span4Mux_v                 0      2050               RISE  1       
I__426/O                                    Span4Mux_v                 352    2401               RISE  1       
I__428/I                                    Span4Mux_v                 0      2401               RISE  1       
I__428/O                                    Span4Mux_v                 352    2753               RISE  1       
I__430/I                                    LocalMux                   0      2753               RISE  1       
I__430/O                                    LocalMux                   330    3083               RISE  1       
I__432/I                                    InMux                      0      3083               RISE  1       
I__432/O                                    InMux                      260    3344               RISE  1       
i12_4_lut_LC_1_10_2/in0                     LogicCell40_SEQ_MODE_0000  0      3344               RISE  1       
i12_4_lut_LC_1_10_2/lcout                   LogicCell40_SEQ_MODE_0000  450    3794               RISE  2       
I__221/I                                    Odrv4                      0      3794               RISE  1       
I__221/O                                    Odrv4                      352    4145               RISE  1       
I__223/I                                    Span4Mux_v                 0      4145               RISE  1       
I__223/O                                    Span4Mux_v                 352    4497               RISE  1       
I__225/I                                    LocalMux                   0      4497               RISE  1       
I__225/O                                    LocalMux                   330    4827               RISE  1       
I__227/I                                    InMux                      0      4827               RISE  1       
I__227/O                                    InMux                      260    5087               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                 LogicCell40_SEQ_MODE_0000  0      5087               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  450    5537               RISE  3       
I__256/I                                    LocalMux                   0      5537               RISE  1       
I__256/O                                    LocalMux                   330    5868               RISE  1       
I__259/I                                    InMux                      0      5868               RISE  1       
I__259/O                                    InMux                      260    6128               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000  0      6128               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000  450    6578               RISE  2       
I__270/I                                    LocalMux                   0      6578               RISE  1       
I__270/O                                    LocalMux                   330    6909               RISE  1       
I__272/I                                    InMux                      0      6909               RISE  1       
I__272/O                                    InMux                      260    7169               RISE  1       
i25_3_lut_LC_2_7_5/in0                      LogicCell40_SEQ_MODE_0000  0      7169               RISE  1       
i25_3_lut_LC_2_7_5/lcout                    LogicCell40_SEQ_MODE_0000  450    7619               RISE  1       
I__265/I                                    Odrv4                      0      7619               RISE  1       
I__265/O                                    Odrv4                      352    7970               RISE  1       
I__266/I                                    Span4Mux_v                 0      7970               RISE  1       
I__266/O                                    Span4Mux_v                 352    8322               RISE  1       
I__267/I                                    LocalMux                   0      8322               RISE  1       
I__267/O                                    LocalMux                   330    8652               RISE  1       
I__268/I                                    CEMux                      0      8652               RISE  1       
I__268/O                                    CEMux                      605    9257               RISE  1       
state0_i1_LC_1_8_1/ce                       LogicCell40_SEQ_MODE_1010  0      9257               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.3::Path details for port: DCNT[11]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[11]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 7021


Data Path Delay                9728
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 7021

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[11]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_11_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__805/I                                    Odrv12                     0      1129               RISE  1       
I__805/O                                    Odrv12                     492    1621               RISE  1       
I__808/I                                    Span12Mux_v                0      1621               RISE  1       
I__808/O                                    Span12Mux_v                492    2113               RISE  1       
I__812/I                                    LocalMux                   0      2113               RISE  1       
I__812/O                                    LocalMux                   330    2444               RISE  1       
I__815/I                                    InMux                      0      2444               RISE  1       
I__815/O                                    InMux                      260    2704               RISE  1       
i9_4_lut_LC_2_11_0/in3                      LogicCell40_SEQ_MODE_0000  0      2704               RISE  1       
i9_4_lut_LC_2_11_0/ltout                    LogicCell40_SEQ_MODE_0000  274    2978               FALL  1       
I__358/I                                    CascadeMux                 0      2978               FALL  1       
I__358/O                                    CascadeMux                 0      2978               FALL  1       
i11_4_lut_LC_2_11_1/in2                     LogicCell40_SEQ_MODE_0000  0      2978               FALL  1       
i11_4_lut_LC_2_11_1/lcout                   LogicCell40_SEQ_MODE_0000  380    3358               RISE  1       
I__356/I                                    LocalMux                   0      3358               RISE  1       
I__356/O                                    LocalMux                   330    3688               RISE  1       
I__357/I                                    InMux                      0      3688               RISE  1       
I__357/O                                    InMux                      260    3948               RISE  1       
i12_4_lut_LC_1_10_2/in3                     LogicCell40_SEQ_MODE_0000  0      3948               RISE  1       
i12_4_lut_LC_1_10_2/lcout                   LogicCell40_SEQ_MODE_0000  316    4265               RISE  2       
I__221/I                                    Odrv4                      0      4265               RISE  1       
I__221/O                                    Odrv4                      352    4616               RISE  1       
I__223/I                                    Span4Mux_v                 0      4616               RISE  1       
I__223/O                                    Span4Mux_v                 352    4968               RISE  1       
I__225/I                                    LocalMux                   0      4968               RISE  1       
I__225/O                                    LocalMux                   330    5298               RISE  1       
I__227/I                                    InMux                      0      5298               RISE  1       
I__227/O                                    InMux                      260    5559               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                 LogicCell40_SEQ_MODE_0000  0      5559               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  450    6009               RISE  3       
I__256/I                                    LocalMux                   0      6009               RISE  1       
I__256/O                                    LocalMux                   330    6339               RISE  1       
I__259/I                                    InMux                      0      6339               RISE  1       
I__259/O                                    InMux                      260    6599               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000  0      6599               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000  450    7049               RISE  2       
I__270/I                                    LocalMux                   0      7049               RISE  1       
I__270/O                                    LocalMux                   330    7380               RISE  1       
I__272/I                                    InMux                      0      7380               RISE  1       
I__272/O                                    InMux                      260    7640               RISE  1       
i25_3_lut_LC_2_7_5/in0                      LogicCell40_SEQ_MODE_0000  0      7640               RISE  1       
i25_3_lut_LC_2_7_5/lcout                    LogicCell40_SEQ_MODE_0000  450    8090               RISE  1       
I__265/I                                    Odrv4                      0      8090               RISE  1       
I__265/O                                    Odrv4                      352    8441               RISE  1       
I__266/I                                    Span4Mux_v                 0      8441               RISE  1       
I__266/O                                    Span4Mux_v                 352    8793               RISE  1       
I__267/I                                    LocalMux                   0      8793               RISE  1       
I__267/O                                    LocalMux                   330    9123               RISE  1       
I__268/I                                    CEMux                      0      9123               RISE  1       
I__268/O                                    CEMux                      605    9728               RISE  1       
state0_i1_LC_1_8_1/ce                       LogicCell40_SEQ_MODE_1010  0      9728               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.4::Path details for port: DCNT[12]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[12]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 7113


Data Path Delay                9820
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 7113

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[12]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_12_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1057/I                                   Odrv4                      0      1129               RISE  1       
I__1057/O                                   Odrv4                      352    1480               RISE  1       
I__1061/I                                   Span4Mux_h                 0      1480               RISE  1       
I__1061/O                                   Span4Mux_h                 302    1783               RISE  1       
I__1065/I                                   Span4Mux_v                 0      1783               RISE  1       
I__1065/O                                   Span4Mux_v                 352    2134               RISE  1       
I__1069/I                                   LocalMux                   0      2134               RISE  1       
I__1069/O                                   LocalMux                   330    2465               RISE  1       
I__1073/I                                   InMux                      0      2465               RISE  1       
I__1073/O                                   InMux                      260    2725               RISE  1       
I__1074/I                                   CascadeMux                 0      2725               RISE  1       
I__1074/O                                   CascadeMux                 0      2725               RISE  1       
i9_4_lut_LC_2_11_0/in2                      LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i9_4_lut_LC_2_11_0/ltout                    LogicCell40_SEQ_MODE_0000  345    3069               FALL  1       
I__358/I                                    CascadeMux                 0      3069               FALL  1       
I__358/O                                    CascadeMux                 0      3069               FALL  1       
i11_4_lut_LC_2_11_1/in2                     LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
i11_4_lut_LC_2_11_1/lcout                   LogicCell40_SEQ_MODE_0000  380    3449               RISE  1       
I__356/I                                    LocalMux                   0      3449               RISE  1       
I__356/O                                    LocalMux                   330    3780               RISE  1       
I__357/I                                    InMux                      0      3780               RISE  1       
I__357/O                                    InMux                      260    4040               RISE  1       
i12_4_lut_LC_1_10_2/in3                     LogicCell40_SEQ_MODE_0000  0      4040               RISE  1       
i12_4_lut_LC_1_10_2/lcout                   LogicCell40_SEQ_MODE_0000  316    4356               RISE  2       
I__221/I                                    Odrv4                      0      4356               RISE  1       
I__221/O                                    Odrv4                      352    4708               RISE  1       
I__223/I                                    Span4Mux_v                 0      4708               RISE  1       
I__223/O                                    Span4Mux_v                 352    5059               RISE  1       
I__225/I                                    LocalMux                   0      5059               RISE  1       
I__225/O                                    LocalMux                   330    5390               RISE  1       
I__227/I                                    InMux                      0      5390               RISE  1       
I__227/O                                    InMux                      260    5650               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                 LogicCell40_SEQ_MODE_0000  0      5650               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  450    6100               RISE  3       
I__256/I                                    LocalMux                   0      6100               RISE  1       
I__256/O                                    LocalMux                   330    6430               RISE  1       
I__259/I                                    InMux                      0      6430               RISE  1       
I__259/O                                    InMux                      260    6691               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000  0      6691               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000  450    7141               RISE  2       
I__270/I                                    LocalMux                   0      7141               RISE  1       
I__270/O                                    LocalMux                   330    7471               RISE  1       
I__272/I                                    InMux                      0      7471               RISE  1       
I__272/O                                    InMux                      260    7731               RISE  1       
i25_3_lut_LC_2_7_5/in0                      LogicCell40_SEQ_MODE_0000  0      7731               RISE  1       
i25_3_lut_LC_2_7_5/lcout                    LogicCell40_SEQ_MODE_0000  450    8181               RISE  1       
I__265/I                                    Odrv4                      0      8181               RISE  1       
I__265/O                                    Odrv4                      352    8533               RISE  1       
I__266/I                                    Span4Mux_v                 0      8533               RISE  1       
I__266/O                                    Span4Mux_v                 352    8884               RISE  1       
I__267/I                                    LocalMux                   0      8884               RISE  1       
I__267/O                                    LocalMux                   330    9215               RISE  1       
I__268/I                                    CEMux                      0      9215               RISE  1       
I__268/O                                    CEMux                      605    9820               RISE  1       
state0_i1_LC_1_8_1/ce                       LogicCell40_SEQ_MODE_1010  0      9820               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.5::Path details for port: DCNT[13]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[13]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 7724


Data Path Delay               10431
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 7724

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[13]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_13_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__411/I                                    Odrv12                     0      1129               RISE  1       
I__411/O                                    Odrv12                     492    1621               RISE  1       
I__413/I                                    Span12Mux_v                0      1621               RISE  1       
I__413/O                                    Span12Mux_v                492    2113               RISE  1       
I__416/I                                    LocalMux                   0      2113               RISE  1       
I__416/O                                    LocalMux                   330    2444               RISE  1       
I__419/I                                    InMux                      0      2444               RISE  1       
I__419/O                                    InMux                      260    2704               RISE  1       
i3_2_lut_LC_2_11_6/in0                      LogicCell40_SEQ_MODE_0000  0      2704               RISE  1       
i3_2_lut_LC_2_11_6/lcout                    LogicCell40_SEQ_MODE_0000  450    3154               RISE  1       
I__354/I                                    LocalMux                   0      3154               RISE  1       
I__354/O                                    LocalMux                   330    3484               RISE  1       
I__355/I                                    InMux                      0      3484               RISE  1       
I__355/O                                    InMux                      260    3744               RISE  1       
i11_4_lut_LC_2_11_1/in3                     LogicCell40_SEQ_MODE_0000  0      3744               RISE  1       
i11_4_lut_LC_2_11_1/lcout                   LogicCell40_SEQ_MODE_0000  316    4061               RISE  1       
I__356/I                                    LocalMux                   0      4061               RISE  1       
I__356/O                                    LocalMux                   330    4391               RISE  1       
I__357/I                                    InMux                      0      4391               RISE  1       
I__357/O                                    InMux                      260    4651               RISE  1       
i12_4_lut_LC_1_10_2/in3                     LogicCell40_SEQ_MODE_0000  0      4651               RISE  1       
i12_4_lut_LC_1_10_2/lcout                   LogicCell40_SEQ_MODE_0000  316    4968               RISE  2       
I__221/I                                    Odrv4                      0      4968               RISE  1       
I__221/O                                    Odrv4                      352    5319               RISE  1       
I__223/I                                    Span4Mux_v                 0      5319               RISE  1       
I__223/O                                    Span4Mux_v                 352    5671               RISE  1       
I__225/I                                    LocalMux                   0      5671               RISE  1       
I__225/O                                    LocalMux                   330    6002               RISE  1       
I__227/I                                    InMux                      0      6002               RISE  1       
I__227/O                                    InMux                      260    6262               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                 LogicCell40_SEQ_MODE_0000  0      6262               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  450    6712               RISE  3       
I__256/I                                    LocalMux                   0      6712               RISE  1       
I__256/O                                    LocalMux                   330    7042               RISE  1       
I__259/I                                    InMux                      0      7042               RISE  1       
I__259/O                                    InMux                      260    7302               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000  0      7302               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000  450    7752               RISE  2       
I__270/I                                    LocalMux                   0      7752               RISE  1       
I__270/O                                    LocalMux                   330    8083               RISE  1       
I__272/I                                    InMux                      0      8083               RISE  1       
I__272/O                                    InMux                      260    8343               RISE  1       
i25_3_lut_LC_2_7_5/in0                      LogicCell40_SEQ_MODE_0000  0      8343               RISE  1       
i25_3_lut_LC_2_7_5/lcout                    LogicCell40_SEQ_MODE_0000  450    8793               RISE  1       
I__265/I                                    Odrv4                      0      8793               RISE  1       
I__265/O                                    Odrv4                      352    9145               RISE  1       
I__266/I                                    Span4Mux_v                 0      9145               RISE  1       
I__266/O                                    Span4Mux_v                 352    9496               RISE  1       
I__267/I                                    LocalMux                   0      9496               RISE  1       
I__267/O                                    LocalMux                   330    9827               RISE  1       
I__268/I                                    CEMux                      0      9827               RISE  1       
I__268/O                                    CEMux                      605    10431              RISE  1       
state0_i1_LC_1_8_1/ce                       LogicCell40_SEQ_MODE_1010  0      10431              RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.6::Path details for port: DCNT[14]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[14]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 8083


Data Path Delay               10790
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 8083

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[14]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1033/I                                   Odrv12                     0      1129               RISE  1       
I__1033/O                                   Odrv12                     492    1621               RISE  1       
I__1034/I                                   Span12Mux_v                0      1621               RISE  1       
I__1034/O                                   Span12Mux_v                492    2113               RISE  1       
I__1035/I                                   Span12Mux_h                0      2113               RISE  1       
I__1035/O                                   Span12Mux_h                492    2605               RISE  1       
I__1037/I                                   LocalMux                   0      2605               RISE  1       
I__1037/O                                   LocalMux                   330    2936               RISE  1       
I__1040/I                                   InMux                      0      2936               RISE  1       
I__1040/O                                   InMux                      260    3196               RISE  1       
i3_2_lut_LC_2_11_6/in3                      LogicCell40_SEQ_MODE_0000  0      3196               RISE  1       
i3_2_lut_LC_2_11_6/lcout                    LogicCell40_SEQ_MODE_0000  316    3512               RISE  1       
I__354/I                                    LocalMux                   0      3512               RISE  1       
I__354/O                                    LocalMux                   330    3843               RISE  1       
I__355/I                                    InMux                      0      3843               RISE  1       
I__355/O                                    InMux                      260    4103               RISE  1       
i11_4_lut_LC_2_11_1/in3                     LogicCell40_SEQ_MODE_0000  0      4103               RISE  1       
i11_4_lut_LC_2_11_1/lcout                   LogicCell40_SEQ_MODE_0000  316    4419               RISE  1       
I__356/I                                    LocalMux                   0      4419               RISE  1       
I__356/O                                    LocalMux                   330    4750               RISE  1       
I__357/I                                    InMux                      0      4750               RISE  1       
I__357/O                                    InMux                      260    5010               RISE  1       
i12_4_lut_LC_1_10_2/in3                     LogicCell40_SEQ_MODE_0000  0      5010               RISE  1       
i12_4_lut_LC_1_10_2/lcout                   LogicCell40_SEQ_MODE_0000  316    5326               RISE  2       
I__221/I                                    Odrv4                      0      5326               RISE  1       
I__221/O                                    Odrv4                      352    5678               RISE  1       
I__223/I                                    Span4Mux_v                 0      5678               RISE  1       
I__223/O                                    Span4Mux_v                 352    6030               RISE  1       
I__225/I                                    LocalMux                   0      6030               RISE  1       
I__225/O                                    LocalMux                   330    6360               RISE  1       
I__227/I                                    InMux                      0      6360               RISE  1       
I__227/O                                    InMux                      260    6620               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                 LogicCell40_SEQ_MODE_0000  0      6620               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  450    7070               RISE  3       
I__256/I                                    LocalMux                   0      7070               RISE  1       
I__256/O                                    LocalMux                   330    7401               RISE  1       
I__259/I                                    InMux                      0      7401               RISE  1       
I__259/O                                    InMux                      260    7661               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000  0      7661               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000  450    8111               RISE  2       
I__270/I                                    LocalMux                   0      8111               RISE  1       
I__270/O                                    LocalMux                   330    8441               RISE  1       
I__272/I                                    InMux                      0      8441               RISE  1       
I__272/O                                    InMux                      260    8702               RISE  1       
i25_3_lut_LC_2_7_5/in0                      LogicCell40_SEQ_MODE_0000  0      8702               RISE  1       
i25_3_lut_LC_2_7_5/lcout                    LogicCell40_SEQ_MODE_0000  450    9152               RISE  1       
I__265/I                                    Odrv4                      0      9152               RISE  1       
I__265/O                                    Odrv4                      352    9503               RISE  1       
I__266/I                                    Span4Mux_v                 0      9503               RISE  1       
I__266/O                                    Span4Mux_v                 352    9855               RISE  1       
I__267/I                                    LocalMux                   0      9855               RISE  1       
I__267/O                                    LocalMux                   330    10185              RISE  1       
I__268/I                                    CEMux                      0      10185              RISE  1       
I__268/O                                    CEMux                      605    10790              RISE  1       
state0_i1_LC_1_8_1/ce                       LogicCell40_SEQ_MODE_1010  0      10790              RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.7::Path details for port: DCNT[15]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[15]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 4033


Data Path Delay                6740
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 4033

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[15]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1090/I                                   Odrv12                     0      1129               RISE  1       
I__1090/O                                   Odrv12                     492    1621               RISE  1       
I__1092/I                                   Span12Mux_v                0      1621               RISE  1       
I__1092/O                                   Span12Mux_v                492    2113               RISE  1       
I__1094/I                                   LocalMux                   0      2113               RISE  1       
I__1094/O                                   LocalMux                   330    2444               RISE  1       
I__1098/I                                   InMux                      0      2444               RISE  1       
I__1098/O                                   InMux                      260    2704               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in3                 LogicCell40_SEQ_MODE_0000  0      2704               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  316    3020               RISE  3       
I__256/I                                    LocalMux                   0      3020               RISE  1       
I__256/O                                    LocalMux                   330    3351               RISE  1       
I__259/I                                    InMux                      0      3351               RISE  1       
I__259/O                                    InMux                      260    3611               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000  0      3611               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000  450    4061               RISE  2       
I__270/I                                    LocalMux                   0      4061               RISE  1       
I__270/O                                    LocalMux                   330    4391               RISE  1       
I__272/I                                    InMux                      0      4391               RISE  1       
I__272/O                                    InMux                      260    4651               RISE  1       
i25_3_lut_LC_2_7_5/in0                      LogicCell40_SEQ_MODE_0000  0      4651               RISE  1       
i25_3_lut_LC_2_7_5/lcout                    LogicCell40_SEQ_MODE_0000  450    5101               RISE  1       
I__265/I                                    Odrv4                      0      5101               RISE  1       
I__265/O                                    Odrv4                      352    5453               RISE  1       
I__266/I                                    Span4Mux_v                 0      5453               RISE  1       
I__266/O                                    Span4Mux_v                 352    5805               RISE  1       
I__267/I                                    LocalMux                   0      5805               RISE  1       
I__267/O                                    LocalMux                   330    6135               RISE  1       
I__268/I                                    CEMux                      0      6135               RISE  1       
I__268/O                                    CEMux                      605    6740               RISE  1       
state0_i1_LC_1_8_1/ce                       LogicCell40_SEQ_MODE_1010  0      6740               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.8::Path details for port: DCNT[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[1]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6810


Data Path Delay                8814
+ Setup Time                    401
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 6810

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[1]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_1_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_1_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_1_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__346/I                                    Odrv12                     0      1129               RISE  1       
I__346/O                                    Odrv12                     492    1621               RISE  1       
I__347/I                                    Span12Mux_v                0      1621               RISE  1       
I__347/O                                    Span12Mux_v                492    2113               RISE  1       
I__348/I                                    Sp12to4                    0      2113               RISE  1       
I__348/O                                    Sp12to4                    429    2542               RISE  1       
I__350/I                                    Span4Mux_h                 0      2542               RISE  1       
I__350/O                                    Span4Mux_h                 302    2844               RISE  1       
I__352/I                                    LocalMux                   0      2844               RISE  1       
I__352/O                                    LocalMux                   330    3175               RISE  1       
I__353/I                                    InMux                      0      3175               RISE  1       
I__353/O                                    InMux                      260    3435               RISE  1       
sub_72_inv_0_i1_1_lut_2_lut_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000  0      3435               RISE  1       
sub_72_inv_0_i1_1_lut_2_lut_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_0000  316    3751               RISE  1       
I__614/I                                    Odrv4                      0      3751               RISE  1       
I__614/O                                    Odrv4                      352    4103               RISE  1       
I__615/I                                    Span4Mux_v                 0      4103               RISE  1       
I__615/O                                    Span4Mux_v                 352    4455               RISE  1       
I__616/I                                    LocalMux                   0      4455               RISE  1       
I__616/O                                    LocalMux                   330    4785               RISE  1       
I__617/I                                    InMux                      0      4785               RISE  1       
I__617/O                                    InMux                      260    5045               RISE  1       
I__618/I                                    CascadeMux                 0      5045               RISE  1       
I__618/O                                    CascadeMux                 0      5045               RISE  1       
sub_72_add_2_2_lut_LC_5_8_0/in2             LogicCell40_SEQ_MODE_0000  0      5045               RISE  1       
sub_72_add_2_2_lut_LC_5_8_0/carryout        LogicCell40_SEQ_MODE_0000  232    5277               RISE  2       
sub_72_add_2_3_lut_LC_5_8_1/carryin         LogicCell40_SEQ_MODE_0000  0      5277               RISE  1       
sub_72_add_2_3_lut_LC_5_8_1/carryout        LogicCell40_SEQ_MODE_0000  127    5404               RISE  2       
sub_72_add_2_4_lut_LC_5_8_2/carryin         LogicCell40_SEQ_MODE_0000  0      5404               RISE  1       
sub_72_add_2_4_lut_LC_5_8_2/carryout        LogicCell40_SEQ_MODE_0000  127    5530               RISE  2       
sub_72_add_2_5_lut_LC_5_8_3/carryin         LogicCell40_SEQ_MODE_0000  0      5530               RISE  1       
sub_72_add_2_5_lut_LC_5_8_3/carryout        LogicCell40_SEQ_MODE_0000  127    5657               RISE  2       
sub_72_add_2_6_lut_LC_5_8_4/carryin         LogicCell40_SEQ_MODE_0000  0      5657               RISE  1       
sub_72_add_2_6_lut_LC_5_8_4/carryout        LogicCell40_SEQ_MODE_0000  127    5784               RISE  2       
sub_72_add_2_7_lut_LC_5_8_5/carryin         LogicCell40_SEQ_MODE_0000  0      5784               RISE  1       
sub_72_add_2_7_lut_LC_5_8_5/carryout        LogicCell40_SEQ_MODE_0000  127    5910               RISE  2       
sub_72_add_2_8_lut_LC_5_8_6/carryin         LogicCell40_SEQ_MODE_0000  0      5910               RISE  1       
sub_72_add_2_8_lut_LC_5_8_6/carryout        LogicCell40_SEQ_MODE_0000  127    6037               RISE  2       
sub_72_add_2_9_lut_LC_5_8_7/carryin         LogicCell40_SEQ_MODE_0000  0      6037               RISE  1       
sub_72_add_2_9_lut_LC_5_8_7/carryout        LogicCell40_SEQ_MODE_0000  127    6163               RISE  1       
IN_MUX_bfv_5_9_0_/carryinitin               ICE_CARRY_IN_MUX           0      6163               RISE  1       
IN_MUX_bfv_5_9_0_/carryinitout              ICE_CARRY_IN_MUX           197    6360               RISE  2       
sub_72_add_2_10_lut_LC_5_9_0/carryin        LogicCell40_SEQ_MODE_0000  0      6360               RISE  1       
sub_72_add_2_10_lut_LC_5_9_0/carryout       LogicCell40_SEQ_MODE_0000  127    6487               RISE  2       
sub_72_add_2_11_lut_LC_5_9_1/carryin        LogicCell40_SEQ_MODE_0000  0      6487               RISE  1       
sub_72_add_2_11_lut_LC_5_9_1/carryout       LogicCell40_SEQ_MODE_0000  127    6613               RISE  2       
sub_72_add_2_12_lut_LC_5_9_2/carryin        LogicCell40_SEQ_MODE_0000  0      6613               RISE  1       
sub_72_add_2_12_lut_LC_5_9_2/carryout       LogicCell40_SEQ_MODE_0000  127    6740               RISE  2       
sub_72_add_2_13_lut_LC_5_9_3/carryin        LogicCell40_SEQ_MODE_0000  0      6740               RISE  1       
sub_72_add_2_13_lut_LC_5_9_3/carryout       LogicCell40_SEQ_MODE_0000  127    6866               RISE  2       
sub_72_add_2_14_lut_LC_5_9_4/carryin        LogicCell40_SEQ_MODE_0000  0      6866               RISE  1       
sub_72_add_2_14_lut_LC_5_9_4/carryout       LogicCell40_SEQ_MODE_0000  127    6993               RISE  2       
I__903/I                                    InMux                      0      6993               RISE  1       
I__903/O                                    InMux                      260    7253               RISE  1       
sub_72_add_2_15_lut_LC_5_9_5/in3            LogicCell40_SEQ_MODE_0000  0      7253               RISE  1       
sub_72_add_2_15_lut_LC_5_9_5/lcout          LogicCell40_SEQ_MODE_0000  316    7570               RISE  1       
I__904/I                                    Odrv4                      0      7570               RISE  1       
I__904/O                                    Odrv4                      352    7921               RISE  1       
I__905/I                                    Span4Mux_h                 0      7921               RISE  1       
I__905/O                                    Span4Mux_h                 302    8223               RISE  1       
I__906/I                                    LocalMux                   0      8223               RISE  1       
I__906/O                                    LocalMux                   330    8554               RISE  1       
I__907/I                                    InMux                      0      8554               RISE  1       
I__907/O                                    InMux                      260    8814               RISE  1       
t0off_i0_i13_LC_5_7_5/in1                   LogicCell40_SEQ_MODE_1000  0      8814               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__849/I                       Odrv12                     0      0                  RISE  1       
I__849/O                       Odrv12                     492    492                RISE  1       
I__852/I                       Span12Mux_v                0      492                RISE  1       
I__852/O                       Span12Mux_v                492    984                RISE  1       
I__856/I                       Sp12to4                    0      984                RISE  1       
I__856/O                       Sp12to4                    429    1413               RISE  1       
I__860/I                       Span4Mux_v                 0      1413               RISE  1       
I__860/O                       Span4Mux_v                 352    1765               RISE  1       
I__867/I                       LocalMux                   0      1765               RISE  1       
I__867/O                       LocalMux                   330    2095               RISE  1       
I__879/I                       ClkMux                     0      2095               RISE  1       
I__879/O                       ClkMux                     309    2405               RISE  1       
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.9::Path details for port: DCNT[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[2]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6845


Data Path Delay                9552
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6845

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[2]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_2_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__333/I                                   Odrv12                     0      1129               RISE  1       
I__333/O                                   Odrv12                     492    1621               RISE  1       
I__334/I                                   Span12Mux_v                0      1621               RISE  1       
I__334/O                                   Span12Mux_v                492    2113               RISE  1       
I__336/I                                   Sp12to4                    0      2113               RISE  1       
I__336/O                                   Sp12to4                    429    2542               RISE  1       
I__338/I                                   Span4Mux_h                 0      2542               RISE  1       
I__338/O                                   Span4Mux_h                 302    2844               RISE  1       
I__341/I                                   LocalMux                   0      2844               RISE  1       
I__341/O                                   LocalMux                   330    3175               RISE  1       
I__343/I                                   InMux                      0      3175               RISE  1       
I__343/O                                   InMux                      260    3435               RISE  1       
i7_3_lut_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000  0      3435               RISE  1       
i7_3_lut_LC_1_10_1/ltout                   LogicCell40_SEQ_MODE_0000  274    3709               FALL  1       
I__215/I                                   CascadeMux                 0      3709               FALL  1       
I__215/O                                   CascadeMux                 0      3709               FALL  1       
i12_4_lut_LC_1_10_2/in2                    LogicCell40_SEQ_MODE_0000  0      3709               FALL  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  380    4089               RISE  2       
I__221/I                                   Odrv4                      0      4089               RISE  1       
I__221/O                                   Odrv4                      352    4441               RISE  1       
I__223/I                                   Span4Mux_v                 0      4441               RISE  1       
I__223/O                                   Span4Mux_v                 352    4792               RISE  1       
I__225/I                                   LocalMux                   0      4792               RISE  1       
I__225/O                                   LocalMux                   330    5123               RISE  1       
I__227/I                                   InMux                      0      5123               RISE  1       
I__227/O                                   InMux                      260    5383               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      5383               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    5833               RISE  3       
I__256/I                                   LocalMux                   0      5833               RISE  1       
I__256/O                                   LocalMux                   330    6163               RISE  1       
I__259/I                                   InMux                      0      6163               RISE  1       
I__259/O                                   InMux                      260    6423               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      6423               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    6873               RISE  2       
I__270/I                                   LocalMux                   0      6873               RISE  1       
I__270/O                                   LocalMux                   330    7204               RISE  1       
I__272/I                                   InMux                      0      7204               RISE  1       
I__272/O                                   InMux                      260    7464               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      7464               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    7914               RISE  1       
I__265/I                                   Odrv4                      0      7914               RISE  1       
I__265/O                                   Odrv4                      352    8266               RISE  1       
I__266/I                                   Span4Mux_v                 0      8266               RISE  1       
I__266/O                                   Span4Mux_v                 352    8617               RISE  1       
I__267/I                                   LocalMux                   0      8617               RISE  1       
I__267/O                                   LocalMux                   330    8948               RISE  1       
I__268/I                                   CEMux                      0      8948               RISE  1       
I__268/O                                   CEMux                      605    9552               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      9552               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.10::Path details for port: DCNT[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[3]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6838


Data Path Delay                9545
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6838

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[3]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_3_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__936/I                                   Odrv4                      0      1129               RISE  1       
I__936/O                                   Odrv4                      352    1480               RISE  1       
I__939/I                                   Span4Mux_h                 0      1480               RISE  1       
I__939/O                                   Span4Mux_h                 302    1783               RISE  1       
I__943/I                                   Span4Mux_v                 0      1783               RISE  1       
I__943/O                                   Span4Mux_v                 352    2134               RISE  1       
I__947/I                                   LocalMux                   0      2134               RISE  1       
I__947/O                                   LocalMux                   330    2465               RISE  1       
I__951/I                                   InMux                      0      2465               RISE  1       
I__951/O                                   InMux                      260    2725               RISE  1       
i11_4_lut_LC_2_11_1/in0                    LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i11_4_lut_LC_2_11_1/lcout                  LogicCell40_SEQ_MODE_0000  450    3175               RISE  1       
I__356/I                                   LocalMux                   0      3175               RISE  1       
I__356/O                                   LocalMux                   330    3505               RISE  1       
I__357/I                                   InMux                      0      3505               RISE  1       
I__357/O                                   InMux                      260    3766               RISE  1       
i12_4_lut_LC_1_10_2/in3                    LogicCell40_SEQ_MODE_0000  0      3766               RISE  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  316    4082               RISE  2       
I__221/I                                   Odrv4                      0      4082               RISE  1       
I__221/O                                   Odrv4                      352    4434               RISE  1       
I__223/I                                   Span4Mux_v                 0      4434               RISE  1       
I__223/O                                   Span4Mux_v                 352    4785               RISE  1       
I__225/I                                   LocalMux                   0      4785               RISE  1       
I__225/O                                   LocalMux                   330    5116               RISE  1       
I__227/I                                   InMux                      0      5116               RISE  1       
I__227/O                                   InMux                      260    5376               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      5376               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    5826               RISE  3       
I__256/I                                   LocalMux                   0      5826               RISE  1       
I__256/O                                   LocalMux                   330    6156               RISE  1       
I__259/I                                   InMux                      0      6156               RISE  1       
I__259/O                                   InMux                      260    6416               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      6416               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    6866               RISE  2       
I__270/I                                   LocalMux                   0      6866               RISE  1       
I__270/O                                   LocalMux                   330    7197               RISE  1       
I__272/I                                   InMux                      0      7197               RISE  1       
I__272/O                                   InMux                      260    7457               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      7457               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    7907               RISE  1       
I__265/I                                   Odrv4                      0      7907               RISE  1       
I__265/O                                   Odrv4                      352    8259               RISE  1       
I__266/I                                   Span4Mux_v                 0      8259               RISE  1       
I__266/O                                   Span4Mux_v                 352    8610               RISE  1       
I__267/I                                   LocalMux                   0      8610               RISE  1       
I__267/O                                   LocalMux                   330    8941               RISE  1       
I__268/I                                   CEMux                      0      8941               RISE  1       
I__268/O                                   CEMux                      605    9545               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      9545               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.11::Path details for port: DCNT[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[4]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6543


Data Path Delay                9250
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6543

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[4]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_4_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__435/I                                   Odrv4                      0      1129               RISE  1       
I__435/O                                   Odrv4                      352    1480               RISE  1       
I__437/I                                   Span4Mux_h                 0      1480               RISE  1       
I__437/O                                   Span4Mux_h                 302    1783               RISE  1       
I__439/I                                   Span4Mux_v                 0      1783               RISE  1       
I__439/O                                   Span4Mux_v                 352    2134               RISE  1       
I__442/I                                   Span4Mux_h                 0      2134               RISE  1       
I__442/O                                   Span4Mux_h                 302    2437               RISE  1       
I__446/I                                   LocalMux                   0      2437               RISE  1       
I__446/O                                   LocalMux                   330    2767               RISE  1       
I__449/I                                   InMux                      0      2767               RISE  1       
I__449/O                                   InMux                      260    3027               RISE  1       
i7_3_lut_LC_1_10_1/in1                     LogicCell40_SEQ_MODE_0000  0      3027               RISE  1       
i7_3_lut_LC_1_10_1/ltout                   LogicCell40_SEQ_MODE_0000  380    3407               FALL  1       
I__215/I                                   CascadeMux                 0      3407               FALL  1       
I__215/O                                   CascadeMux                 0      3407               FALL  1       
i12_4_lut_LC_1_10_2/in2                    LogicCell40_SEQ_MODE_0000  0      3407               FALL  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  380    3787               RISE  2       
I__221/I                                   Odrv4                      0      3787               RISE  1       
I__221/O                                   Odrv4                      352    4138               RISE  1       
I__223/I                                   Span4Mux_v                 0      4138               RISE  1       
I__223/O                                   Span4Mux_v                 352    4490               RISE  1       
I__225/I                                   LocalMux                   0      4490               RISE  1       
I__225/O                                   LocalMux                   330    4820               RISE  1       
I__227/I                                   InMux                      0      4820               RISE  1       
I__227/O                                   InMux                      260    5080               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      5080               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    5530               RISE  3       
I__256/I                                   LocalMux                   0      5530               RISE  1       
I__256/O                                   LocalMux                   330    5861               RISE  1       
I__259/I                                   InMux                      0      5861               RISE  1       
I__259/O                                   InMux                      260    6121               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      6121               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    6571               RISE  2       
I__270/I                                   LocalMux                   0      6571               RISE  1       
I__270/O                                   LocalMux                   330    6902               RISE  1       
I__272/I                                   InMux                      0      6902               RISE  1       
I__272/O                                   InMux                      260    7162               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      7162               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    7612               RISE  1       
I__265/I                                   Odrv4                      0      7612               RISE  1       
I__265/O                                   Odrv4                      352    7963               RISE  1       
I__266/I                                   Span4Mux_v                 0      7963               RISE  1       
I__266/O                                   Span4Mux_v                 352    8315               RISE  1       
I__267/I                                   LocalMux                   0      8315               RISE  1       
I__267/O                                   LocalMux                   330    8645               RISE  1       
I__268/I                                   CEMux                      0      8645               RISE  1       
I__268/O                                   CEMux                      605    9250               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      9250               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.12::Path details for port: DCNT[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[5]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6789


Data Path Delay                9496
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6789

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[5]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_5_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__821/I                                   Odrv4                      0      1129               RISE  1       
I__821/O                                   Odrv4                      352    1480               RISE  1       
I__822/I                                   Span4Mux_h                 0      1480               RISE  1       
I__822/O                                   Span4Mux_h                 302    1783               RISE  1       
I__824/I                                   Span4Mux_v                 0      1783               RISE  1       
I__824/O                                   Span4Mux_v                 352    2134               RISE  1       
I__826/I                                   LocalMux                   0      2134               RISE  1       
I__826/O                                   LocalMux                   330    2465               RISE  1       
I__829/I                                   InMux                      0      2465               RISE  1       
I__829/O                                   InMux                      260    2725               RISE  1       
i11_4_lut_LC_2_11_1/in1                    LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i11_4_lut_LC_2_11_1/lcout                  LogicCell40_SEQ_MODE_0000  401    3126               RISE  1       
I__356/I                                   LocalMux                   0      3126               RISE  1       
I__356/O                                   LocalMux                   330    3456               RISE  1       
I__357/I                                   InMux                      0      3456               RISE  1       
I__357/O                                   InMux                      260    3716               RISE  1       
i12_4_lut_LC_1_10_2/in3                    LogicCell40_SEQ_MODE_0000  0      3716               RISE  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  316    4033               RISE  2       
I__221/I                                   Odrv4                      0      4033               RISE  1       
I__221/O                                   Odrv4                      352    4384               RISE  1       
I__223/I                                   Span4Mux_v                 0      4384               RISE  1       
I__223/O                                   Span4Mux_v                 352    4736               RISE  1       
I__225/I                                   LocalMux                   0      4736               RISE  1       
I__225/O                                   LocalMux                   330    5066               RISE  1       
I__227/I                                   InMux                      0      5066               RISE  1       
I__227/O                                   InMux                      260    5326               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      5326               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    5777               RISE  3       
I__256/I                                   LocalMux                   0      5777               RISE  1       
I__256/O                                   LocalMux                   330    6107               RISE  1       
I__259/I                                   InMux                      0      6107               RISE  1       
I__259/O                                   InMux                      260    6367               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      6367               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    6817               RISE  2       
I__270/I                                   LocalMux                   0      6817               RISE  1       
I__270/O                                   LocalMux                   330    7148               RISE  1       
I__272/I                                   InMux                      0      7148               RISE  1       
I__272/O                                   InMux                      260    7408               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      7408               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    7858               RISE  1       
I__265/I                                   Odrv4                      0      7858               RISE  1       
I__265/O                                   Odrv4                      352    8209               RISE  1       
I__266/I                                   Span4Mux_v                 0      8209               RISE  1       
I__266/O                                   Span4Mux_v                 352    8561               RISE  1       
I__267/I                                   LocalMux                   0      8561               RISE  1       
I__267/O                                   LocalMux                   330    8891               RISE  1       
I__268/I                                   CEMux                      0      8891               RISE  1       
I__268/O                                   CEMux                      605    9496               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      9496               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.13::Path details for port: DCNT[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[6]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6656


Data Path Delay                9363
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6656

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[6]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_6_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__228/I                                   Odrv12                     0      1129               RISE  1       
I__228/O                                   Odrv12                     492    1621               RISE  1       
I__229/I                                   Span12Mux_v                0      1621               RISE  1       
I__229/O                                   Span12Mux_v                492    2113               RISE  1       
I__231/I                                   Sp12to4                    0      2113               RISE  1       
I__231/O                                   Sp12to4                    429    2542               RISE  1       
I__234/I                                   LocalMux                   0      2542               RISE  1       
I__234/O                                   LocalMux                   330    2873               RISE  1       
I__236/I                                   InMux                      0      2873               RISE  1       
I__236/O                                   InMux                      260    3133               RISE  1       
i7_3_lut_LC_1_10_1/in0                     LogicCell40_SEQ_MODE_0000  0      3133               RISE  1       
i7_3_lut_LC_1_10_1/ltout                   LogicCell40_SEQ_MODE_0000  387    3519               FALL  1       
I__215/I                                   CascadeMux                 0      3519               FALL  1       
I__215/O                                   CascadeMux                 0      3519               FALL  1       
i12_4_lut_LC_1_10_2/in2                    LogicCell40_SEQ_MODE_0000  0      3519               FALL  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  380    3899               RISE  2       
I__221/I                                   Odrv4                      0      3899               RISE  1       
I__221/O                                   Odrv4                      352    4251               RISE  1       
I__223/I                                   Span4Mux_v                 0      4251               RISE  1       
I__223/O                                   Span4Mux_v                 352    4602               RISE  1       
I__225/I                                   LocalMux                   0      4602               RISE  1       
I__225/O                                   LocalMux                   330    4933               RISE  1       
I__227/I                                   InMux                      0      4933               RISE  1       
I__227/O                                   InMux                      260    5193               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      5193               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    5643               RISE  3       
I__256/I                                   LocalMux                   0      5643               RISE  1       
I__256/O                                   LocalMux                   330    5973               RISE  1       
I__259/I                                   InMux                      0      5973               RISE  1       
I__259/O                                   InMux                      260    6234               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      6234               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    6684               RISE  2       
I__270/I                                   LocalMux                   0      6684               RISE  1       
I__270/O                                   LocalMux                   330    7014               RISE  1       
I__272/I                                   InMux                      0      7014               RISE  1       
I__272/O                                   InMux                      260    7274               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      7274               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    7724               RISE  1       
I__265/I                                   Odrv4                      0      7724               RISE  1       
I__265/O                                   Odrv4                      352    8076               RISE  1       
I__266/I                                   Span4Mux_v                 0      8076               RISE  1       
I__266/O                                   Span4Mux_v                 352    8427               RISE  1       
I__267/I                                   LocalMux                   0      8427               RISE  1       
I__267/O                                   LocalMux                   330    8758               RISE  1       
I__268/I                                   CEMux                      0      8758               RISE  1       
I__268/O                                   CEMux                      605    9363               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      9363               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.14::Path details for port: DCNT[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[7]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 7846


Data Path Delay               10553
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 7846

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[7]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_7_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DCNT_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DCNT_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__540/I                                   Odrv12                     0      1209               RISE  1       
I__540/O                                   Odrv12                     492    1701               RISE  1       
I__542/I                                   Sp12to4                    0      1701               RISE  1       
I__542/O                                   Sp12to4                    429    2130               RISE  1       
I__544/I                                   Span4Mux_v                 0      2130               RISE  1       
I__544/O                                   Span4Mux_v                 352    2481               RISE  1       
I__546/I                                   Span4Mux_v                 0      2481               RISE  1       
I__546/O                                   Span4Mux_v                 352    2833               RISE  1       
I__548/I                                   LocalMux                   0      2833               RISE  1       
I__548/O                                   LocalMux                   330    3163               RISE  1       
I__551/I                                   InMux                      0      3163               RISE  1       
I__551/O                                   InMux                      260    3424               RISE  1       
i9_4_lut_LC_2_11_0/in1                     LogicCell40_SEQ_MODE_0000  0      3424               RISE  1       
i9_4_lut_LC_2_11_0/ltout                   LogicCell40_SEQ_MODE_0000  380    3803               FALL  1       
I__358/I                                   CascadeMux                 0      3803               FALL  1       
I__358/O                                   CascadeMux                 0      3803               FALL  1       
i11_4_lut_LC_2_11_1/in2                    LogicCell40_SEQ_MODE_0000  0      3803               FALL  1       
i11_4_lut_LC_2_11_1/lcout                  LogicCell40_SEQ_MODE_0000  380    4183               RISE  1       
I__356/I                                   LocalMux                   0      4183               RISE  1       
I__356/O                                   LocalMux                   330    4514               RISE  1       
I__357/I                                   InMux                      0      4514               RISE  1       
I__357/O                                   InMux                      260    4774               RISE  1       
i12_4_lut_LC_1_10_2/in3                    LogicCell40_SEQ_MODE_0000  0      4774               RISE  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  316    5090               RISE  2       
I__221/I                                   Odrv4                      0      5090               RISE  1       
I__221/O                                   Odrv4                      352    5442               RISE  1       
I__223/I                                   Span4Mux_v                 0      5442               RISE  1       
I__223/O                                   Span4Mux_v                 352    5793               RISE  1       
I__225/I                                   LocalMux                   0      5793               RISE  1       
I__225/O                                   LocalMux                   330    6124               RISE  1       
I__227/I                                   InMux                      0      6124               RISE  1       
I__227/O                                   InMux                      260    6384               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      6384               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    6834               RISE  3       
I__256/I                                   LocalMux                   0      6834               RISE  1       
I__256/O                                   LocalMux                   330    7164               RISE  1       
I__259/I                                   InMux                      0      7164               RISE  1       
I__259/O                                   InMux                      260    7425               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      7425               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    7875               RISE  2       
I__270/I                                   LocalMux                   0      7875               RISE  1       
I__270/O                                   LocalMux                   330    8205               RISE  1       
I__272/I                                   InMux                      0      8205               RISE  1       
I__272/O                                   InMux                      260    8465               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      8465               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    8915               RISE  1       
I__265/I                                   Odrv4                      0      8915               RISE  1       
I__265/O                                   Odrv4                      352    9267               RISE  1       
I__266/I                                   Span4Mux_v                 0      9267               RISE  1       
I__266/O                                   Span4Mux_v                 352    9618               RISE  1       
I__267/I                                   LocalMux                   0      9618               RISE  1       
I__267/O                                   LocalMux                   330    9949               RISE  1       
I__268/I                                   CEMux                      0      9949               RISE  1       
I__268/O                                   CEMux                      605    10553              RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      10553              RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.15::Path details for port: DCNT[8]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[8]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 5882


Data Path Delay                8589
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 5882

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[8]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_8_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__786/I                                   Odrv4                      0      1129               RISE  1       
I__786/O                                   Odrv4                      352    1480               RISE  1       
I__788/I                                   Span4Mux_v                 0      1480               RISE  1       
I__788/O                                   Span4Mux_v                 352    1832               RISE  1       
I__790/I                                   Span4Mux_h                 0      1832               RISE  1       
I__790/O                                   Span4Mux_h                 302    2134               RISE  1       
I__792/I                                   LocalMux                   0      2134               RISE  1       
I__792/O                                   LocalMux                   330    2465               RISE  1       
I__795/I                                   InMux                      0      2465               RISE  1       
I__795/O                                   InMux                      260    2725               RISE  1       
i12_4_lut_LC_1_10_2/in1                    LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  401    3126               RISE  2       
I__221/I                                   Odrv4                      0      3126               RISE  1       
I__221/O                                   Odrv4                      352    3477               RISE  1       
I__223/I                                   Span4Mux_v                 0      3477               RISE  1       
I__223/O                                   Span4Mux_v                 352    3829               RISE  1       
I__225/I                                   LocalMux                   0      3829               RISE  1       
I__225/O                                   LocalMux                   330    4159               RISE  1       
I__227/I                                   InMux                      0      4159               RISE  1       
I__227/O                                   InMux                      260    4419               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      4419               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    4869               RISE  3       
I__256/I                                   LocalMux                   0      4869               RISE  1       
I__256/O                                   LocalMux                   330    5200               RISE  1       
I__259/I                                   InMux                      0      5200               RISE  1       
I__259/O                                   InMux                      260    5460               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      5460               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    5910               RISE  2       
I__270/I                                   LocalMux                   0      5910               RISE  1       
I__270/O                                   LocalMux                   330    6241               RISE  1       
I__272/I                                   InMux                      0      6241               RISE  1       
I__272/O                                   InMux                      260    6501               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      6501               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    6951               RISE  1       
I__265/I                                   Odrv4                      0      6951               RISE  1       
I__265/O                                   Odrv4                      352    7302               RISE  1       
I__266/I                                   Span4Mux_v                 0      7302               RISE  1       
I__266/O                                   Span4Mux_v                 352    7654               RISE  1       
I__267/I                                   LocalMux                   0      7654               RISE  1       
I__267/O                                   LocalMux                   330    7984               RISE  1       
I__268/I                                   CEMux                      0      7984               RISE  1       
I__268/O                                   CEMux                      605    8589               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      8589               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.16::Path details for port: DCNT[9]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[9]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 6641


Data Path Delay                9348
+ Setup Time                      0
- Capture Clock Path Delay    -2707
---------------------------- ------
Setup to Clock                 6641

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[9]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_9_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1079/I                                  Odrv12                     0      1129               RISE  1       
I__1079/O                                  Odrv12                     492    1621               RISE  1       
I__1081/I                                  LocalMux                   0      1621               RISE  1       
I__1081/O                                  LocalMux                   330    1951               RISE  1       
I__1085/I                                  InMux                      0      1951               RISE  1       
I__1085/O                                  InMux                      260    2212               RISE  1       
i9_4_lut_LC_2_11_0/in0                     LogicCell40_SEQ_MODE_0000  0      2212               RISE  1       
i9_4_lut_LC_2_11_0/ltout                   LogicCell40_SEQ_MODE_0000  387    2598               FALL  1       
I__358/I                                   CascadeMux                 0      2598               FALL  1       
I__358/O                                   CascadeMux                 0      2598               FALL  1       
i11_4_lut_LC_2_11_1/in2                    LogicCell40_SEQ_MODE_0000  0      2598               FALL  1       
i11_4_lut_LC_2_11_1/lcout                  LogicCell40_SEQ_MODE_0000  380    2978               RISE  1       
I__356/I                                   LocalMux                   0      2978               RISE  1       
I__356/O                                   LocalMux                   330    3308               RISE  1       
I__357/I                                   InMux                      0      3308               RISE  1       
I__357/O                                   InMux                      260    3569               RISE  1       
i12_4_lut_LC_1_10_2/in3                    LogicCell40_SEQ_MODE_0000  0      3569               RISE  1       
i12_4_lut_LC_1_10_2/lcout                  LogicCell40_SEQ_MODE_0000  316    3885               RISE  2       
I__221/I                                   Odrv4                      0      3885               RISE  1       
I__221/O                                   Odrv4                      352    4237               RISE  1       
I__223/I                                   Span4Mux_v                 0      4237               RISE  1       
I__223/O                                   Span4Mux_v                 352    4588               RISE  1       
I__225/I                                   LocalMux                   0      4588               RISE  1       
I__225/O                                   LocalMux                   330    4919               RISE  1       
I__227/I                                   InMux                      0      4919               RISE  1       
I__227/O                                   InMux                      260    5179               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/in0                LogicCell40_SEQ_MODE_0000  0      5179               RISE  1       
i1_2_lut_adj_3_LC_2_6_5/lcout              LogicCell40_SEQ_MODE_0000  450    5629               RISE  3       
I__256/I                                   LocalMux                   0      5629               RISE  1       
I__256/O                                   LocalMux                   330    5959               RISE  1       
I__259/I                                   InMux                      0      5959               RISE  1       
I__259/O                                   InMux                      260    6219               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/in0              LogicCell40_SEQ_MODE_0000  0      6219               RISE  1       
i747_2_lut_3_lut_LC_1_6_2/lcout            LogicCell40_SEQ_MODE_0000  450    6669               RISE  2       
I__270/I                                   LocalMux                   0      6669               RISE  1       
I__270/O                                   LocalMux                   330    7000               RISE  1       
I__272/I                                   InMux                      0      7000               RISE  1       
I__272/O                                   InMux                      260    7260               RISE  1       
i25_3_lut_LC_2_7_5/in0                     LogicCell40_SEQ_MODE_0000  0      7260               RISE  1       
i25_3_lut_LC_2_7_5/lcout                   LogicCell40_SEQ_MODE_0000  450    7710               RISE  1       
I__265/I                                   Odrv4                      0      7710               RISE  1       
I__265/O                                   Odrv4                      352    8062               RISE  1       
I__266/I                                   Span4Mux_v                 0      8062               RISE  1       
I__266/O                                   Span4Mux_v                 352    8413               RISE  1       
I__267/I                                   LocalMux                   0      8413               RISE  1       
I__267/O                                   LocalMux                   330    8744               RISE  1       
I__268/I                                   CEMux                      0      8744               RISE  1       
I__268/O                                   CEMux                      605    9348               RISE  1       
state0_i1_LC_1_8_1/ce                      LogicCell40_SEQ_MODE_1010  0      9348               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.1.17::Path details for port: RESET    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESET
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Setup Time        : 8170


Data Path Delay               10174
+ Setup Time                    401
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 8170

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__954/I                                  Odrv4                      0      1209               RISE  1       
I__954/O                                  Odrv4                      352    1560               RISE  1       
I__956/I                                  Span4Mux_v                 0      1560               RISE  1       
I__956/O                                  Span4Mux_v                 352    1912               RISE  1       
I__958/I                                  Span4Mux_v                 0      1912               RISE  1       
I__958/O                                  Span4Mux_v                 352    2263               RISE  1       
I__960/I                                  Span4Mux_h                 0      2263               RISE  1       
I__960/O                                  Span4Mux_h                 302    2566               RISE  1       
I__964/I                                  Span4Mux_h                 0      2566               RISE  1       
I__964/O                                  Span4Mux_h                 302    2868               RISE  1       
I__975/I                                  Span4Mux_v                 0      2868               RISE  1       
I__975/O                                  Span4Mux_v                 352    3220               RISE  1       
I__991/I                                  Span4Mux_h                 0      3220               RISE  1       
I__991/O                                  Span4Mux_h                 302    3522               RISE  1       
I__1007/I                                 Span4Mux_v                 0      3522               RISE  1       
I__1007/O                                 Span4Mux_v                 352    3874               RISE  1       
I__1018/I                                 LocalMux                   0      3874               RISE  1       
I__1018/O                                 LocalMux                   330    4204               RISE  1       
I__1026/I                                 InMux                      0      4204               RISE  1       
I__1026/O                                 InMux                      260    4464               RISE  1       
i535_2_lut_LC_1_5_6/in3                   LogicCell40_SEQ_MODE_0000  0      4464               RISE  1       
i535_2_lut_LC_1_5_6/lcout                 LogicCell40_SEQ_MODE_0000  316    4781               RISE  2       
I__620/I                                  Odrv4                      0      4781               RISE  1       
I__620/O                                  Odrv4                      352    5132               RISE  1       
I__622/I                                  Span4Mux_h                 0      5132               RISE  1       
I__622/O                                  Span4Mux_h                 302    5435               RISE  1       
I__623/I                                  Span4Mux_v                 0      5435               RISE  1       
I__623/O                                  Span4Mux_v                 352    5786               RISE  1       
I__624/I                                  LocalMux                   0      5786               RISE  1       
I__624/O                                  LocalMux                   330    6117               RISE  1       
I__625/I                                  InMux                      0      6117               RISE  1       
I__625/O                                  InMux                      260    6377               RISE  1       
sub_72_add_2_2_lut_LC_5_8_0/in1           LogicCell40_SEQ_MODE_0000  0      6377               RISE  1       
sub_72_add_2_2_lut_LC_5_8_0/carryout      LogicCell40_SEQ_MODE_0000  260    6637               RISE  2       
sub_72_add_2_3_lut_LC_5_8_1/carryin       LogicCell40_SEQ_MODE_0000  0      6637               RISE  1       
sub_72_add_2_3_lut_LC_5_8_1/carryout      LogicCell40_SEQ_MODE_0000  127    6764               RISE  2       
sub_72_add_2_4_lut_LC_5_8_2/carryin       LogicCell40_SEQ_MODE_0000  0      6764               RISE  1       
sub_72_add_2_4_lut_LC_5_8_2/carryout      LogicCell40_SEQ_MODE_0000  127    6890               RISE  2       
sub_72_add_2_5_lut_LC_5_8_3/carryin       LogicCell40_SEQ_MODE_0000  0      6890               RISE  1       
sub_72_add_2_5_lut_LC_5_8_3/carryout      LogicCell40_SEQ_MODE_0000  127    7017               RISE  2       
sub_72_add_2_6_lut_LC_5_8_4/carryin       LogicCell40_SEQ_MODE_0000  0      7017               RISE  1       
sub_72_add_2_6_lut_LC_5_8_4/carryout      LogicCell40_SEQ_MODE_0000  127    7143               RISE  2       
sub_72_add_2_7_lut_LC_5_8_5/carryin       LogicCell40_SEQ_MODE_0000  0      7143               RISE  1       
sub_72_add_2_7_lut_LC_5_8_5/carryout      LogicCell40_SEQ_MODE_0000  127    7270               RISE  2       
sub_72_add_2_8_lut_LC_5_8_6/carryin       LogicCell40_SEQ_MODE_0000  0      7270               RISE  1       
sub_72_add_2_8_lut_LC_5_8_6/carryout      LogicCell40_SEQ_MODE_0000  127    7396               RISE  2       
sub_72_add_2_9_lut_LC_5_8_7/carryin       LogicCell40_SEQ_MODE_0000  0      7396               RISE  1       
sub_72_add_2_9_lut_LC_5_8_7/carryout      LogicCell40_SEQ_MODE_0000  127    7523               RISE  1       
IN_MUX_bfv_5_9_0_/carryinitin             ICE_CARRY_IN_MUX           0      7523               RISE  1       
IN_MUX_bfv_5_9_0_/carryinitout            ICE_CARRY_IN_MUX           197    7720               RISE  2       
sub_72_add_2_10_lut_LC_5_9_0/carryin      LogicCell40_SEQ_MODE_0000  0      7720               RISE  1       
sub_72_add_2_10_lut_LC_5_9_0/carryout     LogicCell40_SEQ_MODE_0000  127    7846               RISE  2       
sub_72_add_2_11_lut_LC_5_9_1/carryin      LogicCell40_SEQ_MODE_0000  0      7846               RISE  1       
sub_72_add_2_11_lut_LC_5_9_1/carryout     LogicCell40_SEQ_MODE_0000  127    7973               RISE  2       
sub_72_add_2_12_lut_LC_5_9_2/carryin      LogicCell40_SEQ_MODE_0000  0      7973               RISE  1       
sub_72_add_2_12_lut_LC_5_9_2/carryout     LogicCell40_SEQ_MODE_0000  127    8100               RISE  2       
sub_72_add_2_13_lut_LC_5_9_3/carryin      LogicCell40_SEQ_MODE_0000  0      8100               RISE  1       
sub_72_add_2_13_lut_LC_5_9_3/carryout     LogicCell40_SEQ_MODE_0000  127    8226               RISE  2       
sub_72_add_2_14_lut_LC_5_9_4/carryin      LogicCell40_SEQ_MODE_0000  0      8226               RISE  1       
sub_72_add_2_14_lut_LC_5_9_4/carryout     LogicCell40_SEQ_MODE_0000  127    8353               RISE  2       
I__903/I                                  InMux                      0      8353               RISE  1       
I__903/O                                  InMux                      260    8613               RISE  1       
sub_72_add_2_15_lut_LC_5_9_5/in3          LogicCell40_SEQ_MODE_0000  0      8613               RISE  1       
sub_72_add_2_15_lut_LC_5_9_5/lcout        LogicCell40_SEQ_MODE_0000  316    8929               RISE  1       
I__904/I                                  Odrv4                      0      8929               RISE  1       
I__904/O                                  Odrv4                      352    9281               RISE  1       
I__905/I                                  Span4Mux_h                 0      9281               RISE  1       
I__905/O                                  Span4Mux_h                 302    9583               RISE  1       
I__906/I                                  LocalMux                   0      9583               RISE  1       
I__906/O                                  LocalMux                   330    9914               RISE  1       
I__907/I                                  InMux                      0      9914               RISE  1       
I__907/O                                  InMux                      260    10174              RISE  1       
t0off_i0_i13_LC_5_7_5/in1                 LogicCell40_SEQ_MODE_1000  0      10174              RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__849/I                       Odrv12                     0      0                  RISE  1       
I__849/O                       Odrv12                     492    492                RISE  1       
I__852/I                       Span12Mux_v                0      492                RISE  1       
I__852/O                       Span12Mux_v                492    984                RISE  1       
I__856/I                       Sp12to4                    0      984                RISE  1       
I__856/O                       Sp12to4                    429    1413               RISE  1       
I__860/I                       Span4Mux_v                 0      1413               RISE  1       
I__860/O                       Span4Mux_v                 352    1765               RISE  1       
I__867/I                       LocalMux                   0      1765               RISE  1       
I__867/O                       LocalMux                   330    2095               RISE  1       
I__879/I                       ClkMux                     0      2095               RISE  1       
I__879/O                       ClkMux                     309    2405               RISE  1       
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: CLKOUT    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CLKOUT
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : CLK_DIV|CLK:R
Clock to Out Delay : 12213


Launch Clock Path Delay        2897
+ Clock To Q Delay              541
+ Data Path Delay              8775
---------------------------- ------
Clock To Out Delay            12213

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__853/I                       Span12Mux_h                0      984                RISE  1       
I__853/O                       Span12Mux_h                492    1477               RISE  1       
I__857/I                       Sp12to4                    0      1477               RISE  1       
I__857/O                       Sp12to4                    429    1906               RISE  1       
I__863/I                       Span4Mux_v                 0      1906               RISE  1       
I__863/O                       Span4Mux_v                 352    2257               RISE  1       
I__870/I                       LocalMux                   0      2257               RISE  1       
I__870/O                       LocalMux                   330    2588               RISE  1       
I__881/I                       ClkMux                     0      2588               RISE  1       
I__881/O                       ClkMux                     309    2897               RISE  1       
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010  0      2897               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
cnt_148_157__i1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_1010  541    3438               RISE  2       
I__190/I                                    Odrv4                      0      3438               RISE  1       
I__190/O                                    Odrv4                      352    3790               RISE  1       
I__192/I                                    LocalMux                   0      3790               RISE  1       
I__192/O                                    LocalMux                   330    4120               RISE  1       
I__193/I                                    InMux                      0      4120               RISE  1       
I__193/O                                    InMux                      260    4381               RISE  1       
mux_132_i1_3_lut_4_lut_LC_1_5_2/in3         LogicCell40_SEQ_MODE_0000  0      4381               RISE  1       
mux_132_i1_3_lut_4_lut_LC_1_5_2/ltout       LogicCell40_SEQ_MODE_0000  274    4655               FALL  1       
I__188/I                                    CascadeMux                 0      4655               FALL  1       
I__188/O                                    CascadeMux                 0      4655               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/in2               LogicCell40_SEQ_MODE_0000  0      4655               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  352    5006               FALL  1       
I__245/I                                    Odrv12                     0      5006               FALL  1       
I__245/O                                    Odrv12                     541    5548               FALL  1       
I__246/I                                    LocalMux                   0      5548               FALL  1       
I__246/O                                    LocalMux                   309    5857               FALL  1       
I__247/I                                    InMux                      0      5857               FALL  1       
I__247/O                                    InMux                      218    6075               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      6075               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    6455               FALL  1       
I__237/I                                    Odrv4                      0      6455               FALL  1       
I__237/O                                    Odrv4                      373    6827               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      6827               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    7031               FALL  1       
I__239/I                                    IoSpan4Mux                 0      7031               FALL  1       
I__239/O                                    IoSpan4Mux                 323    7355               FALL  1       
I__240/I                                    LocalMux                   0      7355               FALL  1       
I__240/O                                    LocalMux                   309    7664               FALL  1       
I__241/I                                    IoInMux                    0      7664               FALL  1       
I__241/O                                    IoInMux                    218    7882               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7882               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   10125              FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      10125              FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   12213              FALL  1       
CLKOUT                                      CLK_DIV                    0      12213              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CLKOUT
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : CLK_DIV|CLK:F
Clock to Out Delay : 10617


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10617
---------------------------- ------
Clock To Out Delay            10617

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0               PRE_IO_PIN_TYPE_000001     0      0                  FALL  1       
I__848/I                                    Odrv12                     0      0                  FALL  1       
I__848/O                                    Odrv12                     541    541                FALL  1       
I__850/I                                    Span12Mux_v                0      541                FALL  1       
I__850/O                                    Span12Mux_v                541    1083               FALL  1       
I__854/I                                    Sp12to4                    0      1083               FALL  1       
I__854/O                                    Sp12to4                    450    1533               FALL  1       
I__858/I                                    Span4Mux_h                 0      1533               FALL  1       
I__858/O                                    Span4Mux_h                 316    1849               FALL  1       
I__865/I                                    Span4Mux_v                 0      1849               FALL  1       
I__865/O                                    Span4Mux_v                 373    2222               FALL  1       
I__874/I                                    Span4Mux_v                 0      2222               FALL  1       
I__874/O                                    Span4Mux_v                 373    2595               FALL  1       
I__885/I                                    LocalMux                   0      2595               FALL  1       
I__885/O                                    LocalMux                   309    2904               FALL  1       
I__891/I                                    InMux                      0      2904               FALL  1       
I__891/O                                    InMux                      218    3122               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/in3               LogicCell40_SEQ_MODE_0000  0      3122               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  288    3410               FALL  1       
I__245/I                                    Odrv12                     0      3410               FALL  1       
I__245/O                                    Odrv12                     541    3952               FALL  1       
I__246/I                                    LocalMux                   0      3952               FALL  1       
I__246/O                                    LocalMux                   309    4261               FALL  1       
I__247/I                                    InMux                      0      4261               FALL  1       
I__247/O                                    InMux                      218    4479               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      4479               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    4859               FALL  1       
I__237/I                                    Odrv4                      0      4859               FALL  1       
I__237/O                                    Odrv4                      373    5231               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5231               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5435               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5435               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5759               FALL  1       
I__240/I                                    LocalMux                   0      5759               FALL  1       
I__240/O                                    LocalMux                   309    6068               FALL  1       
I__241/I                                    IoInMux                    0      6068               FALL  1       
I__241/O                                    IoInMux                    218    6286               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6286               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8529               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8529               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10617              FALL  1       
CLKOUT                                      CLK_DIV                    0      10617              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: CLKOUT    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : RESET
Pad to Pad Delay : 13099

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                                       CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_RESET_iopad/DOUT             IO_PAD                     590    590                RISE  1       
ipInertedIOPad_RESET_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_RESET_preio/DIN0             PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__954/I                                    Odrv4                      0      1209               RISE  1       
I__954/O                                    Odrv4                      352    1560               RISE  1       
I__956/I                                    Span4Mux_v                 0      1560               RISE  1       
I__956/O                                    Span4Mux_v                 352    1912               RISE  1       
I__958/I                                    Span4Mux_v                 0      1912               RISE  1       
I__958/O                                    Span4Mux_v                 352    2263               RISE  1       
I__960/I                                    Span4Mux_h                 0      2263               RISE  1       
I__960/O                                    Span4Mux_h                 302    2566               RISE  1       
I__964/I                                    Span4Mux_h                 0      2566               RISE  1       
I__964/O                                    Span4Mux_h                 302    2868               RISE  1       
I__975/I                                    Span4Mux_v                 0      2868               RISE  1       
I__975/O                                    Span4Mux_v                 352    3220               RISE  1       
I__991/I                                    Span4Mux_h                 0      3220               RISE  1       
I__991/O                                    Span4Mux_h                 302    3522               RISE  1       
I__1007/I                                   Span4Mux_v                 0      3522               RISE  1       
I__1007/O                                   Span4Mux_v                 352    3874               RISE  1       
I__1018/I                                   LocalMux                   0      3874               RISE  1       
I__1018/O                                   LocalMux                   330    4204               RISE  1       
I__1027/I                                   InMux                      0      4204               RISE  1       
I__1027/O                                   InMux                      260    4464               RISE  1       
i544_2_lut_LC_1_5_1/in0                     LogicCell40_SEQ_MODE_0000  0      4464               RISE  1       
i544_2_lut_LC_1_5_1/lcout                   LogicCell40_SEQ_MODE_0000  450    4914               RISE  3       
I__601/I                                    LocalMux                   0      4914               RISE  1       
I__601/O                                    LocalMux                   330    5245               RISE  1       
I__604/I                                    InMux                      0      5245               RISE  1       
I__604/O                                    InMux                      260    5505               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/in0               LogicCell40_SEQ_MODE_0000  0      5505               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  387    5892               FALL  1       
I__245/I                                    Odrv12                     0      5892               FALL  1       
I__245/O                                    Odrv12                     541    6433               FALL  1       
I__246/I                                    LocalMux                   0      6433               FALL  1       
I__246/O                                    LocalMux                   309    6742               FALL  1       
I__247/I                                    InMux                      0      6742               FALL  1       
I__247/O                                    InMux                      218    6960               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      6960               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    7340               FALL  1       
I__237/I                                    Odrv4                      0      7340               FALL  1       
I__237/O                                    Odrv4                      373    7713               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      7713               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    7917               FALL  1       
I__239/I                                    IoSpan4Mux                 0      7917               FALL  1       
I__239/O                                    IoSpan4Mux                 323    8240               FALL  1       
I__240/I                                    LocalMux                   0      8240               FALL  1       
I__240/O                                    LocalMux                   309    8550               FALL  1       
I__241/I                                    IoInMux                    0      8550               FALL  1       
I__241/O                                    IoInMux                    218    8767               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8767               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   11011              FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      11011              FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   13099              FALL  1       
CLKOUT                                      CLK_DIV                    0      13099              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[0]
Pad to Pad Delay : 11971

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[0]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_0_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_0_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_0_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_0_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__180/I                                    Odrv12                     0      1129               RISE  1       
I__180/O                                    Odrv12                     492    1621               RISE  1       
I__181/I                                    Sp12to4                    0      1621               RISE  1       
I__181/O                                    Sp12to4                    429    2050               RISE  1       
I__182/I                                    Span4Mux_v                 0      2050               RISE  1       
I__182/O                                    Span4Mux_v                 352    2401               RISE  1       
I__183/I                                    Span4Mux_v                 0      2401               RISE  1       
I__183/O                                    Span4Mux_v                 352    2753               RISE  1       
I__184/I                                    LocalMux                   0      2753               RISE  1       
I__184/O                                    LocalMux                   330    3083               RISE  1       
I__185/I                                    InMux                      0      3083               RISE  1       
I__185/O                                    InMux                      260    3344               RISE  1       
i535_2_lut_LC_1_5_6/in0                     LogicCell40_SEQ_MODE_0000  0      3344               RISE  1       
i535_2_lut_LC_1_5_6/lcout                   LogicCell40_SEQ_MODE_0000  450    3794               RISE  2       
I__619/I                                    LocalMux                   0      3794               RISE  1       
I__619/O                                    LocalMux                   330    4124               RISE  1       
I__621/I                                    InMux                      0      4124               RISE  1       
I__621/O                                    InMux                      260    4384               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/in1               LogicCell40_SEQ_MODE_0000  0      4384               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  380    4764               FALL  1       
I__245/I                                    Odrv12                     0      4764               FALL  1       
I__245/O                                    Odrv12                     541    5305               FALL  1       
I__246/I                                    LocalMux                   0      5305               FALL  1       
I__246/O                                    LocalMux                   309    5615               FALL  1       
I__247/I                                    InMux                      0      5615               FALL  1       
I__247/O                                    InMux                      218    5833               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      5833               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    6212               FALL  1       
I__237/I                                    Odrv4                      0      6212               FALL  1       
I__237/O                                    Odrv4                      373    6585               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      6585               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    6789               FALL  1       
I__239/I                                    IoSpan4Mux                 0      6789               FALL  1       
I__239/O                                    IoSpan4Mux                 323    7112               FALL  1       
I__240/I                                    LocalMux                   0      7112               FALL  1       
I__240/O                                    LocalMux                   309    7422               FALL  1       
I__241/I                                    IoInMux                    0      7422               FALL  1       
I__241/O                                    IoInMux                    218    7640               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7640               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9883               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9883               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11971              FALL  1       
CLKOUT                                      CLK_DIV                    0      11971              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[10]
Pad to Pad Delay : 11788

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[10]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_10_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__423/I                                    Odrv12                     0      1129               RISE  1       
I__423/O                                    Odrv12                     492    1621               RISE  1       
I__424/I                                    Sp12to4                    0      1621               RISE  1       
I__424/O                                    Sp12to4                    429    2050               RISE  1       
I__426/I                                    Span4Mux_v                 0      2050               RISE  1       
I__426/O                                    Span4Mux_v                 352    2401               RISE  1       
I__428/I                                    Span4Mux_v                 0      2401               RISE  1       
I__428/O                                    Span4Mux_v                 352    2753               RISE  1       
I__430/I                                    LocalMux                   0      2753               RISE  1       
I__430/O                                    LocalMux                   330    3083               RISE  1       
I__434/I                                    InMux                      0      3083               RISE  1       
I__434/O                                    InMux                      260    3344               RISE  1       
i755_4_lut_LC_1_10_4/in0                    LogicCell40_SEQ_MODE_0000  0      3344               RISE  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  387    3730               FALL  1       
I__214/I                                    CascadeMux                 0      3730               FALL  1       
I__214/O                                    CascadeMux                 0      3730               FALL  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      3730               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  380    4110               RISE  1       
I__254/I                                    LocalMux                   0      4110               RISE  1       
I__254/O                                    LocalMux                   330    4441               RISE  1       
I__255/I                                    InMux                      0      4441               RISE  1       
I__255/O                                    InMux                      260    4701               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4701               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    5151               RISE  1       
I__242/I                                    LocalMux                   0      5151               RISE  1       
I__242/O                                    LocalMux                   330    5481               RISE  1       
I__243/I                                    InMux                      0      5481               RISE  1       
I__243/O                                    InMux                      260    5741               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5741               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    6030               FALL  1       
I__237/I                                    Odrv4                      0      6030               FALL  1       
I__237/O                                    Odrv4                      373    6402               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      6402               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    6606               FALL  1       
I__239/I                                    IoSpan4Mux                 0      6606               FALL  1       
I__239/O                                    IoSpan4Mux                 323    6930               FALL  1       
I__240/I                                    LocalMux                   0      6930               FALL  1       
I__240/O                                    LocalMux                   309    7239               FALL  1       
I__241/I                                    IoInMux                    0      7239               FALL  1       
I__241/O                                    IoInMux                    218    7457               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7457               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9700               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9700               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11788              FALL  1       
CLKOUT                                      CLK_DIV                    0      11788              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[1]
Pad to Pad Delay : 11633

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[1]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_1_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_1_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_1_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__346/I                                    Odrv12                     0      1129               RISE  1       
I__346/O                                    Odrv12                     492    1621               RISE  1       
I__347/I                                    Span12Mux_v                0      1621               RISE  1       
I__347/O                                    Span12Mux_v                492    2113               RISE  1       
I__348/I                                    Sp12to4                    0      2113               RISE  1       
I__348/O                                    Sp12to4                    429    2542               RISE  1       
I__349/I                                    LocalMux                   0      2542               RISE  1       
I__349/O                                    LocalMux                   330    2873               RISE  1       
I__351/I                                    InMux                      0      2873               RISE  1       
I__351/O                                    InMux                      260    3133               RISE  1       
i544_2_lut_LC_1_5_1/in3                     LogicCell40_SEQ_MODE_0000  0      3133               RISE  1       
i544_2_lut_LC_1_5_1/lcout                   LogicCell40_SEQ_MODE_0000  316    3449               RISE  3       
I__601/I                                    LocalMux                   0      3449               RISE  1       
I__601/O                                    LocalMux                   330    3780               RISE  1       
I__604/I                                    InMux                      0      3780               RISE  1       
I__604/O                                    InMux                      260    4040               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/in0               LogicCell40_SEQ_MODE_0000  0      4040               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  387    4426               FALL  1       
I__245/I                                    Odrv12                     0      4426               FALL  1       
I__245/O                                    Odrv12                     541    4968               FALL  1       
I__246/I                                    LocalMux                   0      4968               FALL  1       
I__246/O                                    LocalMux                   309    5277               FALL  1       
I__247/I                                    InMux                      0      5277               FALL  1       
I__247/O                                    InMux                      218    5495               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      5495               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    5875               FALL  1       
I__237/I                                    Odrv4                      0      5875               FALL  1       
I__237/O                                    Odrv4                      373    6248               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      6248               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    6452               FALL  1       
I__239/I                                    IoSpan4Mux                 0      6452               FALL  1       
I__239/O                                    IoSpan4Mux                 323    6775               FALL  1       
I__240/I                                    LocalMux                   0      6775               FALL  1       
I__240/O                                    LocalMux                   309    7084               FALL  1       
I__241/I                                    IoInMux                    0      7084               FALL  1       
I__241/O                                    IoInMux                    218    7302               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7302               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9545               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9545               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11633              FALL  1       
CLKOUT                                      CLK_DIV                    0      11633              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[6]
Pad to Pad Delay : 11570

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[6]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_6_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_6_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_6_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__228/I                                    Odrv12                     0      1129               RISE  1       
I__228/O                                    Odrv12                     492    1621               RISE  1       
I__229/I                                    Span12Mux_v                0      1621               RISE  1       
I__229/O                                    Span12Mux_v                492    2113               RISE  1       
I__231/I                                    Sp12to4                    0      2113               RISE  1       
I__231/O                                    Sp12to4                    429    2542               RISE  1       
I__234/I                                    LocalMux                   0      2542               RISE  1       
I__234/O                                    LocalMux                   330    2873               RISE  1       
I__235/I                                    InMux                      0      2873               RISE  1       
I__235/O                                    InMux                      260    3133               RISE  1       
i755_4_lut_LC_1_10_4/in1                    LogicCell40_SEQ_MODE_0000  0      3133               RISE  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  380    3512               FALL  1       
I__214/I                                    CascadeMux                 0      3512               FALL  1       
I__214/O                                    CascadeMux                 0      3512               FALL  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      3512               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  380    3892               RISE  1       
I__254/I                                    LocalMux                   0      3892               RISE  1       
I__254/O                                    LocalMux                   330    4223               RISE  1       
I__255/I                                    InMux                      0      4223               RISE  1       
I__255/O                                    InMux                      260    4483               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4483               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    4933               RISE  1       
I__242/I                                    LocalMux                   0      4933               RISE  1       
I__242/O                                    LocalMux                   330    5263               RISE  1       
I__243/I                                    InMux                      0      5263               RISE  1       
I__243/O                                    InMux                      260    5523               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5523               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    5812               FALL  1       
I__237/I                                    Odrv4                      0      5812               FALL  1       
I__237/O                                    Odrv4                      373    6184               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      6184               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    6388               FALL  1       
I__239/I                                    IoSpan4Mux                 0      6388               FALL  1       
I__239/O                                    IoSpan4Mux                 323    6712               FALL  1       
I__240/I                                    LocalMux                   0      6712               FALL  1       
I__240/O                                    LocalMux                   309    7021               FALL  1       
I__241/I                                    IoInMux                    0      7021               FALL  1       
I__241/O                                    IoInMux                    218    7239               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7239               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9482               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9482               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11570              FALL  1       
CLKOUT                                      CLK_DIV                    0      11570              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[2]
Pad to Pad Delay : 11429

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[2]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_2_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_2_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_2_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__333/I                                    Odrv12                     0      1129               RISE  1       
I__333/O                                    Odrv12                     492    1621               RISE  1       
I__334/I                                    Span12Mux_v                0      1621               RISE  1       
I__334/O                                    Span12Mux_v                492    2113               RISE  1       
I__336/I                                    Sp12to4                    0      2113               RISE  1       
I__336/O                                    Sp12to4                    429    2542               RISE  1       
I__338/I                                    Span4Mux_h                 0      2542               RISE  1       
I__338/O                                    Span4Mux_h                 302    2844               RISE  1       
I__341/I                                    LocalMux                   0      2844               RISE  1       
I__341/O                                    LocalMux                   330    3175               RISE  1       
I__342/I                                    InMux                      0      3175               RISE  1       
I__342/O                                    InMux                      260    3435               RISE  1       
i760_4_lut_LC_1_10_5/in3                    LogicCell40_SEQ_MODE_0000  0      3435               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  316    3751               RISE  1       
I__254/I                                    LocalMux                   0      3751               RISE  1       
I__254/O                                    LocalMux                   330    4082               RISE  1       
I__255/I                                    InMux                      0      4082               RISE  1       
I__255/O                                    InMux                      260    4342               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4342               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    4792               RISE  1       
I__242/I                                    LocalMux                   0      4792               RISE  1       
I__242/O                                    LocalMux                   330    5123               RISE  1       
I__243/I                                    InMux                      0      5123               RISE  1       
I__243/O                                    InMux                      260    5383               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5383               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    5671               FALL  1       
I__237/I                                    Odrv4                      0      5671               FALL  1       
I__237/O                                    Odrv4                      373    6044               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      6044               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    6248               FALL  1       
I__239/I                                    IoSpan4Mux                 0      6248               FALL  1       
I__239/O                                    IoSpan4Mux                 323    6571               FALL  1       
I__240/I                                    LocalMux                   0      6571               FALL  1       
I__240/O                                    LocalMux                   309    6880               FALL  1       
I__241/I                                    IoInMux                    0      6880               FALL  1       
I__241/O                                    IoInMux                    218    7098               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7098               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9341               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9341               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11429              FALL  1       
CLKOUT                                      CLK_DIV                    0      11429              FALL  1       

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[15]
Pad to Pad Delay : 11261

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[15]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1090/I                                   Odrv12                     0      1129               RISE  1       
I__1090/O                                   Odrv12                     492    1621               RISE  1       
I__1092/I                                   Span12Mux_v                0      1621               RISE  1       
I__1092/O                                   Span12Mux_v                492    2113               RISE  1       
I__1096/I                                   Sp12to4                    0      2113               RISE  1       
I__1096/O                                   Sp12to4                    429    2542               RISE  1       
I__1100/I                                   LocalMux                   0      2542               RISE  1       
I__1100/O                                   LocalMux                   330    2873               RISE  1       
I__1103/I                                   InMux                      0      2873               RISE  1       
I__1103/O                                   InMux                      260    3133               RISE  1       
i760_4_lut_LC_1_10_5/in0                    LogicCell40_SEQ_MODE_0000  0      3133               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  450    3583               RISE  1       
I__254/I                                    LocalMux                   0      3583               RISE  1       
I__254/O                                    LocalMux                   330    3913               RISE  1       
I__255/I                                    InMux                      0      3913               RISE  1       
I__255/O                                    InMux                      260    4173               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4173               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    4623               RISE  1       
I__242/I                                    LocalMux                   0      4623               RISE  1       
I__242/O                                    LocalMux                   330    4954               RISE  1       
I__243/I                                    InMux                      0      4954               RISE  1       
I__243/O                                    InMux                      260    5214               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5214               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    5502               FALL  1       
I__237/I                                    Odrv4                      0      5502               FALL  1       
I__237/O                                    Odrv4                      373    5875               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5875               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    6079               FALL  1       
I__239/I                                    IoSpan4Mux                 0      6079               FALL  1       
I__239/O                                    IoSpan4Mux                 323    6402               FALL  1       
I__240/I                                    LocalMux                   0      6402               FALL  1       
I__240/O                                    LocalMux                   309    6712               FALL  1       
I__241/I                                    IoInMux                    0      6712               FALL  1       
I__241/O                                    IoInMux                    218    6930               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6930               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9173               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9173               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11261              FALL  1       
CLKOUT                                      CLK_DIV                    0      11261              FALL  1       

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[8]
Pad to Pad Delay : 11057

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[8]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_8_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_8_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_8_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__786/I                                    Odrv4                      0      1129               RISE  1       
I__786/O                                    Odrv4                      352    1480               RISE  1       
I__788/I                                    Span4Mux_v                 0      1480               RISE  1       
I__788/O                                    Span4Mux_v                 352    1832               RISE  1       
I__790/I                                    Span4Mux_h                 0      1832               RISE  1       
I__790/O                                    Span4Mux_h                 302    2134               RISE  1       
I__792/I                                    LocalMux                   0      2134               RISE  1       
I__792/O                                    LocalMux                   330    2465               RISE  1       
I__796/I                                    InMux                      0      2465               RISE  1       
I__796/O                                    InMux                      260    2725               RISE  1       
i755_4_lut_LC_1_10_4/in3                    LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  274    2999               FALL  1       
I__214/I                                    CascadeMux                 0      2999               FALL  1       
I__214/O                                    CascadeMux                 0      2999               FALL  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      2999               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  380    3379               RISE  1       
I__254/I                                    LocalMux                   0      3379               RISE  1       
I__254/O                                    LocalMux                   330    3709               RISE  1       
I__255/I                                    InMux                      0      3709               RISE  1       
I__255/O                                    InMux                      260    3969               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3969               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    4419               RISE  1       
I__242/I                                    LocalMux                   0      4419               RISE  1       
I__242/O                                    LocalMux                   330    4750               RISE  1       
I__243/I                                    InMux                      0      4750               RISE  1       
I__243/O                                    InMux                      260    5010               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5010               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    5298               FALL  1       
I__237/I                                    Odrv4                      0      5298               FALL  1       
I__237/O                                    Odrv4                      373    5671               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5671               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5875               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5875               FALL  1       
I__239/O                                    IoSpan4Mux                 323    6198               FALL  1       
I__240/I                                    LocalMux                   0      6198               FALL  1       
I__240/O                                    LocalMux                   309    6508               FALL  1       
I__241/I                                    IoInMux                    0      6508               FALL  1       
I__241/O                                    IoInMux                    218    6726               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6726               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8969               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8969               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   11057              FALL  1       
CLKOUT                                      CLK_DIV                    0      11057              FALL  1       

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[7]
Pad to Pad Delay : 10820

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[7]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_7_iopad/DOUT            IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DCNT_7_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DCNT_7_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__540/I                                    Odrv12                     0      1209               RISE  1       
I__540/O                                    Odrv12                     492    1701               RISE  1       
I__541/I                                    Sp12to4                    0      1701               RISE  1       
I__541/O                                    Sp12to4                    429    2130               RISE  1       
I__543/I                                    Span4Mux_v                 0      2130               RISE  1       
I__543/O                                    Span4Mux_v                 352    2481               RISE  1       
I__545/I                                    Span4Mux_v                 0      2481               RISE  1       
I__545/O                                    Span4Mux_v                 352    2833               RISE  1       
I__547/I                                    LocalMux                   0      2833               RISE  1       
I__547/O                                    LocalMux                   330    3163               RISE  1       
I__550/I                                    InMux                      0      3163               RISE  1       
I__550/O                                    InMux                      260    3424               RISE  1       
i764_4_lut_LC_1_11_3/in1                    LogicCell40_SEQ_MODE_0000  0      3424               RISE  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  380    3803               FALL  1       
I__253/I                                    CascadeMux                 0      3803               FALL  1       
I__253/O                                    CascadeMux                 0      3803               FALL  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      3803               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  380    4183               RISE  1       
I__242/I                                    LocalMux                   0      4183               RISE  1       
I__242/O                                    LocalMux                   330    4514               RISE  1       
I__243/I                                    InMux                      0      4514               RISE  1       
I__243/O                                    InMux                      260    4774               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4774               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    5062               FALL  1       
I__237/I                                    Odrv4                      0      5062               FALL  1       
I__237/O                                    Odrv4                      373    5435               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5435               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5639               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5639               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5962               FALL  1       
I__240/I                                    LocalMux                   0      5962               FALL  1       
I__240/O                                    LocalMux                   309    6271               FALL  1       
I__241/I                                    IoInMux                    0      6271               FALL  1       
I__241/O                                    IoInMux                    218    6489               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6489               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8732               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8732               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10820              FALL  1       
CLKOUT                                      CLK_DIV                    0      10820              FALL  1       

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[5]
Pad to Pad Delay : 10804

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[5]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_5_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_5_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_5_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_5_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__821/I                                    Odrv4                      0      1129               RISE  1       
I__821/O                                    Odrv4                      352    1480               RISE  1       
I__823/I                                    Span4Mux_v                 0      1480               RISE  1       
I__823/O                                    Span4Mux_v                 352    1832               RISE  1       
I__825/I                                    Span4Mux_h                 0      1832               RISE  1       
I__825/O                                    Span4Mux_h                 302    2134               RISE  1       
I__827/I                                    LocalMux                   0      2134               RISE  1       
I__827/O                                    LocalMux                   330    2465               RISE  1       
I__831/I                                    InMux                      0      2465               RISE  1       
I__831/O                                    InMux                      260    2725               RISE  1       
i760_4_lut_LC_1_10_5/in1                    LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  401    3126               RISE  1       
I__254/I                                    LocalMux                   0      3126               RISE  1       
I__254/O                                    LocalMux                   330    3456               RISE  1       
I__255/I                                    InMux                      0      3456               RISE  1       
I__255/O                                    InMux                      260    3716               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3716               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    4166               RISE  1       
I__242/I                                    LocalMux                   0      4166               RISE  1       
I__242/O                                    LocalMux                   330    4497               RISE  1       
I__243/I                                    InMux                      0      4497               RISE  1       
I__243/O                                    InMux                      260    4757               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4757               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    5045               FALL  1       
I__237/I                                    Odrv4                      0      5045               FALL  1       
I__237/O                                    Odrv4                      373    5418               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5418               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5622               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5622               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5945               FALL  1       
I__240/I                                    LocalMux                   0      5945               FALL  1       
I__240/O                                    LocalMux                   309    6255               FALL  1       
I__241/I                                    IoInMux                    0      6255               FALL  1       
I__241/O                                    IoInMux                    218    6473               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6473               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8716               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8716               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10804              FALL  1       
CLKOUT                                      CLK_DIV                    0      10804              FALL  1       

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[11]
Pad to Pad Delay : 10614

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[11]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_11_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__805/I                                    Odrv12                     0      1129               RISE  1       
I__805/O                                    Odrv12                     492    1621               RISE  1       
I__807/I                                    LocalMux                   0      1621               RISE  1       
I__807/O                                    LocalMux                   330    1951               RISE  1       
I__811/I                                    InMux                      0      1951               RISE  1       
I__811/O                                    InMux                      260    2212               RISE  1       
I__814/I                                    CascadeMux                 0      2212               RISE  1       
I__814/O                                    CascadeMux                 0      2212               RISE  1       
i755_4_lut_LC_1_10_4/in2                    LogicCell40_SEQ_MODE_0000  0      2212               RISE  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  345    2556               FALL  1       
I__214/I                                    CascadeMux                 0      2556               FALL  1       
I__214/O                                    CascadeMux                 0      2556               FALL  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      2556               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  380    2936               RISE  1       
I__254/I                                    LocalMux                   0      2936               RISE  1       
I__254/O                                    LocalMux                   330    3266               RISE  1       
I__255/I                                    InMux                      0      3266               RISE  1       
I__255/O                                    InMux                      260    3526               RISE  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3526               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  450    3976               RISE  1       
I__242/I                                    LocalMux                   0      3976               RISE  1       
I__242/O                                    LocalMux                   330    4307               RISE  1       
I__243/I                                    InMux                      0      4307               RISE  1       
I__243/O                                    InMux                      260    4567               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4567               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    4855               FALL  1       
I__237/I                                    Odrv4                      0      4855               FALL  1       
I__237/O                                    Odrv4                      373    5228               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5228               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5432               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5432               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5755               FALL  1       
I__240/I                                    LocalMux                   0      5755               FALL  1       
I__240/O                                    LocalMux                   309    6065               FALL  1       
I__241/I                                    IoInMux                    0      6065               FALL  1       
I__241/O                                    IoInMux                    218    6283               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6283               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8526               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8526               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10614              FALL  1       
CLKOUT                                      CLK_DIV                    0      10614              FALL  1       

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[13]
Pad to Pad Delay : 10536

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[13]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_13_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__411/I                                    Odrv12                     0      1129               RISE  1       
I__411/O                                    Odrv12                     492    1621               RISE  1       
I__413/I                                    Span12Mux_v                0      1621               RISE  1       
I__413/O                                    Span12Mux_v                492    2113               RISE  1       
I__415/I                                    Sp12to4                    0      2113               RISE  1       
I__415/O                                    Sp12to4                    429    2542               RISE  1       
I__418/I                                    LocalMux                   0      2542               RISE  1       
I__418/O                                    LocalMux                   330    2873               RISE  1       
I__422/I                                    InMux                      0      2873               RISE  1       
I__422/O                                    InMux                      260    3133               RISE  1       
i764_4_lut_LC_1_11_3/in0                    LogicCell40_SEQ_MODE_0000  0      3133               RISE  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  387    3519               FALL  1       
I__253/I                                    CascadeMux                 0      3519               FALL  1       
I__253/O                                    CascadeMux                 0      3519               FALL  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      3519               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  380    3899               RISE  1       
I__242/I                                    LocalMux                   0      3899               RISE  1       
I__242/O                                    LocalMux                   330    4230               RISE  1       
I__243/I                                    InMux                      0      4230               RISE  1       
I__243/O                                    InMux                      260    4490               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4490               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    4778               FALL  1       
I__237/I                                    Odrv4                      0      4778               FALL  1       
I__237/O                                    Odrv4                      373    5151               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5151               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5355               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5355               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5678               FALL  1       
I__240/I                                    LocalMux                   0      5678               FALL  1       
I__240/O                                    LocalMux                   309    5987               FALL  1       
I__241/I                                    IoInMux                    0      5987               FALL  1       
I__241/O                                    IoInMux                    218    6205               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6205               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8448               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8448               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10536              FALL  1       
CLKOUT                                      CLK_DIV                    0      10536              FALL  1       

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[14]
Pad to Pad Delay : 10487

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[14]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1033/I                                   Odrv12                     0      1129               RISE  1       
I__1033/O                                   Odrv12                     492    1621               RISE  1       
I__1034/I                                   Span12Mux_v                0      1621               RISE  1       
I__1034/O                                   Span12Mux_v                492    2113               RISE  1       
I__1035/I                                   Span12Mux_h                0      2113               RISE  1       
I__1035/O                                   Span12Mux_h                492    2605               RISE  1       
I__1036/I                                   LocalMux                   0      2605               RISE  1       
I__1036/O                                   LocalMux                   330    2936               RISE  1       
I__1039/I                                   InMux                      0      2936               RISE  1       
I__1039/O                                   InMux                      260    3196               RISE  1       
i764_4_lut_LC_1_11_3/in3                    LogicCell40_SEQ_MODE_0000  0      3196               RISE  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  274    3470               FALL  1       
I__253/I                                    CascadeMux                 0      3470               FALL  1       
I__253/O                                    CascadeMux                 0      3470               FALL  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      3470               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  380    3850               RISE  1       
I__242/I                                    LocalMux                   0      3850               RISE  1       
I__242/O                                    LocalMux                   330    4180               RISE  1       
I__243/I                                    InMux                      0      4180               RISE  1       
I__243/O                                    InMux                      260    4441               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4441               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    4729               FALL  1       
I__237/I                                    Odrv4                      0      4729               FALL  1       
I__237/O                                    Odrv4                      373    5101               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5101               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5305               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5305               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5629               FALL  1       
I__240/I                                    LocalMux                   0      5629               FALL  1       
I__240/O                                    LocalMux                   309    5938               FALL  1       
I__241/I                                    IoInMux                    0      5938               FALL  1       
I__241/O                                    IoInMux                    218    6156               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6156               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8399               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8399               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10487              FALL  1       
CLKOUT                                      CLK_DIV                    0      10487              FALL  1       

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[3]
Pad to Pad Delay : 9679

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[3]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_3_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_3_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_3_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__935/I                                    Odrv4                      0      1129               RISE  1       
I__935/O                                    Odrv4                      352    1480               RISE  1       
I__938/I                                    Span4Mux_h                 0      1480               RISE  1       
I__938/O                                    Span4Mux_h                 302    1783               RISE  1       
I__942/I                                    Span4Mux_v                 0      1783               RISE  1       
I__942/O                                    Span4Mux_v                 352    2134               RISE  1       
I__946/I                                    LocalMux                   0      2134               RISE  1       
I__946/O                                    LocalMux                   330    2465               RISE  1       
I__950/I                                    InMux                      0      2465               RISE  1       
I__950/O                                    InMux                      260    2725               RISE  1       
i1_4_lut_LC_1_11_4/in3                      LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  316    3041               RISE  1       
I__242/I                                    LocalMux                   0      3041               RISE  1       
I__242/O                                    LocalMux                   330    3372               RISE  1       
I__243/I                                    InMux                      0      3372               RISE  1       
I__243/O                                    InMux                      260    3632               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      3632               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    3920               FALL  1       
I__237/I                                    Odrv4                      0      3920               FALL  1       
I__237/O                                    Odrv4                      373    4293               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      4293               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    4497               FALL  1       
I__239/I                                    IoSpan4Mux                 0      4497               FALL  1       
I__239/O                                    IoSpan4Mux                 323    4820               FALL  1       
I__240/I                                    LocalMux                   0      4820               FALL  1       
I__240/O                                    LocalMux                   309    5130               FALL  1       
I__241/I                                    IoInMux                    0      5130               FALL  1       
I__241/O                                    IoInMux                    218    5348               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5348               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7591               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7591               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   9679               FALL  1       
CLKOUT                                      CLK_DIV                    0      9679               FALL  1       

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[9]
Pad to Pad Delay : 9573

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[9]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_9_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_9_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_9_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1079/I                                   Odrv12                     0      1129               RISE  1       
I__1079/O                                   Odrv12                     492    1621               RISE  1       
I__1080/I                                   LocalMux                   0      1621               RISE  1       
I__1080/O                                   LocalMux                   330    1951               RISE  1       
I__1083/I                                   InMux                      0      1951               RISE  1       
I__1083/O                                   InMux                      260    2212               RISE  1       
I__1087/I                                   CascadeMux                 0      2212               RISE  1       
I__1087/O                                   CascadeMux                 0      2212               RISE  1       
i764_4_lut_LC_1_11_3/in2                    LogicCell40_SEQ_MODE_0000  0      2212               RISE  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  345    2556               FALL  1       
I__253/I                                    CascadeMux                 0      2556               FALL  1       
I__253/O                                    CascadeMux                 0      2556               FALL  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      2556               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  380    2936               RISE  1       
I__242/I                                    LocalMux                   0      2936               RISE  1       
I__242/O                                    LocalMux                   330    3266               RISE  1       
I__243/I                                    InMux                      0      3266               RISE  1       
I__243/O                                    InMux                      260    3526               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      3526               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  288    3815               FALL  1       
I__237/I                                    Odrv4                      0      3815               FALL  1       
I__237/O                                    Odrv4                      373    4187               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      4187               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    4391               FALL  1       
I__239/I                                    IoSpan4Mux                 0      4391               FALL  1       
I__239/O                                    IoSpan4Mux                 323    4715               FALL  1       
I__240/I                                    LocalMux                   0      4715               FALL  1       
I__240/O                                    LocalMux                   309    5024               FALL  1       
I__241/I                                    IoInMux                    0      5024               FALL  1       
I__241/O                                    IoInMux                    218    5242               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5242               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7485               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7485               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   9573               FALL  1       
CLKOUT                                      CLK_DIV                    0      9573               FALL  1       

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[4]
Pad to Pad Delay : 9566

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[4]                                     CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_4_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_4_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_4_preio/DIN0            PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__436/I                                    Odrv4                      0      1129               RISE  1       
I__436/O                                    Odrv4                      352    1480               RISE  1       
I__438/I                                    Span4Mux_v                 0      1480               RISE  1       
I__438/O                                    Span4Mux_v                 352    1832               RISE  1       
I__440/I                                    Span4Mux_h                 0      1832               RISE  1       
I__440/O                                    Span4Mux_h                 302    2134               RISE  1       
I__444/I                                    Span4Mux_v                 0      2134               RISE  1       
I__444/O                                    Span4Mux_v                 352    2486               RISE  1       
I__448/I                                    LocalMux                   0      2486               RISE  1       
I__448/O                                    LocalMux                   330    2816               RISE  1       
I__451/I                                    InMux                      0      2816               RISE  1       
I__451/O                                    InMux                      260    3076               RISE  1       
i766_3_lut_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000  0      3076               RISE  1       
i766_3_lut_LC_1_11_6/ltout                  LogicCell40_SEQ_MODE_0000  380    3456               FALL  1       
I__244/I                                    CascadeMux                 0      3456               FALL  1       
I__244/O                                    CascadeMux                 0      3456               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in2              LogicCell40_SEQ_MODE_0000  0      3456               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  352    3808               FALL  1       
I__237/I                                    Odrv4                      0      3808               FALL  1       
I__237/O                                    Odrv4                      373    4180               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      4180               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    4384               FALL  1       
I__239/I                                    IoSpan4Mux                 0      4384               FALL  1       
I__239/O                                    IoSpan4Mux                 323    4708               FALL  1       
I__240/I                                    LocalMux                   0      4708               FALL  1       
I__240/O                                    LocalMux                   309    5017               FALL  1       
I__241/I                                    IoInMux                    0      5017               FALL  1       
I__241/O                                    IoInMux                    218    5235               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5235               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7478               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7478               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   9566               FALL  1       
CLKOUT                                      CLK_DIV                    0      9566               FALL  1       

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[12]
Pad to Pad Delay : 9489

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[12]                                    CLK_DIV                    0      0                  RISE  1       
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DCNT_12_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DCNT_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DCNT_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__1056/I                                   Odrv12                     0      1129               RISE  1       
I__1056/O                                   Odrv12                     492    1621               RISE  1       
I__1058/I                                   Sp12to4                    0      1621               RISE  1       
I__1058/O                                   Sp12to4                    429    2050               RISE  1       
I__1062/I                                   Span4Mux_v                 0      2050               RISE  1       
I__1062/O                                   Span4Mux_v                 352    2401               RISE  1       
I__1066/I                                   LocalMux                   0      2401               RISE  1       
I__1066/O                                   LocalMux                   330    2732               RISE  1       
I__1070/I                                   InMux                      0      2732               RISE  1       
I__1070/O                                   InMux                      260    2992               RISE  1       
i766_3_lut_LC_1_11_6/in0                    LogicCell40_SEQ_MODE_0000  0      2992               RISE  1       
i766_3_lut_LC_1_11_6/ltout                  LogicCell40_SEQ_MODE_0000  387    3379               FALL  1       
I__244/I                                    CascadeMux                 0      3379               FALL  1       
I__244/O                                    CascadeMux                 0      3379               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in2              LogicCell40_SEQ_MODE_0000  0      3379               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  352    3730               FALL  1       
I__237/I                                    Odrv4                      0      3730               FALL  1       
I__237/O                                    Odrv4                      373    4103               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      4103               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    4307               FALL  1       
I__239/I                                    IoSpan4Mux                 0      4307               FALL  1       
I__239/O                                    IoSpan4Mux                 323    4630               FALL  1       
I__240/I                                    LocalMux                   0      4630               FALL  1       
I__240/O                                    LocalMux                   309    4940               FALL  1       
I__241/I                                    IoInMux                    0      4940               FALL  1       
I__241/O                                    IoInMux                    218    5158               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5158               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7401               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7401               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   9489               FALL  1       
CLKOUT                                      CLK_DIV                    0      9489               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: DCNT[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[0]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -3666


Capture Clock Path Delay       2405
+ Hold  Time                      0
- Data Path Delay             -6071
---------------------------- ------
Hold Time                     -3666

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[0]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_0_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__180/I                                   Odrv12                     0      924                FALL  1       
I__180/O                                   Odrv12                     541    1465               FALL  1       
I__181/I                                   Sp12to4                    0      1465               FALL  1       
I__181/O                                   Sp12to4                    450    1915               FALL  1       
I__182/I                                   Span4Mux_v                 0      1915               FALL  1       
I__182/O                                   Span4Mux_v                 373    2288               FALL  1       
I__183/I                                   Span4Mux_v                 0      2288               FALL  1       
I__183/O                                   Span4Mux_v                 373    2661               FALL  1       
I__184/I                                   LocalMux                   0      2661               FALL  1       
I__184/O                                   LocalMux                   309    2970               FALL  1       
I__185/I                                   InMux                      0      2970               FALL  1       
I__185/O                                   InMux                      218    3188               FALL  1       
i535_2_lut_LC_1_5_6/in0                    LogicCell40_SEQ_MODE_0000  0      3188               FALL  1       
i535_2_lut_LC_1_5_6/lcout                  LogicCell40_SEQ_MODE_0000  387    3575               FALL  2       
I__620/I                                   Odrv4                      0      3575               FALL  1       
I__620/O                                   Odrv4                      373    3948               FALL  1       
I__622/I                                   Span4Mux_h                 0      3948               FALL  1       
I__622/O                                   Span4Mux_h                 316    4264               FALL  1       
I__623/I                                   Span4Mux_v                 0      4264               FALL  1       
I__623/O                                   Span4Mux_v                 373    4637               FALL  1       
I__624/I                                   LocalMux                   0      4637               FALL  1       
I__624/O                                   LocalMux                   309    4946               FALL  1       
I__625/I                                   InMux                      0      4946               FALL  1       
I__625/O                                   InMux                      218    5164               FALL  1       
sub_72_add_2_2_lut_LC_5_8_0/in1            LogicCell40_SEQ_MODE_0000  0      5164               FALL  1       
sub_72_add_2_2_lut_LC_5_8_0/lcout          LogicCell40_SEQ_MODE_0000  380    5544               FALL  1       
I__612/I                                   LocalMux                   0      5544               FALL  1       
I__612/O                                   LocalMux                   309    5853               FALL  1       
I__613/I                                   InMux                      0      5853               FALL  1       
I__613/O                                   InMux                      218    6071               FALL  1       
t0off_i0_i0_LC_5_7_4/in0                   LogicCell40_SEQ_MODE_1000  0      6071               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__849/I                       Odrv12                     0      0                  RISE  1       
I__849/O                       Odrv12                     492    492                RISE  1       
I__852/I                       Span12Mux_v                0      492                RISE  1       
I__852/O                       Span12Mux_v                492    984                RISE  1       
I__856/I                       Sp12to4                    0      984                RISE  1       
I__856/O                       Sp12to4                    429    1413               RISE  1       
I__860/I                       Span4Mux_v                 0      1413               RISE  1       
I__860/O                       Span4Mux_v                 352    1765               RISE  1       
I__867/I                       LocalMux                   0      1765               RISE  1       
I__867/O                       LocalMux                   330    2095               RISE  1       
I__879/I                       ClkMux                     0      2095               RISE  1       
I__879/O                       ClkMux                     309    2405               RISE  1       
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.4.2::Path details for port: DCNT[10]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[10]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1859


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -4475
---------------------------- ------
Hold Time                     -1859

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[10]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_10_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__423/I                                    Odrv12                     0      924                FALL  1       
I__423/O                                    Odrv12                     541    1465               FALL  1       
I__424/I                                    Sp12to4                    0      1465               FALL  1       
I__424/O                                    Sp12to4                    450    1915               FALL  1       
I__426/I                                    Span4Mux_v                 0      1915               FALL  1       
I__426/O                                    Span4Mux_v                 373    2288               FALL  1       
I__428/I                                    Span4Mux_v                 0      2288               FALL  1       
I__428/O                                    Span4Mux_v                 373    2661               FALL  1       
I__430/I                                    LocalMux                   0      2661               FALL  1       
I__430/O                                    LocalMux                   309    2970               FALL  1       
I__433/I                                    InMux                      0      2970               FALL  1       
I__433/O                                    InMux                      218    3188               FALL  1       
i550_2_lut_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_0000  0      3188               FALL  1       
i550_2_lut_LC_1_10_6/lcout                  LogicCell40_SEQ_MODE_0000  387    3575               FALL  2       
I__702/I                                    Odrv4                      0      3575               FALL  1       
I__702/O                                    Odrv4                      373    3948               FALL  1       
I__704/I                                    LocalMux                   0      3948               FALL  1       
I__704/O                                    LocalMux                   309    4257               FALL  1       
I__706/I                                    InMux                      0      4257               FALL  1       
I__706/O                                    InMux                      218    4475               FALL  1       
t0on_i0_i9_LC_3_10_2/in0                    LogicCell40_SEQ_MODE_1000  0      4475               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__851/I                       Sp12to4                    0      492                RISE  1       
I__851/O                       Sp12to4                    429    921                RISE  1       
I__855/I                       Span4Mux_v                 0      921                RISE  1       
I__855/O                       Span4Mux_v                 352    1273               RISE  1       
I__859/I                       Span4Mux_v                 0      1273               RISE  1       
I__859/O                       Span4Mux_v                 352    1624               RISE  1       
I__866/I                       Span4Mux_v                 0      1624               RISE  1       
I__866/O                       Span4Mux_v                 352    1976               RISE  1       
I__876/I                       LocalMux                   0      1976               RISE  1       
I__876/O                       LocalMux                   330    2306               RISE  1       
I__887/I                       ClkMux                     0      2306               RISE  1       
I__887/O                       ClkMux                     309    2616               RISE  1       
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.3::Path details for port: DCNT[11]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[11]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1100


Capture Clock Path Delay       2545
+ Hold  Time                      0
- Data Path Delay             -3645
---------------------------- ------
Hold Time                     -1100

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[11]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_11_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__805/I                                    Odrv12                     0      924                FALL  1       
I__805/O                                    Odrv12                     541    1465               FALL  1       
I__806/I                                    LocalMux                   0      1465               FALL  1       
I__806/O                                    LocalMux                   309    1775               FALL  1       
I__810/I                                    InMux                      0      1775               FALL  1       
I__810/O                                    InMux                      218    1993               FALL  1       
i551_2_lut_LC_1_10_0/in1                    LogicCell40_SEQ_MODE_0000  0      1993               FALL  1       
i551_2_lut_LC_1_10_0/lcout                  LogicCell40_SEQ_MODE_0000  380    2373               FALL  2       
I__689/I                                    Odrv4                      0      2373               FALL  1       
I__689/O                                    Odrv4                      373    2745               FALL  1       
I__691/I                                    Span4Mux_v                 0      2745               FALL  1       
I__691/O                                    Span4Mux_v                 373    3118               FALL  1       
I__693/I                                    LocalMux                   0      3118               FALL  1       
I__693/O                                    LocalMux                   309    3427               FALL  1       
I__695/I                                    InMux                      0      3427               FALL  1       
I__695/O                                    InMux                      218    3645               FALL  1       
t0on_i0_i10_LC_3_9_2/in1                    LogicCell40_SEQ_MODE_1000  0      3645               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__853/I                       Span12Mux_h                0      984                RISE  1       
I__853/O                       Span12Mux_h                492    1477               RISE  1       
I__857/I                       Sp12to4                    0      1477               RISE  1       
I__857/O                       Sp12to4                    429    1906               RISE  1       
I__864/I                       LocalMux                   0      1906               RISE  1       
I__864/O                       LocalMux                   330    2236               RISE  1       
I__871/I                       ClkMux                     0      2236               RISE  1       
I__871/O                       ClkMux                     309    2545               RISE  1       
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000  0      2545               RISE  1       

6.4.4::Path details for port: DCNT[12]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[12]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1107


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3723
---------------------------- ------
Hold Time                     -1107

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[12]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_12_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1056/I                                   Odrv12                     0      924                FALL  1       
I__1056/O                                   Odrv12                     541    1465               FALL  1       
I__1059/I                                   Sp12to4                    0      1465               FALL  1       
I__1059/O                                   Sp12to4                    450    1915               FALL  1       
I__1063/I                                   Span4Mux_v                 0      1915               FALL  1       
I__1063/O                                   Span4Mux_v                 373    2288               FALL  1       
I__1067/I                                   LocalMux                   0      2288               FALL  1       
I__1067/O                                   LocalMux                   309    2598               FALL  1       
I__1071/I                                   InMux                      0      2598               FALL  1       
I__1071/O                                   InMux                      218    2816               FALL  1       
i552_2_lut_LC_3_11_2/in1                    LogicCell40_SEQ_MODE_0000  0      2816               FALL  1       
i552_2_lut_LC_3_11_2/lcout                  LogicCell40_SEQ_MODE_0000  380    3195               FALL  2       
I__679/I                                    LocalMux                   0      3195               FALL  1       
I__679/O                                    LocalMux                   309    3505               FALL  1       
I__681/I                                    InMux                      0      3505               FALL  1       
I__681/O                                    InMux                      218    3723               FALL  1       
t0on_i0_i11_LC_3_10_4/in0                   LogicCell40_SEQ_MODE_1000  0      3723               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__851/I                       Sp12to4                    0      492                RISE  1       
I__851/O                       Sp12to4                    429    921                RISE  1       
I__855/I                       Span4Mux_v                 0      921                RISE  1       
I__855/O                       Span4Mux_v                 352    1273               RISE  1       
I__859/I                       Span4Mux_v                 0      1273               RISE  1       
I__859/O                       Span4Mux_v                 352    1624               RISE  1       
I__866/I                       Span4Mux_v                 0      1624               RISE  1       
I__866/O                       Span4Mux_v                 352    1976               RISE  1       
I__876/I                       LocalMux                   0      1976               RISE  1       
I__876/O                       LocalMux                   330    2306               RISE  1       
I__887/I                       ClkMux                     0      2306               RISE  1       
I__887/O                       ClkMux                     309    2616               RISE  1       
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.5::Path details for port: DCNT[13]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[13]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -784


Capture Clock Path Delay       2545
+ Hold  Time                      0
- Data Path Delay             -3329
---------------------------- ------
Hold Time                      -784

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[13]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_13_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__410/I                                    Odrv4                      0      924                FALL  1       
I__410/O                                    Odrv4                      373    1297               FALL  1       
I__412/I                                    Span4Mux_h                 0      1297               FALL  1       
I__412/O                                    Span4Mux_h                 316    1613               FALL  1       
I__414/I                                    Span4Mux_v                 0      1613               FALL  1       
I__414/O                                    Span4Mux_v                 373    1986               FALL  1       
I__417/I                                    LocalMux                   0      1986               FALL  1       
I__417/O                                    LocalMux                   309    2295               FALL  1       
I__420/I                                    InMux                      0      2295               FALL  1       
I__420/O                                    InMux                      218    2513               FALL  1       
i553_2_lut_LC_3_8_6/in3                     LogicCell40_SEQ_MODE_0000  0      2513               FALL  1       
i553_2_lut_LC_3_8_6/lcout                   LogicCell40_SEQ_MODE_0000  288    2801               FALL  2       
I__908/I                                    LocalMux                   0      2801               FALL  1       
I__908/O                                    LocalMux                   309    3111               FALL  1       
I__910/I                                    InMux                      0      3111               FALL  1       
I__910/O                                    InMux                      218    3329               FALL  1       
t0on_i0_i12_LC_3_9_4/in1                    LogicCell40_SEQ_MODE_1000  0      3329               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__853/I                       Span12Mux_h                0      984                RISE  1       
I__853/O                       Span12Mux_h                492    1477               RISE  1       
I__857/I                       Sp12to4                    0      1477               RISE  1       
I__857/O                       Sp12to4                    429    1906               RISE  1       
I__864/I                       LocalMux                   0      1906               RISE  1       
I__864/O                       LocalMux                   330    2236               RISE  1       
I__871/I                       ClkMux                     0      2236               RISE  1       
I__871/O                       ClkMux                     309    2545               RISE  1       
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000  0      2545               RISE  1       

6.4.6::Path details for port: DCNT[14]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[14]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -2148


Capture Clock Path Delay       2918
+ Hold  Time                      0
- Data Path Delay             -5066
---------------------------- ------
Hold Time                     -2148

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[14]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1033/I                                   Odrv12                     0      924                FALL  1       
I__1033/O                                   Odrv12                     541    1465               FALL  1       
I__1034/I                                   Span12Mux_v                0      1465               FALL  1       
I__1034/O                                   Span12Mux_v                541    2007               FALL  1       
I__1035/I                                   Span12Mux_h                0      2007               FALL  1       
I__1035/O                                   Span12Mux_h                541    2548               FALL  1       
I__1038/I                                   Sp12to4                    0      2548               FALL  1       
I__1038/O                                   Sp12to4                    450    2998               FALL  1       
I__1041/I                                   LocalMux                   0      2998               FALL  1       
I__1041/O                                   LocalMux                   309    3308               FALL  1       
I__1042/I                                   InMux                      0      3308               FALL  1       
I__1042/O                                   InMux                      218    3526               FALL  1       
i1_2_lut_adj_6_LC_5_11_3/in3                LogicCell40_SEQ_MODE_0000  0      3526               FALL  1       
i1_2_lut_adj_6_LC_5_11_3/lcout              LogicCell40_SEQ_MODE_0000  288    3814               FALL  2       
I__1044/I                                   Odrv4                      0      3814               FALL  1       
I__1044/O                                   Odrv4                      373    4187               FALL  1       
I__1046/I                                   LocalMux                   0      4187               FALL  1       
I__1046/O                                   LocalMux                   309    4496               FALL  1       
I__1048/I                                   InMux                      0      4496               FALL  1       
I__1048/O                                   InMux                      218    4714               FALL  1       
I__1050/I                                   CascadeMux                 0      4714               FALL  1       
I__1050/O                                   CascadeMux                 0      4714               FALL  1       
sub_72_add_2_16_lut_LC_5_9_6/in2            LogicCell40_SEQ_MODE_0000  0      4714               FALL  1       
sub_72_add_2_16_lut_LC_5_9_6/carryout       LogicCell40_SEQ_MODE_0000  134    4848               FALL  1       
I__894/I                                    InMux                      0      4848               FALL  1       
I__894/O                                    InMux                      218    5066               FALL  1       
t0off_i0_i15_LC_5_9_7/in3                   LogicCell40_SEQ_MODE_1000  0      5066               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__851/I                       Sp12to4                    0      492                RISE  1       
I__851/O                       Sp12to4                    429    921                RISE  1       
I__855/I                       Span4Mux_v                 0      921                RISE  1       
I__855/O                       Span4Mux_v                 352    1273               RISE  1       
I__859/I                       Span4Mux_v                 0      1273               RISE  1       
I__859/O                       Span4Mux_v                 352    1624               RISE  1       
I__866/I                       Span4Mux_v                 0      1624               RISE  1       
I__866/O                       Span4Mux_v                 352    1976               RISE  1       
I__878/I                       Span4Mux_h                 0      1976               RISE  1       
I__878/O                       Span4Mux_h                 302    2278               RISE  1       
I__889/I                       LocalMux                   0      2278               RISE  1       
I__889/O                       LocalMux                   330    2609               RISE  1       
I__893/I                       ClkMux                     0      2609               RISE  1       
I__893/O                       ClkMux                     309    2918               RISE  1       
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000  0      2918               RISE  1       

6.4.7::Path details for port: DCNT[15]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[15]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -657


Capture Clock Path Delay       3059
+ Hold  Time                      0
- Data Path Delay             -3716
---------------------------- ------
Hold Time                      -657

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[15]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1090/I                                   Odrv12                     0      924                FALL  1       
I__1090/O                                   Odrv12                     541    1465               FALL  1       
I__1092/I                                   Span12Mux_v                0      1465               FALL  1       
I__1092/O                                   Span12Mux_v                541    2007               FALL  1       
I__1094/I                                   LocalMux                   0      2007               FALL  1       
I__1094/O                                   LocalMux                   309    2316               FALL  1       
I__1098/I                                   InMux                      0      2316               FALL  1       
I__1098/O                                   InMux                      218    2534               FALL  1       
i1_2_lut_adj_3_LC_2_6_5/in3                 LogicCell40_SEQ_MODE_0000  0      2534               FALL  1       
i1_2_lut_adj_3_LC_2_6_5/lcout               LogicCell40_SEQ_MODE_0000  288    2823               FALL  3       
I__256/I                                    LocalMux                   0      2823               FALL  1       
I__256/O                                    LocalMux                   309    3132               FALL  1       
I__258/I                                    InMux                      0      3132               FALL  1       
I__258/O                                    InMux                      218    3350               FALL  1       
i1_2_lut_4_lut_adj_5_LC_1_6_4/in0           LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
i1_2_lut_4_lut_adj_5_LC_1_6_4/ltout         LogicCell40_SEQ_MODE_0000  366    3716               RISE  1       
I__210/I                                    CascadeMux                 0      3716               RISE  1       
I__210/O                                    CascadeMux                 0      3716               RISE  1       
t_clk_59_LC_1_6_5/in2                       LogicCell40_SEQ_MODE_1000  0      3716               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__874/I                       Span4Mux_v                 0      2067               RISE  1       
I__874/O                       Span4Mux_v                 352    2419               RISE  1       
I__884/I                       LocalMux                   0      2419               RISE  1       
I__884/O                       LocalMux                   330    2749               RISE  1       
I__890/I                       ClkMux                     0      2749               RISE  1       
I__890/O                       ClkMux                     309    3059               RISE  1       
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000  0      3059               RISE  1       

6.4.8::Path details for port: DCNT[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[1]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -2000


Capture Clock Path Delay       2545
+ Hold  Time                      0
- Data Path Delay             -4545
---------------------------- ------
Hold Time                     -2000

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[1]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_1_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__346/I                                   Odrv12                     0      924                FALL  1       
I__346/O                                   Odrv12                     541    1465               FALL  1       
I__347/I                                   Span12Mux_v                0      1465               FALL  1       
I__347/O                                   Span12Mux_v                541    2007               FALL  1       
I__348/I                                   Sp12to4                    0      2007               FALL  1       
I__348/O                                   Sp12to4                    450    2457               FALL  1       
I__349/I                                   LocalMux                   0      2457               FALL  1       
I__349/O                                   LocalMux                   309    2766               FALL  1       
I__351/I                                   InMux                      0      2766               FALL  1       
I__351/O                                   InMux                      218    2984               FALL  1       
i544_2_lut_LC_1_5_1/in3                    LogicCell40_SEQ_MODE_0000  0      2984               FALL  1       
i544_2_lut_LC_1_5_1/lcout                  LogicCell40_SEQ_MODE_0000  288    3273               FALL  3       
I__602/I                                   Odrv4                      0      3273               FALL  1       
I__602/O                                   Odrv4                      373    3645               FALL  1       
I__605/I                                   Span4Mux_v                 0      3645               FALL  1       
I__605/O                                   Span4Mux_v                 373    4018               FALL  1       
I__607/I                                   LocalMux                   0      4018               FALL  1       
I__607/O                                   LocalMux                   309    4327               FALL  1       
I__609/I                                   InMux                      0      4327               FALL  1       
I__609/O                                   InMux                      218    4545               FALL  1       
t0on_i0_i0_LC_3_9_5/in0                    LogicCell40_SEQ_MODE_1000  0      4545               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__853/I                       Span12Mux_h                0      984                RISE  1       
I__853/O                       Span12Mux_h                492    1477               RISE  1       
I__857/I                       Sp12to4                    0      1477               RISE  1       
I__857/O                       Sp12to4                    429    1906               RISE  1       
I__864/I                       LocalMux                   0      1906               RISE  1       
I__864/O                       LocalMux                   330    2236               RISE  1       
I__871/I                       ClkMux                     0      2236               RISE  1       
I__871/O                       ClkMux                     309    2545               RISE  1       
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000  0      2545               RISE  1       

6.4.9::Path details for port: DCNT[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[2]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1466


Capture Clock Path Delay       2707
+ Hold  Time                      0
- Data Path Delay             -4173
---------------------------- ------
Hold Time                     -1466

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[2]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_2_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__333/I                                   Odrv12                     0      924                FALL  1       
I__333/O                                   Odrv12                     541    1465               FALL  1       
I__334/I                                   Span12Mux_v                0      1465               FALL  1       
I__334/O                                   Span12Mux_v                541    2007               FALL  1       
I__335/I                                   Sp12to4                    0      2007               FALL  1       
I__335/O                                   Sp12to4                    450    2457               FALL  1       
I__337/I                                   LocalMux                   0      2457               FALL  1       
I__337/O                                   LocalMux                   309    2766               FALL  1       
I__339/I                                   InMux                      0      2766               FALL  1       
I__339/O                                   InMux                      218    2984               FALL  1       
i1_2_lut_adj_4_LC_3_6_4/in3                LogicCell40_SEQ_MODE_0000  0      2984               FALL  1       
i1_2_lut_adj_4_LC_3_6_4/lcout              LogicCell40_SEQ_MODE_0000  288    3273               FALL  2       
I__593/I                                   Odrv4                      0      3273               FALL  1       
I__593/O                                   Odrv4                      373    3645               FALL  1       
I__594/I                                   LocalMux                   0      3645               FALL  1       
I__594/O                                   LocalMux                   309    3955               FALL  1       
I__596/I                                   InMux                      0      3955               FALL  1       
I__596/O                                   InMux                      218    4173               FALL  1       
t0on_i0_i1_LC_2_8_1/in0                    LogicCell40_SEQ_MODE_1000  0      4173               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__873/I                       LocalMux                   0      2067               RISE  1       
I__873/O                       LocalMux                   330    2398               RISE  1       
I__883/I                       ClkMux                     0      2398               RISE  1       
I__883/O                       ClkMux                     309    2707               RISE  1       
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000  0      2707               RISE  1       

6.4.10::Path details for port: DCNT[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[3]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1015


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3631
---------------------------- ------
Hold Time                     -1015

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[3]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_3_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__937/I                                   Odrv12                     0      924                FALL  1       
I__937/O                                   Odrv12                     541    1465               FALL  1       
I__940/I                                   Sp12to4                    0      1465               FALL  1       
I__940/O                                   Sp12to4                    450    1915               FALL  1       
I__944/I                                   Span4Mux_v                 0      1915               FALL  1       
I__944/O                                   Span4Mux_v                 373    2288               FALL  1       
I__948/I                                   LocalMux                   0      2288               FALL  1       
I__948/O                                   LocalMux                   309    2598               FALL  1       
I__952/I                                   InMux                      0      2598               FALL  1       
I__952/O                                   InMux                      218    2816               FALL  1       
i1_2_lut_adj_2_LC_3_11_1/in3               LogicCell40_SEQ_MODE_0000  0      2816               FALL  1       
i1_2_lut_adj_2_LC_3_11_1/lcout             LogicCell40_SEQ_MODE_0000  288    3104               FALL  2       
I__579/I                                   LocalMux                   0      3104               FALL  1       
I__579/O                                   LocalMux                   309    3413               FALL  1       
I__581/I                                   InMux                      0      3413               FALL  1       
I__581/O                                   InMux                      218    3631               FALL  1       
t0on_i0_i2_LC_3_10_1/in1                   LogicCell40_SEQ_MODE_1000  0      3631               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__851/I                       Sp12to4                    0      492                RISE  1       
I__851/O                       Sp12to4                    429    921                RISE  1       
I__855/I                       Span4Mux_v                 0      921                RISE  1       
I__855/O                       Span4Mux_v                 352    1273               RISE  1       
I__859/I                       Span4Mux_v                 0      1273               RISE  1       
I__859/O                       Span4Mux_v                 352    1624               RISE  1       
I__866/I                       Span4Mux_v                 0      1624               RISE  1       
I__866/O                       Span4Mux_v                 352    1976               RISE  1       
I__876/I                       LocalMux                   0      1976               RISE  1       
I__876/O                       LocalMux                   330    2306               RISE  1       
I__887/I                       ClkMux                     0      2306               RISE  1       
I__887/O                       ClkMux                     309    2616               RISE  1       
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.11::Path details for port: DCNT[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[4]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1529


Capture Clock Path Delay       2545
+ Hold  Time                      0
- Data Path Delay             -4074
---------------------------- ------
Hold Time                     -1529

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[4]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_4_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__435/I                                   Odrv4                      0      924                FALL  1       
I__435/O                                   Odrv4                      373    1297               FALL  1       
I__437/I                                   Span4Mux_h                 0      1297               FALL  1       
I__437/O                                   Span4Mux_h                 316    1613               FALL  1       
I__439/I                                   Span4Mux_v                 0      1613               FALL  1       
I__439/O                                   Span4Mux_v                 373    1986               FALL  1       
I__443/I                                   Span4Mux_v                 0      1986               FALL  1       
I__443/O                                   Span4Mux_v                 373    2358               FALL  1       
I__447/I                                   LocalMux                   0      2358               FALL  1       
I__447/O                                   LocalMux                   309    2668               FALL  1       
I__450/I                                   InMux                      0      2668               FALL  1       
I__450/O                                   InMux                      218    2886               FALL  1       
i1_2_lut_LC_3_11_3/in3                     LogicCell40_SEQ_MODE_0000  0      2886               FALL  1       
i1_2_lut_LC_3_11_3/lcout                   LogicCell40_SEQ_MODE_0000  288    3174               FALL  2       
I__559/I                                   Odrv4                      0      3174               FALL  1       
I__559/O                                   Odrv4                      373    3547               FALL  1       
I__560/I                                   LocalMux                   0      3547               FALL  1       
I__560/O                                   LocalMux                   309    3856               FALL  1       
I__562/I                                   InMux                      0      3856               FALL  1       
I__562/O                                   InMux                      218    4074               FALL  1       
t0on_i0_i3_LC_3_9_3/in0                    LogicCell40_SEQ_MODE_1000  0      4074               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__853/I                       Span12Mux_h                0      984                RISE  1       
I__853/O                       Span12Mux_h                492    1477               RISE  1       
I__857/I                       Sp12to4                    0      1477               RISE  1       
I__857/O                       Sp12to4                    429    1906               RISE  1       
I__864/I                       LocalMux                   0      1906               RISE  1       
I__864/O                       LocalMux                   330    2236               RISE  1       
I__871/I                       ClkMux                     0      2236               RISE  1       
I__871/O                       ClkMux                     309    2545               RISE  1       
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000  0      2545               RISE  1       

6.4.12::Path details for port: DCNT[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[5]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1262


Capture Clock Path Delay       2707
+ Hold  Time                      0
- Data Path Delay             -3969
---------------------------- ------
Hold Time                     -1262

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[5]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_5_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__821/I                                   Odrv4                      0      924                FALL  1       
I__821/O                                   Odrv4                      373    1297               FALL  1       
I__822/I                                   Span4Mux_h                 0      1297               FALL  1       
I__822/O                                   Span4Mux_h                 316    1613               FALL  1       
I__824/I                                   Span4Mux_v                 0      1613               FALL  1       
I__824/O                                   Span4Mux_v                 373    1986               FALL  1       
I__826/I                                   LocalMux                   0      1986               FALL  1       
I__826/O                                   LocalMux                   309    2295               FALL  1       
I__830/I                                   InMux                      0      2295               FALL  1       
I__830/O                                   InMux                      218    2513               FALL  1       
i1_2_lut_adj_1_LC_2_11_2/in0               LogicCell40_SEQ_MODE_0000  0      2513               FALL  1       
i1_2_lut_adj_1_LC_2_11_2/lcout             LogicCell40_SEQ_MODE_0000  387    2900               FALL  2       
I__770/I                                   Odrv12                     0      2900               FALL  1       
I__770/O                                   Odrv12                     541    3441               FALL  1       
I__772/I                                   LocalMux                   0      3441               FALL  1       
I__772/O                                   LocalMux                   309    3751               FALL  1       
I__774/I                                   InMux                      0      3751               FALL  1       
I__774/O                                   InMux                      218    3969               FALL  1       
t0on_i0_i4_LC_2_8_3/in0                    LogicCell40_SEQ_MODE_1000  0      3969               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__873/I                       LocalMux                   0      2067               RISE  1       
I__873/O                       LocalMux                   330    2398               RISE  1       
I__883/I                       ClkMux                     0      2398               RISE  1       
I__883/O                       ClkMux                     309    2707               RISE  1       
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000  0      2707               RISE  1       

6.4.13::Path details for port: DCNT[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[6]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1184


Capture Clock Path Delay       2707
+ Hold  Time                      0
- Data Path Delay             -3891
---------------------------- ------
Hold Time                     -1184

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[6]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_6_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__228/I                                   Odrv12                     0      924                FALL  1       
I__228/O                                   Odrv12                     541    1465               FALL  1       
I__229/I                                   Span12Mux_v                0      1465               FALL  1       
I__229/O                                   Span12Mux_v                541    2007               FALL  1       
I__230/I                                   LocalMux                   0      2007               FALL  1       
I__230/O                                   LocalMux                   309    2316               FALL  1       
I__232/I                                   InMux                      0      2316               FALL  1       
I__232/O                                   InMux                      218    2534               FALL  1       
i542_2_lut_LC_2_6_0/in3                    LogicCell40_SEQ_MODE_0000  0      2534               FALL  1       
i542_2_lut_LC_2_6_0/lcout                  LogicCell40_SEQ_MODE_0000  288    2823               FALL  2       
I__759/I                                   Odrv12                     0      2823               FALL  1       
I__759/O                                   Odrv12                     541    3364               FALL  1       
I__761/I                                   LocalMux                   0      3364               FALL  1       
I__761/O                                   LocalMux                   309    3673               FALL  1       
I__763/I                                   InMux                      0      3673               FALL  1       
I__763/O                                   InMux                      218    3891               FALL  1       
t0on_i0_i5_LC_2_8_6/in1                    LogicCell40_SEQ_MODE_1000  0      3891               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__873/I                       LocalMux                   0      2067               RISE  1       
I__873/O                       LocalMux                   330    2398               RISE  1       
I__883/I                       ClkMux                     0      2398               RISE  1       
I__883/O                       ClkMux                     309    2707               RISE  1       
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000  0      2707               RISE  1       

6.4.14::Path details for port: DCNT[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[7]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1566


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -4182
---------------------------- ------
Hold Time                     -1566

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[7]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_7_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DCNT_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DCNT_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__540/I                                   Odrv12                     0      1004               FALL  1       
I__540/O                                   Odrv12                     541    1545               FALL  1       
I__542/I                                   Sp12to4                    0      1545               FALL  1       
I__542/O                                   Sp12to4                    450    1995               FALL  1       
I__544/I                                   Span4Mux_v                 0      1995               FALL  1       
I__544/O                                   Span4Mux_v                 373    2368               FALL  1       
I__546/I                                   Span4Mux_v                 0      2368               FALL  1       
I__546/O                                   Span4Mux_v                 373    2741               FALL  1       
I__549/I                                   LocalMux                   0      2741               FALL  1       
I__549/O                                   LocalMux                   309    3050               FALL  1       
I__552/I                                   InMux                      0      3050               FALL  1       
I__552/O                                   InMux                      218    3268               FALL  1       
i539_2_lut_LC_3_11_4/in0                   LogicCell40_SEQ_MODE_0000  0      3268               FALL  1       
i539_2_lut_LC_3_11_4/lcout                 LogicCell40_SEQ_MODE_0000  387    3655               FALL  2       
I__742/I                                   LocalMux                   0      3655               FALL  1       
I__742/O                                   LocalMux                   309    3964               FALL  1       
I__744/I                                   InMux                      0      3964               FALL  1       
I__744/O                                   InMux                      218    4182               FALL  1       
I__746/I                                   CascadeMux                 0      4182               FALL  1       
I__746/O                                   CascadeMux                 0      4182               FALL  1       
t0on_i0_i6_LC_3_10_5/in2                   LogicCell40_SEQ_MODE_1000  0      4182               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__851/I                       Sp12to4                    0      492                RISE  1       
I__851/O                       Sp12to4                    429    921                RISE  1       
I__855/I                       Span4Mux_v                 0      921                RISE  1       
I__855/O                       Span4Mux_v                 352    1273               RISE  1       
I__859/I                       Span4Mux_v                 0      1273               RISE  1       
I__859/O                       Span4Mux_v                 352    1624               RISE  1       
I__866/I                       Span4Mux_v                 0      1624               RISE  1       
I__866/O                       Span4Mux_v                 352    1976               RISE  1       
I__876/I                       LocalMux                   0      1976               RISE  1       
I__876/O                       LocalMux                   330    2306               RISE  1       
I__887/I                       ClkMux                     0      2306               RISE  1       
I__887/O                       ClkMux                     309    2616               RISE  1       
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.15::Path details for port: DCNT[8]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[8]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1156


Capture Clock Path Delay       2545
+ Hold  Time                      0
- Data Path Delay             -3701
---------------------------- ------
Hold Time                     -1156

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[8]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_8_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__787/I                                   Odrv4                      0      924                FALL  1       
I__787/O                                   Odrv4                      373    1297               FALL  1       
I__789/I                                   Span4Mux_h                 0      1297               FALL  1       
I__789/O                                   Span4Mux_h                 316    1613               FALL  1       
I__791/I                                   Span4Mux_v                 0      1613               FALL  1       
I__791/O                                   Span4Mux_v                 373    1986               FALL  1       
I__794/I                                   LocalMux                   0      1986               FALL  1       
I__794/O                                   LocalMux                   309    2295               FALL  1       
I__798/I                                   InMux                      0      2295               FALL  1       
I__798/O                                   InMux                      218    2513               FALL  1       
i536_2_lut_LC_3_11_6/in3                   LogicCell40_SEQ_MODE_0000  0      2513               FALL  1       
i536_2_lut_LC_3_11_6/lcout                 LogicCell40_SEQ_MODE_0000  288    2801               FALL  2       
I__730/I                                   Odrv4                      0      2801               FALL  1       
I__730/O                                   Odrv4                      373    3174               FALL  1       
I__732/I                                   LocalMux                   0      3174               FALL  1       
I__732/O                                   LocalMux                   309    3483               FALL  1       
I__734/I                                   InMux                      0      3483               FALL  1       
I__734/O                                   InMux                      218    3701               FALL  1       
t0on_i0_i7_LC_3_9_1/in0                    LogicCell40_SEQ_MODE_1000  0      3701               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__853/I                       Span12Mux_h                0      984                RISE  1       
I__853/O                       Span12Mux_h                492    1477               RISE  1       
I__857/I                       Sp12to4                    0      1477               RISE  1       
I__857/O                       Sp12to4                    429    1906               RISE  1       
I__864/I                       LocalMux                   0      1906               RISE  1       
I__864/O                       LocalMux                   330    2236               RISE  1       
I__871/I                       ClkMux                     0      2236               RISE  1       
I__871/O                       ClkMux                     309    2545               RISE  1       
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000  0      2545               RISE  1       

6.4.16::Path details for port: DCNT[9]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DCNT[9]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -474


Capture Clock Path Delay       2707
+ Hold  Time                      0
- Data Path Delay             -3181
---------------------------- ------
Hold Time                      -474

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[9]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_9_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1079/I                                  Odrv12                     0      924                FALL  1       
I__1079/O                                  Odrv12                     541    1465               FALL  1       
I__1081/I                                  LocalMux                   0      1465               FALL  1       
I__1081/O                                  LocalMux                   309    1775               FALL  1       
I__1084/I                                  InMux                      0      1775               FALL  1       
I__1084/O                                  InMux                      218    1993               FALL  1       
i545_2_lut_LC_2_11_5/in3                   LogicCell40_SEQ_MODE_0000  0      1993               FALL  1       
i545_2_lut_LC_2_11_5/lcout                 LogicCell40_SEQ_MODE_0000  288    2281               FALL  2       
I__713/I                                   Odrv4                      0      2281               FALL  1       
I__713/O                                   Odrv4                      373    2654               FALL  1       
I__715/I                                   LocalMux                   0      2654               FALL  1       
I__715/O                                   LocalMux                   309    2963               FALL  1       
I__717/I                                   InMux                      0      2963               FALL  1       
I__717/O                                   InMux                      218    3181               FALL  1       
t0on_i0_i8_LC_2_8_2/in1                    LogicCell40_SEQ_MODE_1000  0      3181               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__873/I                       LocalMux                   0      2067               RISE  1       
I__873/O                       LocalMux                   330    2398               RISE  1       
I__883/I                       ClkMux                     0      2398               RISE  1       
I__883/O                       ClkMux                     309    2707               RISE  1       
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000  0      2707               RISE  1       

6.4.17::Path details for port: RESET    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESET
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : CLK_DIV|CLK:R
Hold Time         : -1089


Capture Clock Path Delay       2707
+ Hold  Time                      0
- Data Path Delay             -3796
---------------------------- ------
Hold Time                     -1089

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__954/I                                  Odrv4                      0      1004               FALL  1       
I__954/O                                  Odrv4                      373    1377               FALL  1       
I__956/I                                  Span4Mux_v                 0      1377               FALL  1       
I__956/O                                  Span4Mux_v                 373    1749               FALL  1       
I__958/I                                  Span4Mux_v                 0      1749               FALL  1       
I__958/O                                  Span4Mux_v                 373    2122               FALL  1       
I__960/I                                  Span4Mux_h                 0      2122               FALL  1       
I__960/O                                  Span4Mux_h                 316    2438               FALL  1       
I__964/I                                  Span4Mux_h                 0      2438               FALL  1       
I__964/O                                  Span4Mux_h                 316    2755               FALL  1       
I__975/I                                  Span4Mux_v                 0      2755               FALL  1       
I__975/O                                  Span4Mux_v                 373    3128               FALL  1       
I__990/I                                  LocalMux                   0      3128               FALL  1       
I__990/O                                  LocalMux                   309    3437               FALL  1       
I__1004/I                                 SRMux                      0      3437               FALL  1       
I__1004/O                                 SRMux                      359    3796               FALL  1       
state0_i1_LC_1_8_1/sr                     LogicCell40_SEQ_MODE_1010  0      3796               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                       Odrv12                     0      0                  RISE  1       
I__848/O                       Odrv12                     492    492                RISE  1       
I__850/I                       Span12Mux_v                0      492                RISE  1       
I__850/O                       Span12Mux_v                492    984                RISE  1       
I__854/I                       Sp12to4                    0      984                RISE  1       
I__854/O                       Sp12to4                    429    1413               RISE  1       
I__858/I                       Span4Mux_h                 0      1413               RISE  1       
I__858/O                       Span4Mux_h                 302    1716               RISE  1       
I__865/I                       Span4Mux_v                 0      1716               RISE  1       
I__865/O                       Span4Mux_v                 352    2067               RISE  1       
I__872/I                       LocalMux                   0      2067               RISE  1       
I__872/O                       LocalMux                   330    2398               RISE  1       
I__882/I                       ClkMux                     0      2398               RISE  1       
I__882/O                       ClkMux                     309    2707               RISE  1       
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010  0      2707               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: CLKOUT    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CLKOUT
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : CLK_DIV|CLK:R
Clock to Out Delay : 10169


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10169
---------------------------- ------
Clock To Out Delay            10169

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0               PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__848/I                                    Odrv12                     0      0                  RISE  1       
I__848/O                                    Odrv12                     492    492                RISE  1       
I__850/I                                    Span12Mux_v                0      492                RISE  1       
I__850/O                                    Span12Mux_v                492    984                RISE  1       
I__854/I                                    Sp12to4                    0      984                RISE  1       
I__854/O                                    Sp12to4                    429    1413               RISE  1       
I__858/I                                    Span4Mux_h                 0      1413               RISE  1       
I__858/O                                    Span4Mux_h                 302    1716               RISE  1       
I__865/I                                    Span4Mux_v                 0      1716               RISE  1       
I__865/O                                    Span4Mux_v                 352    2067               RISE  1       
I__874/I                                    Span4Mux_v                 0      2067               RISE  1       
I__874/O                                    Span4Mux_v                 352    2419               RISE  1       
I__885/I                                    LocalMux                   0      2419               RISE  1       
I__885/O                                    LocalMux                   330    2749               RISE  1       
I__891/I                                    InMux                      0      2749               RISE  1       
I__891/O                                    InMux                      260    3009               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/in3               LogicCell40_SEQ_MODE_0000  0      3009               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  316    3326               RISE  1       
I__245/I                                    Odrv12                     0      3326               RISE  1       
I__245/O                                    Odrv12                     492    3818               RISE  1       
I__246/I                                    LocalMux                   0      3818               RISE  1       
I__246/O                                    LocalMux                   330    4149               RISE  1       
I__247/I                                    InMux                      0      4149               RISE  1       
I__247/O                                    InMux                      260    4409               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      4409               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  401    4809               RISE  1       
I__237/I                                    Odrv4                      0      4809               RISE  1       
I__237/O                                    Odrv4                      352    5161               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5161               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5365               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5365               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5653               RISE  1       
I__240/I                                    LocalMux                   0      5653               RISE  1       
I__240/O                                    LocalMux                   330    5984               RISE  1       
I__241/I                                    IoInMux                    0      5984               RISE  1       
I__241/O                                    IoInMux                    260    6244               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6244               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8255               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8255               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10169              RISE  1       
CLKOUT                                      CLK_DIV                    0      10169              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CLKOUT
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : CLK_DIV|CLK:F
Clock to Out Delay : 10617


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10617
---------------------------- ------
Clock To Out Delay            10617

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0               PRE_IO_PIN_TYPE_000001     0      0                  FALL  1       
I__848/I                                    Odrv12                     0      0                  FALL  1       
I__848/O                                    Odrv12                     541    541                FALL  1       
I__850/I                                    Span12Mux_v                0      541                FALL  1       
I__850/O                                    Span12Mux_v                541    1083               FALL  1       
I__854/I                                    Sp12to4                    0      1083               FALL  1       
I__854/O                                    Sp12to4                    450    1533               FALL  1       
I__858/I                                    Span4Mux_h                 0      1533               FALL  1       
I__858/O                                    Span4Mux_h                 316    1849               FALL  1       
I__865/I                                    Span4Mux_v                 0      1849               FALL  1       
I__865/O                                    Span4Mux_v                 373    2222               FALL  1       
I__874/I                                    Span4Mux_v                 0      2222               FALL  1       
I__874/O                                    Span4Mux_v                 373    2595               FALL  1       
I__885/I                                    LocalMux                   0      2595               FALL  1       
I__885/O                                    LocalMux                   309    2904               FALL  1       
I__891/I                                    InMux                      0      2904               FALL  1       
I__891/O                                    InMux                      218    3122               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/in3               LogicCell40_SEQ_MODE_0000  0      3122               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  288    3410               FALL  1       
I__245/I                                    Odrv12                     0      3410               FALL  1       
I__245/O                                    Odrv12                     541    3952               FALL  1       
I__246/I                                    LocalMux                   0      3952               FALL  1       
I__246/O                                    LocalMux                   309    4261               FALL  1       
I__247/I                                    InMux                      0      4261               FALL  1       
I__247/O                                    InMux                      218    4479               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      4479               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    4859               FALL  1       
I__237/I                                    Odrv4                      0      4859               FALL  1       
I__237/O                                    Odrv4                      373    5231               FALL  1       
I__238/I                                    Span4Mux_s2_h              0      5231               FALL  1       
I__238/O                                    Span4Mux_s2_h              204    5435               FALL  1       
I__239/I                                    IoSpan4Mux                 0      5435               FALL  1       
I__239/O                                    IoSpan4Mux                 323    5759               FALL  1       
I__240/I                                    LocalMux                   0      5759               FALL  1       
I__240/O                                    LocalMux                   309    6068               FALL  1       
I__241/I                                    IoInMux                    0      6068               FALL  1       
I__241/O                                    IoInMux                    218    6286               FALL  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6286               FALL  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8529               FALL  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8529               FALL  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     2088   10617              FALL  1       
CLKOUT                                      CLK_DIV                    0      10617              FALL  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: CLKOUT    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[9]
Pad to Pad Delay : 8857

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[9]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_9_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_9_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_9_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1079/I                                   Odrv12                     0      924                FALL  1       
I__1079/O                                   Odrv12                     541    1465               FALL  1       
I__1080/I                                   LocalMux                   0      1465               FALL  1       
I__1080/O                                   LocalMux                   309    1775               FALL  1       
I__1083/I                                   InMux                      0      1775               FALL  1       
I__1083/O                                   InMux                      218    1993               FALL  1       
I__1087/I                                   CascadeMux                 0      1993               FALL  1       
I__1087/O                                   CascadeMux                 0      1993               FALL  1       
i764_4_lut_LC_1_11_3/in2                    LogicCell40_SEQ_MODE_0000  0      1993               FALL  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  309    2302               RISE  1       
I__253/I                                    CascadeMux                 0      2302               RISE  1       
I__253/O                                    CascadeMux                 0      2302               RISE  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      2302               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  352    2654               FALL  1       
I__242/I                                    LocalMux                   0      2654               FALL  1       
I__242/O                                    LocalMux                   309    2963               FALL  1       
I__243/I                                    InMux                      0      2963               FALL  1       
I__243/O                                    InMux                      218    3181               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      3181               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    3498               RISE  1       
I__237/I                                    Odrv4                      0      3498               RISE  1       
I__237/O                                    Odrv4                      352    3849               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      3849               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    4053               RISE  1       
I__239/I                                    IoSpan4Mux                 0      4053               RISE  1       
I__239/O                                    IoSpan4Mux                 288    4341               RISE  1       
I__240/I                                    LocalMux                   0      4341               RISE  1       
I__240/O                                    LocalMux                   330    4672               RISE  1       
I__241/I                                    IoInMux                    0      4672               RISE  1       
I__241/O                                    IoInMux                    260    4932               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4932               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6943               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      6943               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   8857               RISE  1       
CLKOUT                                      CLK_DIV                    0      8857               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[12]
Pad to Pad Delay : 8920

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[12]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_12_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1056/I                                   Odrv12                     0      924                FALL  1       
I__1056/O                                   Odrv12                     541    1465               FALL  1       
I__1058/I                                   Sp12to4                    0      1465               FALL  1       
I__1058/O                                   Sp12to4                    450    1915               FALL  1       
I__1062/I                                   Span4Mux_v                 0      1915               FALL  1       
I__1062/O                                   Span4Mux_v                 373    2288               FALL  1       
I__1066/I                                   LocalMux                   0      2288               FALL  1       
I__1066/O                                   LocalMux                   309    2598               FALL  1       
I__1070/I                                   InMux                      0      2598               FALL  1       
I__1070/O                                   InMux                      218    2816               FALL  1       
i766_3_lut_LC_1_11_6/in0                    LogicCell40_SEQ_MODE_0000  0      2816               FALL  1       
i766_3_lut_LC_1_11_6/ltout                  LogicCell40_SEQ_MODE_0000  366    3181               RISE  1       
I__244/I                                    CascadeMux                 0      3181               RISE  1       
I__244/O                                    CascadeMux                 0      3181               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in2              LogicCell40_SEQ_MODE_0000  0      3181               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    3561               RISE  1       
I__237/I                                    Odrv4                      0      3561               RISE  1       
I__237/O                                    Odrv4                      352    3912               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      3912               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    4116               RISE  1       
I__239/I                                    IoSpan4Mux                 0      4116               RISE  1       
I__239/O                                    IoSpan4Mux                 288    4405               RISE  1       
I__240/I                                    LocalMux                   0      4405               RISE  1       
I__240/O                                    LocalMux                   330    4735               RISE  1       
I__241/I                                    IoInMux                    0      4735               RISE  1       
I__241/O                                    IoInMux                    260    4995               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4995               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7006               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7006               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   8920               RISE  1       
CLKOUT                                      CLK_DIV                    0      8920               RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[4]
Pad to Pad Delay : 8948

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[4]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_4_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_4_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_4_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__436/I                                    Odrv4                      0      924                FALL  1       
I__436/O                                    Odrv4                      373    1297               FALL  1       
I__438/I                                    Span4Mux_v                 0      1297               FALL  1       
I__438/O                                    Span4Mux_v                 373    1669               FALL  1       
I__440/I                                    Span4Mux_h                 0      1669               FALL  1       
I__440/O                                    Span4Mux_h                 316    1986               FALL  1       
I__444/I                                    Span4Mux_v                 0      1986               FALL  1       
I__444/O                                    Span4Mux_v                 373    2358               FALL  1       
I__448/I                                    LocalMux                   0      2358               FALL  1       
I__448/O                                    LocalMux                   309    2668               FALL  1       
I__451/I                                    InMux                      0      2668               FALL  1       
I__451/O                                    InMux                      218    2886               FALL  1       
i766_3_lut_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000  0      2886               FALL  1       
i766_3_lut_LC_1_11_6/ltout                  LogicCell40_SEQ_MODE_0000  323    3209               RISE  1       
I__244/I                                    CascadeMux                 0      3209               RISE  1       
I__244/O                                    CascadeMux                 0      3209               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in2              LogicCell40_SEQ_MODE_0000  0      3209               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    3589               RISE  1       
I__237/I                                    Odrv4                      0      3589               RISE  1       
I__237/O                                    Odrv4                      352    3941               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      3941               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    4144               RISE  1       
I__239/I                                    IoSpan4Mux                 0      4144               RISE  1       
I__239/O                                    IoSpan4Mux                 288    4433               RISE  1       
I__240/I                                    LocalMux                   0      4433               RISE  1       
I__240/O                                    LocalMux                   330    4763               RISE  1       
I__241/I                                    IoInMux                    0      4763               RISE  1       
I__241/O                                    IoInMux                    260    5023               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5023               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7034               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7034               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   8948               RISE  1       
CLKOUT                                      CLK_DIV                    0      8948               RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : RESET
Pad to Pad Delay : 8972

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                                       CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_RESET_iopad/DOUT             IO_PAD                     540    540                FALL  1       
ipInertedIOPad_RESET_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_RESET_preio/DIN0             PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__954/I                                    Odrv4                      0      1004               FALL  1       
I__954/O                                    Odrv4                      373    1377               FALL  1       
I__956/I                                    Span4Mux_v                 0      1377               FALL  1       
I__956/O                                    Span4Mux_v                 373    1749               FALL  1       
I__958/I                                    Span4Mux_v                 0      1749               FALL  1       
I__958/O                                    Span4Mux_v                 373    2122               FALL  1       
I__960/I                                    Span4Mux_h                 0      2122               FALL  1       
I__960/O                                    Span4Mux_h                 316    2438               FALL  1       
I__963/I                                    LocalMux                   0      2438               FALL  1       
I__963/O                                    LocalMux                   309    2748               FALL  1       
I__972/I                                    InMux                      0      2748               FALL  1       
I__972/O                                    InMux                      218    2966               FALL  1       
i766_3_lut_LC_1_11_6/in3                    LogicCell40_SEQ_MODE_0000  0      2966               FALL  1       
i766_3_lut_LC_1_11_6/ltout                  LogicCell40_SEQ_MODE_0000  267    3233               RISE  1       
I__244/I                                    CascadeMux                 0      3233               RISE  1       
I__244/O                                    CascadeMux                 0      3233               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in2              LogicCell40_SEQ_MODE_0000  0      3233               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  380    3613               RISE  1       
I__237/I                                    Odrv4                      0      3613               RISE  1       
I__237/O                                    Odrv4                      352    3964               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      3964               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    4168               RISE  1       
I__239/I                                    IoSpan4Mux                 0      4168               RISE  1       
I__239/O                                    IoSpan4Mux                 288    4456               RISE  1       
I__240/I                                    LocalMux                   0      4456               RISE  1       
I__240/O                                    LocalMux                   330    4787               RISE  1       
I__241/I                                    IoInMux                    0      4787               RISE  1       
I__241/O                                    IoInMux                    260    5047               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5047               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7058               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7058               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   8972               RISE  1       
CLKOUT                                      CLK_DIV                    0      8972               RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[3]
Pad to Pad Delay : 9005

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[3]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_3_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_3_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_3_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__935/I                                    Odrv4                      0      924                FALL  1       
I__935/O                                    Odrv4                      373    1297               FALL  1       
I__938/I                                    Span4Mux_h                 0      1297               FALL  1       
I__938/O                                    Span4Mux_h                 316    1613               FALL  1       
I__942/I                                    Span4Mux_v                 0      1613               FALL  1       
I__942/O                                    Span4Mux_v                 373    1986               FALL  1       
I__946/I                                    LocalMux                   0      1986               FALL  1       
I__946/O                                    LocalMux                   309    2295               FALL  1       
I__950/I                                    InMux                      0      2295               FALL  1       
I__950/O                                    InMux                      218    2513               FALL  1       
i1_4_lut_LC_1_11_4/in3                      LogicCell40_SEQ_MODE_0000  0      2513               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  288    2801               FALL  1       
I__242/I                                    LocalMux                   0      2801               FALL  1       
I__242/O                                    LocalMux                   309    3111               FALL  1       
I__243/I                                    InMux                      0      3111               FALL  1       
I__243/O                                    InMux                      218    3329               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      3329               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    3645               RISE  1       
I__237/I                                    Odrv4                      0      3645               RISE  1       
I__237/O                                    Odrv4                      352    3997               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      3997               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    4201               RISE  1       
I__239/I                                    IoSpan4Mux                 0      4201               RISE  1       
I__239/O                                    IoSpan4Mux                 288    4489               RISE  1       
I__240/I                                    LocalMux                   0      4489               RISE  1       
I__240/O                                    LocalMux                   330    4819               RISE  1       
I__241/I                                    IoInMux                    0      4819               RISE  1       
I__241/O                                    IoInMux                    260    5080               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5080               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7091               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7091               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   9005               RISE  1       
CLKOUT                                      CLK_DIV                    0      9005               RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[11]
Pad to Pad Delay : 9771

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[11]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_11_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__805/I                                    Odrv12                     0      924                FALL  1       
I__805/O                                    Odrv12                     541    1465               FALL  1       
I__807/I                                    LocalMux                   0      1465               FALL  1       
I__807/O                                    LocalMux                   309    1775               FALL  1       
I__811/I                                    InMux                      0      1775               FALL  1       
I__811/O                                    InMux                      218    1993               FALL  1       
I__814/I                                    CascadeMux                 0      1993               FALL  1       
I__814/O                                    CascadeMux                 0      1993               FALL  1       
i755_4_lut_LC_1_10_4/in2                    LogicCell40_SEQ_MODE_0000  0      1993               FALL  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  309    2302               RISE  1       
I__214/I                                    CascadeMux                 0      2302               RISE  1       
I__214/O                                    CascadeMux                 0      2302               RISE  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      2302               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  352    2654               FALL  1       
I__254/I                                    LocalMux                   0      2654               FALL  1       
I__254/O                                    LocalMux                   309    2963               FALL  1       
I__255/I                                    InMux                      0      2963               FALL  1       
I__255/O                                    InMux                      218    3181               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3181               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    3568               FALL  1       
I__242/I                                    LocalMux                   0      3568               FALL  1       
I__242/O                                    LocalMux                   309    3877               FALL  1       
I__243/I                                    InMux                      0      3877               FALL  1       
I__243/O                                    InMux                      218    4095               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4095               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    4412               RISE  1       
I__237/I                                    Odrv4                      0      4412               RISE  1       
I__237/O                                    Odrv4                      352    4763               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      4763               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    4967               RISE  1       
I__239/I                                    IoSpan4Mux                 0      4967               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5255               RISE  1       
I__240/I                                    LocalMux                   0      5255               RISE  1       
I__240/O                                    LocalMux                   330    5586               RISE  1       
I__241/I                                    IoInMux                    0      5586               RISE  1       
I__241/O                                    IoInMux                    260    5846               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5846               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7857               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7857               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   9771               RISE  1       
CLKOUT                                      CLK_DIV                    0      9771               RISE  1       

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[14]
Pad to Pad Delay : 9898

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[14]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1033/I                                   Odrv12                     0      924                FALL  1       
I__1033/O                                   Odrv12                     541    1465               FALL  1       
I__1034/I                                   Span12Mux_v                0      1465               FALL  1       
I__1034/O                                   Span12Mux_v                541    2007               FALL  1       
I__1035/I                                   Span12Mux_h                0      2007               FALL  1       
I__1035/O                                   Span12Mux_h                541    2548               FALL  1       
I__1036/I                                   LocalMux                   0      2548               FALL  1       
I__1036/O                                   LocalMux                   309    2858               FALL  1       
I__1039/I                                   InMux                      0      2858               FALL  1       
I__1039/O                                   InMux                      218    3076               FALL  1       
i764_4_lut_LC_1_11_3/in3                    LogicCell40_SEQ_MODE_0000  0      3076               FALL  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  267    3343               RISE  1       
I__253/I                                    CascadeMux                 0      3343               RISE  1       
I__253/O                                    CascadeMux                 0      3343               RISE  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      3343               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  352    3694               FALL  1       
I__242/I                                    LocalMux                   0      3694               FALL  1       
I__242/O                                    LocalMux                   309    4004               FALL  1       
I__243/I                                    InMux                      0      4004               FALL  1       
I__243/O                                    InMux                      218    4222               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4222               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    4538               RISE  1       
I__237/I                                    Odrv4                      0      4538               RISE  1       
I__237/O                                    Odrv4                      352    4890               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      4890               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5094               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5094               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5382               RISE  1       
I__240/I                                    LocalMux                   0      5382               RISE  1       
I__240/O                                    LocalMux                   330    5712               RISE  1       
I__241/I                                    IoInMux                    0      5712               RISE  1       
I__241/O                                    IoInMux                    260    5973               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5973               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7984               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7984               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   9898               RISE  1       
CLKOUT                                      CLK_DIV                    0      9898               RISE  1       

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[13]
Pad to Pad Delay : 9905

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[13]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_13_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__411/I                                    Odrv12                     0      924                FALL  1       
I__411/O                                    Odrv12                     541    1465               FALL  1       
I__413/I                                    Span12Mux_v                0      1465               FALL  1       
I__413/O                                    Span12Mux_v                541    2007               FALL  1       
I__415/I                                    Sp12to4                    0      2007               FALL  1       
I__415/O                                    Sp12to4                    450    2457               FALL  1       
I__418/I                                    LocalMux                   0      2457               FALL  1       
I__418/O                                    LocalMux                   309    2766               FALL  1       
I__422/I                                    InMux                      0      2766               FALL  1       
I__422/O                                    InMux                      218    2984               FALL  1       
i764_4_lut_LC_1_11_3/in0                    LogicCell40_SEQ_MODE_0000  0      2984               FALL  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  366    3350               RISE  1       
I__253/I                                    CascadeMux                 0      3350               RISE  1       
I__253/O                                    CascadeMux                 0      3350               RISE  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      3350               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  352    3701               FALL  1       
I__242/I                                    LocalMux                   0      3701               FALL  1       
I__242/O                                    LocalMux                   309    4011               FALL  1       
I__243/I                                    InMux                      0      4011               FALL  1       
I__243/O                                    InMux                      218    4229               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4229               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    4545               RISE  1       
I__237/I                                    Odrv4                      0      4545               RISE  1       
I__237/O                                    Odrv4                      352    4897               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      4897               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5101               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5101               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5389               RISE  1       
I__240/I                                    LocalMux                   0      5389               RISE  1       
I__240/O                                    LocalMux                   330    5719               RISE  1       
I__241/I                                    IoInMux                    0      5719               RISE  1       
I__241/O                                    IoInMux                    260    5980               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5980               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7991               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      7991               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   9905               RISE  1       
CLKOUT                                      CLK_DIV                    0      9905               RISE  1       

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[5]
Pad to Pad Delay : 10010

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[5]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_5_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_5_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_5_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_5_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__821/I                                    Odrv4                      0      924                FALL  1       
I__821/O                                    Odrv4                      373    1297               FALL  1       
I__823/I                                    Span4Mux_v                 0      1297               FALL  1       
I__823/O                                    Span4Mux_v                 373    1669               FALL  1       
I__825/I                                    Span4Mux_h                 0      1669               FALL  1       
I__825/O                                    Span4Mux_h                 316    1986               FALL  1       
I__827/I                                    LocalMux                   0      1986               FALL  1       
I__827/O                                    LocalMux                   309    2295               FALL  1       
I__831/I                                    InMux                      0      2295               FALL  1       
I__831/O                                    InMux                      218    2513               FALL  1       
i760_4_lut_LC_1_10_5/in1                    LogicCell40_SEQ_MODE_0000  0      2513               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  380    2893               FALL  1       
I__254/I                                    LocalMux                   0      2893               FALL  1       
I__254/O                                    LocalMux                   309    3202               FALL  1       
I__255/I                                    InMux                      0      3202               FALL  1       
I__255/O                                    InMux                      218    3420               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3420               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    3807               FALL  1       
I__242/I                                    LocalMux                   0      3807               FALL  1       
I__242/O                                    LocalMux                   309    4116               FALL  1       
I__243/I                                    InMux                      0      4116               FALL  1       
I__243/O                                    InMux                      218    4334               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4334               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    4651               RISE  1       
I__237/I                                    Odrv4                      0      4651               RISE  1       
I__237/O                                    Odrv4                      352    5002               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5002               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5206               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5206               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5494               RISE  1       
I__240/I                                    LocalMux                   0      5494               RISE  1       
I__240/O                                    LocalMux                   330    5825               RISE  1       
I__241/I                                    IoInMux                    0      5825               RISE  1       
I__241/O                                    IoInMux                    260    6085               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6085               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8096               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8096               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10010              RISE  1       
CLKOUT                                      CLK_DIV                    0      10010              RISE  1       

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[7]
Pad to Pad Delay : 10146

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[7]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_7_iopad/DOUT            IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DCNT_7_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DCNT_7_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__540/I                                    Odrv12                     0      1004               FALL  1       
I__540/O                                    Odrv12                     541    1545               FALL  1       
I__541/I                                    Sp12to4                    0      1545               FALL  1       
I__541/O                                    Sp12to4                    450    1995               FALL  1       
I__543/I                                    Span4Mux_v                 0      1995               FALL  1       
I__543/O                                    Span4Mux_v                 373    2368               FALL  1       
I__545/I                                    Span4Mux_v                 0      2368               FALL  1       
I__545/O                                    Span4Mux_v                 373    2741               FALL  1       
I__547/I                                    LocalMux                   0      2741               FALL  1       
I__547/O                                    LocalMux                   309    3050               FALL  1       
I__550/I                                    InMux                      0      3050               FALL  1       
I__550/O                                    InMux                      218    3268               FALL  1       
i764_4_lut_LC_1_11_3/in1                    LogicCell40_SEQ_MODE_0000  0      3268               FALL  1       
i764_4_lut_LC_1_11_3/ltout                  LogicCell40_SEQ_MODE_0000  323    3592               RISE  1       
I__253/I                                    CascadeMux                 0      3592               RISE  1       
I__253/O                                    CascadeMux                 0      3592               RISE  1       
i1_4_lut_LC_1_11_4/in2                      LogicCell40_SEQ_MODE_0000  0      3592               RISE  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  352    3943               FALL  1       
I__242/I                                    LocalMux                   0      3943               FALL  1       
I__242/O                                    LocalMux                   309    4253               FALL  1       
I__243/I                                    InMux                      0      4253               FALL  1       
I__243/O                                    InMux                      218    4471               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4471               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    4787               RISE  1       
I__237/I                                    Odrv4                      0      4787               RISE  1       
I__237/O                                    Odrv4                      352    5139               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5139               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5342               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5342               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5631               RISE  1       
I__240/I                                    LocalMux                   0      5631               RISE  1       
I__240/O                                    LocalMux                   330    5961               RISE  1       
I__241/I                                    IoInMux                    0      5961               RISE  1       
I__241/O                                    IoInMux                    260    6221               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6221               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8232               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8232               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10146              RISE  1       
CLKOUT                                      CLK_DIV                    0      10146              RISE  1       

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[8]
Pad to Pad Delay : 10249

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[8]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_8_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_8_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_8_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__786/I                                    Odrv4                      0      924                FALL  1       
I__786/O                                    Odrv4                      373    1297               FALL  1       
I__788/I                                    Span4Mux_v                 0      1297               FALL  1       
I__788/O                                    Span4Mux_v                 373    1669               FALL  1       
I__790/I                                    Span4Mux_h                 0      1669               FALL  1       
I__790/O                                    Span4Mux_h                 316    1986               FALL  1       
I__792/I                                    LocalMux                   0      1986               FALL  1       
I__792/O                                    LocalMux                   309    2295               FALL  1       
I__796/I                                    InMux                      0      2295               FALL  1       
I__796/O                                    InMux                      218    2513               FALL  1       
i755_4_lut_LC_1_10_4/in3                    LogicCell40_SEQ_MODE_0000  0      2513               FALL  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  267    2780               RISE  1       
I__214/I                                    CascadeMux                 0      2780               RISE  1       
I__214/O                                    CascadeMux                 0      2780               RISE  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      2780               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  352    3132               FALL  1       
I__254/I                                    LocalMux                   0      3132               FALL  1       
I__254/O                                    LocalMux                   309    3441               FALL  1       
I__255/I                                    InMux                      0      3441               FALL  1       
I__255/O                                    InMux                      218    3659               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3659               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    4046               FALL  1       
I__242/I                                    LocalMux                   0      4046               FALL  1       
I__242/O                                    LocalMux                   309    4355               FALL  1       
I__243/I                                    InMux                      0      4355               FALL  1       
I__243/O                                    InMux                      218    4573               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4573               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    4890               RISE  1       
I__237/I                                    Odrv4                      0      4890               RISE  1       
I__237/O                                    Odrv4                      352    5241               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5241               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5445               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5445               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5734               RISE  1       
I__240/I                                    LocalMux                   0      5734               RISE  1       
I__240/O                                    LocalMux                   330    6064               RISE  1       
I__241/I                                    IoInMux                    0      6064               RISE  1       
I__241/O                                    IoInMux                    260    6324               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6324               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8335               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8335               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10249              RISE  1       
CLKOUT                                      CLK_DIV                    0      10249              RISE  1       

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[15]
Pad to Pad Delay : 10488

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[15]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__1090/I                                   Odrv12                     0      924                FALL  1       
I__1090/O                                   Odrv12                     541    1465               FALL  1       
I__1092/I                                   Span12Mux_v                0      1465               FALL  1       
I__1092/O                                   Span12Mux_v                541    2007               FALL  1       
I__1096/I                                   Sp12to4                    0      2007               FALL  1       
I__1096/O                                   Sp12to4                    450    2457               FALL  1       
I__1100/I                                   LocalMux                   0      2457               FALL  1       
I__1100/O                                   LocalMux                   309    2766               FALL  1       
I__1103/I                                   InMux                      0      2766               FALL  1       
I__1103/O                                   InMux                      218    2984               FALL  1       
i760_4_lut_LC_1_10_5/in0                    LogicCell40_SEQ_MODE_0000  0      2984               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  387    3371               FALL  1       
I__254/I                                    LocalMux                   0      3371               FALL  1       
I__254/O                                    LocalMux                   309    3680               FALL  1       
I__255/I                                    InMux                      0      3680               FALL  1       
I__255/O                                    InMux                      218    3898               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      3898               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    4285               FALL  1       
I__242/I                                    LocalMux                   0      4285               FALL  1       
I__242/O                                    LocalMux                   309    4594               FALL  1       
I__243/I                                    InMux                      0      4594               FALL  1       
I__243/O                                    InMux                      218    4812               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      4812               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    5129               RISE  1       
I__237/I                                    Odrv4                      0      5129               RISE  1       
I__237/O                                    Odrv4                      352    5480               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5480               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5684               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5684               RISE  1       
I__239/O                                    IoSpan4Mux                 288    5973               RISE  1       
I__240/I                                    LocalMux                   0      5973               RISE  1       
I__240/O                                    LocalMux                   330    6303               RISE  1       
I__241/I                                    IoInMux                    0      6303               RISE  1       
I__241/O                                    IoInMux                    260    6563               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6563               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8574               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8574               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10488              RISE  1       
CLKOUT                                      CLK_DIV                    0      10488              RISE  1       

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[2]
Pad to Pad Delay : 10706

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[2]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_2_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_2_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_2_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__333/I                                    Odrv12                     0      924                FALL  1       
I__333/O                                    Odrv12                     541    1465               FALL  1       
I__334/I                                    Span12Mux_v                0      1465               FALL  1       
I__334/O                                    Span12Mux_v                541    2007               FALL  1       
I__336/I                                    Sp12to4                    0      2007               FALL  1       
I__336/O                                    Sp12to4                    450    2457               FALL  1       
I__338/I                                    Span4Mux_h                 0      2457               FALL  1       
I__338/O                                    Span4Mux_h                 316    2773               FALL  1       
I__341/I                                    LocalMux                   0      2773               FALL  1       
I__341/O                                    LocalMux                   309    3083               FALL  1       
I__342/I                                    InMux                      0      3083               FALL  1       
I__342/O                                    InMux                      218    3301               FALL  1       
i760_4_lut_LC_1_10_5/in3                    LogicCell40_SEQ_MODE_0000  0      3301               FALL  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  288    3589               FALL  1       
I__254/I                                    LocalMux                   0      3589               FALL  1       
I__254/O                                    LocalMux                   309    3898               FALL  1       
I__255/I                                    InMux                      0      3898               FALL  1       
I__255/O                                    InMux                      218    4116               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4116               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    4503               FALL  1       
I__242/I                                    LocalMux                   0      4503               FALL  1       
I__242/O                                    LocalMux                   309    4812               FALL  1       
I__243/I                                    InMux                      0      4812               FALL  1       
I__243/O                                    InMux                      218    5030               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5030               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    5347               RISE  1       
I__237/I                                    Odrv4                      0      5347               RISE  1       
I__237/O                                    Odrv4                      352    5698               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5698               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5902               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5902               RISE  1       
I__239/O                                    IoSpan4Mux                 288    6191               RISE  1       
I__240/I                                    LocalMux                   0      6191               RISE  1       
I__240/O                                    LocalMux                   330    6521               RISE  1       
I__241/I                                    IoInMux                    0      6521               RISE  1       
I__241/O                                    IoInMux                    260    6781               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6781               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8792               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8792               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10706              RISE  1       
CLKOUT                                      CLK_DIV                    0      10706              RISE  1       

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[0]
Pad to Pad Delay : 10720

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[0]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_0_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_0_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_0_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_0_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__180/I                                    Odrv12                     0      924                FALL  1       
I__180/O                                    Odrv12                     541    1465               FALL  1       
I__181/I                                    Sp12to4                    0      1465               FALL  1       
I__181/O                                    Sp12to4                    450    1915               FALL  1       
I__182/I                                    Span4Mux_v                 0      1915               FALL  1       
I__182/O                                    Span4Mux_v                 373    2288               FALL  1       
I__183/I                                    Span4Mux_v                 0      2288               FALL  1       
I__183/O                                    Span4Mux_v                 373    2661               FALL  1       
I__184/I                                    LocalMux                   0      2661               FALL  1       
I__184/O                                    LocalMux                   309    2970               FALL  1       
I__186/I                                    InMux                      0      2970               FALL  1       
I__186/O                                    InMux                      218    3188               FALL  1       
I__187/I                                    CascadeMux                 0      3188               FALL  1       
I__187/O                                    CascadeMux                 0      3188               FALL  1       
mux_132_i1_3_lut_4_lut_LC_1_5_2/in2         LogicCell40_SEQ_MODE_0000  0      3188               FALL  1       
mux_132_i1_3_lut_4_lut_LC_1_5_2/ltout       LogicCell40_SEQ_MODE_0000  309    3498               RISE  1       
I__188/I                                    CascadeMux                 0      3498               RISE  1       
I__188/O                                    CascadeMux                 0      3498               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/in2               LogicCell40_SEQ_MODE_0000  0      3498               RISE  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  380    3877               RISE  1       
I__245/I                                    Odrv12                     0      3877               RISE  1       
I__245/O                                    Odrv12                     492    4369               RISE  1       
I__246/I                                    LocalMux                   0      4369               RISE  1       
I__246/O                                    LocalMux                   330    4700               RISE  1       
I__247/I                                    InMux                      0      4700               RISE  1       
I__247/O                                    InMux                      260    4960               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      4960               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  401    5361               RISE  1       
I__237/I                                    Odrv4                      0      5361               RISE  1       
I__237/O                                    Odrv4                      352    5712               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5712               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5916               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5916               RISE  1       
I__239/O                                    IoSpan4Mux                 288    6205               RISE  1       
I__240/I                                    LocalMux                   0      6205               RISE  1       
I__240/O                                    LocalMux                   330    6535               RISE  1       
I__241/I                                    IoInMux                    0      6535               RISE  1       
I__241/O                                    IoInMux                    260    6795               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6795               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8806               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8806               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10720              RISE  1       
CLKOUT                                      CLK_DIV                    0      10720              RISE  1       

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[6]
Pad to Pad Delay : 10777

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[6]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_6_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_6_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_6_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__228/I                                    Odrv12                     0      924                FALL  1       
I__228/O                                    Odrv12                     541    1465               FALL  1       
I__229/I                                    Span12Mux_v                0      1465               FALL  1       
I__229/O                                    Span12Mux_v                541    2007               FALL  1       
I__231/I                                    Sp12to4                    0      2007               FALL  1       
I__231/O                                    Sp12to4                    450    2457               FALL  1       
I__234/I                                    LocalMux                   0      2457               FALL  1       
I__234/O                                    LocalMux                   309    2766               FALL  1       
I__235/I                                    InMux                      0      2766               FALL  1       
I__235/O                                    InMux                      218    2984               FALL  1       
i755_4_lut_LC_1_10_4/in1                    LogicCell40_SEQ_MODE_0000  0      2984               FALL  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  323    3308               RISE  1       
I__214/I                                    CascadeMux                 0      3308               RISE  1       
I__214/O                                    CascadeMux                 0      3308               RISE  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      3308               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  352    3659               FALL  1       
I__254/I                                    LocalMux                   0      3659               FALL  1       
I__254/O                                    LocalMux                   309    3969               FALL  1       
I__255/I                                    InMux                      0      3969               FALL  1       
I__255/O                                    InMux                      218    4187               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4187               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    4573               FALL  1       
I__242/I                                    LocalMux                   0      4573               FALL  1       
I__242/O                                    LocalMux                   309    4883               FALL  1       
I__243/I                                    InMux                      0      4883               FALL  1       
I__243/O                                    InMux                      218    5101               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5101               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    5417               RISE  1       
I__237/I                                    Odrv4                      0      5417               RISE  1       
I__237/O                                    Odrv4                      352    5769               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      5769               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    5973               RISE  1       
I__239/I                                    IoSpan4Mux                 0      5973               RISE  1       
I__239/O                                    IoSpan4Mux                 288    6261               RISE  1       
I__240/I                                    LocalMux                   0      6261               RISE  1       
I__240/O                                    LocalMux                   330    6591               RISE  1       
I__241/I                                    IoInMux                    0      6591               RISE  1       
I__241/O                                    IoInMux                    260    6852               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6852               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8863               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      8863               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   10777              RISE  1       
CLKOUT                                      CLK_DIV                    0      10777              RISE  1       

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[10]
Pad to Pad Delay : 11023

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[10]                                    CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_10_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__423/I                                    Odrv12                     0      924                FALL  1       
I__423/O                                    Odrv12                     541    1465               FALL  1       
I__424/I                                    Sp12to4                    0      1465               FALL  1       
I__424/O                                    Sp12to4                    450    1915               FALL  1       
I__426/I                                    Span4Mux_v                 0      1915               FALL  1       
I__426/O                                    Span4Mux_v                 373    2288               FALL  1       
I__428/I                                    Span4Mux_v                 0      2288               FALL  1       
I__428/O                                    Span4Mux_v                 373    2661               FALL  1       
I__430/I                                    LocalMux                   0      2661               FALL  1       
I__430/O                                    LocalMux                   309    2970               FALL  1       
I__434/I                                    InMux                      0      2970               FALL  1       
I__434/O                                    InMux                      218    3188               FALL  1       
i755_4_lut_LC_1_10_4/in0                    LogicCell40_SEQ_MODE_0000  0      3188               FALL  1       
i755_4_lut_LC_1_10_4/ltout                  LogicCell40_SEQ_MODE_0000  366    3554               RISE  1       
I__214/I                                    CascadeMux                 0      3554               RISE  1       
I__214/O                                    CascadeMux                 0      3554               RISE  1       
i760_4_lut_LC_1_10_5/in2                    LogicCell40_SEQ_MODE_0000  0      3554               RISE  1       
i760_4_lut_LC_1_10_5/lcout                  LogicCell40_SEQ_MODE_0000  352    3905               FALL  1       
I__254/I                                    LocalMux                   0      3905               FALL  1       
I__254/O                                    LocalMux                   309    4215               FALL  1       
I__255/I                                    InMux                      0      4215               FALL  1       
I__255/O                                    InMux                      218    4433               FALL  1       
i1_4_lut_LC_1_11_4/in0                      LogicCell40_SEQ_MODE_0000  0      4433               FALL  1       
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  387    4819               FALL  1       
I__242/I                                    LocalMux                   0      4819               FALL  1       
I__242/O                                    LocalMux                   309    5129               FALL  1       
I__243/I                                    InMux                      0      5129               FALL  1       
I__243/O                                    InMux                      218    5347               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000  0      5347               FALL  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  316    5663               RISE  1       
I__237/I                                    Odrv4                      0      5663               RISE  1       
I__237/O                                    Odrv4                      352    6015               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      6015               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    6219               RISE  1       
I__239/I                                    IoSpan4Mux                 0      6219               RISE  1       
I__239/O                                    IoSpan4Mux                 288    6507               RISE  1       
I__240/I                                    LocalMux                   0      6507               RISE  1       
I__240/O                                    LocalMux                   330    6837               RISE  1       
I__241/I                                    IoInMux                    0      6837               RISE  1       
I__241/O                                    IoInMux                    260    7098               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7098               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   9109               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9109               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   11023              RISE  1       
CLKOUT                                      CLK_DIV                    0      11023              RISE  1       

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CLKOUT
Input Port       : DCNT[1]
Pad to Pad Delay : 11093

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DCNT[1]                                     CLK_DIV                    0      0                  FALL  1       
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DCNT_1_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DCNT_1_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DCNT_1_preio/DIN0            PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__346/I                                    Odrv12                     0      924                FALL  1       
I__346/O                                    Odrv12                     541    1465               FALL  1       
I__347/I                                    Span12Mux_v                0      1465               FALL  1       
I__347/O                                    Span12Mux_v                541    2007               FALL  1       
I__348/I                                    Sp12to4                    0      2007               FALL  1       
I__348/O                                    Sp12to4                    450    2457               FALL  1       
I__349/I                                    LocalMux                   0      2457               FALL  1       
I__349/O                                    LocalMux                   309    2766               FALL  1       
I__351/I                                    InMux                      0      2766               FALL  1       
I__351/O                                    InMux                      218    2984               FALL  1       
i544_2_lut_LC_1_5_1/in3                     LogicCell40_SEQ_MODE_0000  0      2984               FALL  1       
i544_2_lut_LC_1_5_1/lcout                   LogicCell40_SEQ_MODE_0000  288    3273               FALL  3       
I__601/I                                    LocalMux                   0      3273               FALL  1       
I__601/O                                    LocalMux                   309    3582               FALL  1       
I__604/I                                    InMux                      0      3582               FALL  1       
I__604/O                                    InMux                      218    3800               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/in0               LogicCell40_SEQ_MODE_0000  0      3800               FALL  1       
mux_136_i1_4_lut_LC_1_5_3/lcout             LogicCell40_SEQ_MODE_0000  450    4250               RISE  1       
I__245/I                                    Odrv12                     0      4250               RISE  1       
I__245/O                                    Odrv12                     492    4742               RISE  1       
I__246/I                                    LocalMux                   0      4742               RISE  1       
I__246/O                                    LocalMux                   330    5073               RISE  1       
I__247/I                                    InMux                      0      5073               RISE  1       
I__247/O                                    InMux                      260    5333               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/in1              LogicCell40_SEQ_MODE_0000  0      5333               RISE  1       
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000  401    5734               RISE  1       
I__237/I                                    Odrv4                      0      5734               RISE  1       
I__237/O                                    Odrv4                      352    6085               RISE  1       
I__238/I                                    Span4Mux_s2_h              0      6085               RISE  1       
I__238/O                                    Span4Mux_s2_h              204    6289               RISE  1       
I__239/I                                    IoSpan4Mux                 0      6289               RISE  1       
I__239/O                                    IoSpan4Mux                 288    6577               RISE  1       
I__240/I                                    LocalMux                   0      6577               RISE  1       
I__240/O                                    LocalMux                   330    6908               RISE  1       
I__241/I                                    IoInMux                    0      6908               RISE  1       
I__241/O                                    IoInMux                    260    7168               RISE  1       
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7168               RISE  1       
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   9179               RISE  1       
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                     0      9179               RISE  1       
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                     1914   11093              RISE  1       
CLKOUT                                      CLK_DIV                    0      11093              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i15_LC_5_9_7/lcout
Path End         : state0_i1_LC_1_8_1/ce
Capture Clock    : state0_i1_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 993939p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2918
+ Clock To Q                                   541
+ Data Path Delay                             5309
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8768
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i15_LC_5_9_7/lcout     LogicCell40_SEQ_MODE_1000    541              3459  993939  RISE       2
I__1249/I                       Odrv4                          0              3459  993939  RISE       1
I__1249/O                       Odrv4                        352              3811  993939  RISE       1
I__1251/I                       LocalMux                       0              3811  993939  RISE       1
I__1251/O                       LocalMux                     330              4141  993939  RISE       1
I__1253/I                       InMux                          0              4141  993939  RISE       1
I__1253/O                       InMux                        260              4402  993939  RISE       1
I__1254/I                       CascadeMux                     0              4402  993939  RISE       1
I__1254/O                       CascadeMux                     0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/in2    LogicCell40_SEQ_MODE_0000      0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_0000    380              4781  993939  RISE       1
I__536/I                        Odrv4                          0              4781  993939  RISE       1
I__536/O                        Odrv4                        352              5133  993939  RISE       1
I__537/I                        Span4Mux_h                     0              5133  993939  RISE       1
I__537/O                        Span4Mux_h                   302              5435  993939  RISE       1
I__538/I                        LocalMux                       0              5435  993939  RISE       1
I__538/O                        LocalMux                     330              5766  993939  RISE       1
I__539/I                        InMux                          0              5766  993939  RISE       1
I__539/O                        InMux                        260              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/in1         LogicCell40_SEQ_MODE_0000      0              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/ltout       LogicCell40_SEQ_MODE_0000    380              6406  993939  FALL       1
I__278/I                        CascadeMux                     0              6406  993939  FALL       1
I__278/O                        CascadeMux                     0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/in2          LogicCell40_SEQ_MODE_0000      0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/ltout        LogicCell40_SEQ_MODE_0000    345              6750  993939  FALL       1
I__269/I                        CascadeMux                     0              6750  993939  FALL       1
I__269/O                        CascadeMux                     0              6750  993939  FALL       1
i25_3_lut_LC_2_7_5/in2          LogicCell40_SEQ_MODE_0000      0              6750  993939  FALL       1
i25_3_lut_LC_2_7_5/lcout        LogicCell40_SEQ_MODE_0000    380              7130  993939  RISE       1
I__265/I                        Odrv4                          0              7130  993939  RISE       1
I__265/O                        Odrv4                        352              7481  993939  RISE       1
I__266/I                        Span4Mux_v                     0              7481  993939  RISE       1
I__266/O                        Span4Mux_v                   352              7833  993939  RISE       1
I__267/I                        LocalMux                       0              7833  993939  RISE       1
I__267/O                        LocalMux                     330              8163  993939  RISE       1
I__268/I                        CEMux                          0              8163  993939  RISE       1
I__268/O                        CEMux                        605              8768  993939  RISE       1
state0_i1_LC_1_8_1/ce           LogicCell40_SEQ_MODE_1010      0              8768  993939  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i14_LC_5_7_3/in0
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Setup Constraint : 1000000p
Path slack       : 994326p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             4099
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7608
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
add_71_11_lut_LC_6_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5808  994326  RISE       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5934  994326  RISE       2
add_71_12_lut_LC_6_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5934  994326  RISE       1
add_71_12_lut_LC_6_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              6061  994326  RISE       2
add_71_13_lut_LC_6_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              6061  994326  RISE       1
add_71_13_lut_LC_6_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              6188  994326  RISE       2
add_71_14_lut_LC_6_8_4/carryin   LogicCell40_SEQ_MODE_0000      0              6188  994326  RISE       1
add_71_14_lut_LC_6_8_4/carryout  LogicCell40_SEQ_MODE_0000    127              6314  994326  RISE       2
add_71_15_lut_LC_6_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              6314  994326  RISE       1
add_71_15_lut_LC_6_8_5/carryout  LogicCell40_SEQ_MODE_0000    127              6441  994326  RISE       2
I__1255/I                        InMux                          0              6441  994326  RISE       1
I__1255/O                        InMux                        260              6701  994326  RISE       1
add_71_16_lut_LC_6_8_6/in3       LogicCell40_SEQ_MODE_0000      0              6701  994326  RISE       1
add_71_16_lut_LC_6_8_6/lcout     LogicCell40_SEQ_MODE_0000    316              7017  994326  RISE       1
I__1256/I                        LocalMux                       0              7017  994326  RISE       1
I__1256/O                        LocalMux                     330              7348  994326  RISE       1
I__1257/I                        InMux                          0              7348  994326  RISE       1
I__1257/O                        InMux                        260              7608  994326  RISE       1
t0off_i0_i14_LC_5_7_3/in0        LogicCell40_SEQ_MODE_1000      0              7608  994326  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i15_LC_5_9_7/in2
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Setup Constraint : 1000000p
Path slack       : 994459p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2918
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             4577
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8086
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
add_71_11_lut_LC_6_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5808  994326  RISE       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5934  994326  RISE       2
add_71_12_lut_LC_6_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5934  994326  RISE       1
add_71_12_lut_LC_6_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              6061  994326  RISE       2
add_71_13_lut_LC_6_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              6061  994326  RISE       1
add_71_13_lut_LC_6_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              6188  994326  RISE       2
add_71_14_lut_LC_6_8_4/carryin   LogicCell40_SEQ_MODE_0000      0              6188  994326  RISE       1
add_71_14_lut_LC_6_8_4/carryout  LogicCell40_SEQ_MODE_0000    127              6314  994326  RISE       2
add_71_15_lut_LC_6_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              6314  994326  RISE       1
add_71_15_lut_LC_6_8_5/carryout  LogicCell40_SEQ_MODE_0000    127              6441  994326  RISE       2
add_71_16_lut_LC_6_8_6/carryin   LogicCell40_SEQ_MODE_0000      0              6441  994459  RISE       1
add_71_16_lut_LC_6_8_6/carryout  LogicCell40_SEQ_MODE_0000    127              6567  994459  RISE       1
I__1186/I                        InMux                          0              6567  994459  RISE       1
I__1186/O                        InMux                        260              6827  994459  RISE       1
add_71_17_lut_LC_6_8_7/in3       LogicCell40_SEQ_MODE_0000      0              6827  994459  RISE       1
add_71_17_lut_LC_6_8_7/lcout     LogicCell40_SEQ_MODE_0000    316              7144  994459  RISE       1
I__1182/I                        Odrv4                          0              7144  994459  RISE       1
I__1182/O                        Odrv4                        352              7495  994459  RISE       1
I__1183/I                        LocalMux                       0              7495  994459  RISE       1
I__1183/O                        LocalMux                     330              7826  994459  RISE       1
I__1184/I                        InMux                          0              7826  994459  RISE       1
I__1184/O                        InMux                        260              8086  994459  RISE       1
I__1185/I                        CascadeMux                     0              8086  994459  RISE       1
I__1185/O                        CascadeMux                     0              8086  994459  RISE       1
t0off_i0_i15_LC_5_9_7/in2        LogicCell40_SEQ_MODE_1000      0              8086  994459  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i13_LC_5_7_5/in3
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Setup Constraint : 1000000p
Path slack       : 994650p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             3972
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
add_71_11_lut_LC_6_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5808  994326  RISE       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5934  994326  RISE       2
add_71_12_lut_LC_6_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5934  994326  RISE       1
add_71_12_lut_LC_6_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              6061  994326  RISE       2
add_71_13_lut_LC_6_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              6061  994326  RISE       1
add_71_13_lut_LC_6_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              6188  994326  RISE       2
add_71_14_lut_LC_6_8_4/carryin   LogicCell40_SEQ_MODE_0000      0              6188  994326  RISE       1
add_71_14_lut_LC_6_8_4/carryout  LogicCell40_SEQ_MODE_0000    127              6314  994326  RISE       2
I__1262/I                        InMux                          0              6314  994649  RISE       1
I__1262/O                        InMux                        260              6574  994649  RISE       1
add_71_15_lut_LC_6_8_5/in3       LogicCell40_SEQ_MODE_0000      0              6574  994649  RISE       1
add_71_15_lut_LC_6_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              6891  994649  RISE       1
I__1263/I                        LocalMux                       0              6891  994649  RISE       1
I__1263/O                        LocalMux                     330              7221  994649  RISE       1
I__1264/I                        InMux                          0              7221  994649  RISE       1
I__1264/O                        InMux                        260              7481  994649  RISE       1
t0off_i0_i13_LC_5_7_5/in3        LogicCell40_SEQ_MODE_1000      0              7481  994649  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i12_LC_3_7_3/in3
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Setup Constraint : 1000000p
Path slack       : 994684p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002693

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             4500
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8009
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
add_71_11_lut_LC_6_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5808  994326  RISE       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5934  994326  RISE       2
add_71_12_lut_LC_6_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5934  994326  RISE       1
add_71_12_lut_LC_6_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              6061  994326  RISE       2
add_71_13_lut_LC_6_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              6061  994326  RISE       1
add_71_13_lut_LC_6_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              6188  994326  RISE       2
I__1272/I                        InMux                          0              6188  994684  RISE       1
I__1272/O                        InMux                        260              6448  994684  RISE       1
add_71_14_lut_LC_6_8_4/in3       LogicCell40_SEQ_MODE_0000      0              6448  994684  RISE       1
add_71_14_lut_LC_6_8_4/lcout     LogicCell40_SEQ_MODE_0000    316              6764  994684  RISE       1
I__1273/I                        Odrv4                          0              6764  994684  RISE       1
I__1273/O                        Odrv4                        352              7116  994684  RISE       1
I__1274/I                        Span4Mux_h                     0              7116  994684  RISE       1
I__1274/O                        Span4Mux_h                   302              7418  994684  RISE       1
I__1275/I                        LocalMux                       0              7418  994684  RISE       1
I__1275/O                        LocalMux                     330              7749  994684  RISE       1
I__1276/I                        InMux                          0              7749  994684  RISE       1
I__1276/O                        InMux                        260              8009  994684  RISE       1
t0off_i0_i12_LC_3_7_3/in3        LogicCell40_SEQ_MODE_1000      0              8009  994684  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i10_LC_3_7_1/in3
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Setup Constraint : 1000000p
Path slack       : 994888p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002693

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             4296
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7805
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
add_71_11_lut_LC_6_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5808  994326  RISE       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5934  994326  RISE       2
I__1291/I                        InMux                          0              5934  994888  RISE       1
I__1291/O                        InMux                        260              6195  994888  RISE       1
add_71_12_lut_LC_6_8_2/in3       LogicCell40_SEQ_MODE_0000      0              6195  994888  RISE       1
add_71_12_lut_LC_6_8_2/lcout     LogicCell40_SEQ_MODE_0000    316              6511  994888  RISE       1
I__1292/I                        Odrv4                          0              6511  994888  RISE       1
I__1292/O                        Odrv4                        352              6863  994888  RISE       1
I__1293/I                        Span4Mux_v                     0              6863  994888  RISE       1
I__1293/O                        Span4Mux_v                   352              7214  994888  RISE       1
I__1294/I                        LocalMux                       0              7214  994888  RISE       1
I__1294/O                        LocalMux                     330              7545  994888  RISE       1
I__1295/I                        InMux                          0              7545  994888  RISE       1
I__1295/O                        InMux                        260              7805  994888  RISE       1
t0off_i0_i10_LC_3_7_1/in3        LogicCell40_SEQ_MODE_1000      0              7805  994888  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i11_LC_5_7_1/in3
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Setup Constraint : 1000000p
Path slack       : 994903p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             3719
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7228
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
add_71_11_lut_LC_6_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5808  994326  RISE       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5934  994326  RISE       2
add_71_12_lut_LC_6_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5934  994326  RISE       1
add_71_12_lut_LC_6_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              6061  994326  RISE       2
I__1283/I                        InMux                          0              6061  994902  RISE       1
I__1283/O                        InMux                        260              6321  994902  RISE       1
add_71_13_lut_LC_6_8_3/in3       LogicCell40_SEQ_MODE_0000      0              6321  994902  RISE       1
add_71_13_lut_LC_6_8_3/lcout     LogicCell40_SEQ_MODE_0000    316              6638  994902  RISE       1
I__1284/I                        LocalMux                       0              6638  994902  RISE       1
I__1284/O                        LocalMux                     330              6968  994902  RISE       1
I__1285/I                        InMux                          0              6968  994902  RISE       1
I__1285/O                        InMux                        260              7228  994902  RISE       1
t0off_i0_i11_LC_5_7_1/in3        LogicCell40_SEQ_MODE_1000      0              7228  994902  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i8_LC_5_6_2/in3
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Setup Constraint : 1000000p
Path slack       : 994931p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             3691
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7200
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout      LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                       Odrv12                         0              3509  994326  RISE       1
I__1178/O                       Odrv12                       492              4001  994326  RISE       1
I__1180/I                       LocalMux                       0              4001  994326  RISE       1
I__1180/O                       LocalMux                     330              4331  994326  RISE       1
I__1181/I                       InMux                          0              4331  994326  RISE       1
I__1181/O                       InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin   LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout  LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin   LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout  LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout  ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
I__1115/I                       InMux                          0              5681  994930  RISE       1
I__1115/O                       InMux                        260              5942  994930  RISE       1
add_71_10_lut_LC_6_8_0/in3      LogicCell40_SEQ_MODE_0000      0              5942  994930  RISE       1
add_71_10_lut_LC_6_8_0/lcout    LogicCell40_SEQ_MODE_0000    316              6258  994930  RISE       1
I__1116/I                       Odrv4                          0              6258  994930  RISE       1
I__1116/O                       Odrv4                        352              6609  994930  RISE       1
I__1117/I                       LocalMux                       0              6609  994930  RISE       1
I__1117/O                       LocalMux                     330              6940  994930  RISE       1
I__1118/I                       InMux                          0              6940  994930  RISE       1
I__1118/O                       InMux                        260              7200  994930  RISE       1
t0off_i0_i8_LC_5_6_2/in3        LogicCell40_SEQ_MODE_1000      0              7200  994930  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i9_LC_5_7_2/in0
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Setup Constraint : 1000000p
Path slack       : 994959p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             3466
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6975
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                        Odrv12                         0              3509  994326  RISE       1
I__1178/O                        Odrv12                       492              4001  994326  RISE       1
I__1180/I                        LocalMux                       0              4001  994326  RISE       1
I__1180/O                        LocalMux                     330              4331  994326  RISE       1
I__1181/I                        InMux                          0              4331  994326  RISE       1
I__1181/O                        InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
add_71_9_lut_LC_6_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              5358  994326  RISE       1
add_71_9_lut_LC_6_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5484  994326  RISE       1
IN_MUX_bfv_6_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5681  994326  RISE       2
add_71_10_lut_LC_6_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5681  994326  RISE       1
add_71_10_lut_LC_6_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5808  994326  RISE       2
I__1106/I                        InMux                          0              5808  994958  RISE       1
I__1106/O                        InMux                        260              6068  994958  RISE       1
add_71_11_lut_LC_6_8_1/in3       LogicCell40_SEQ_MODE_0000      0              6068  994958  RISE       1
add_71_11_lut_LC_6_8_1/lcout     LogicCell40_SEQ_MODE_0000    316              6384  994958  RISE       1
I__1107/I                        LocalMux                       0              6384  994958  RISE       1
I__1107/O                        LocalMux                     330              6715  994958  RISE       1
I__1108/I                        InMux                          0              6715  994958  RISE       1
I__1108/O                        InMux                        260              6975  994958  RISE       1
t0off_i0_i9_LC_5_7_2/in0         LogicCell40_SEQ_MODE_1000      0              6975  994958  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i15_LC_5_9_7/lcout
Path End         : state0_i0_LC_1_7_0/in3
Capture Clock    : state0_i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 995247p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002623

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2918
+ Clock To Q                                   541
+ Data Path Delay                             3917
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7376
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i15_LC_5_9_7/lcout     LogicCell40_SEQ_MODE_1000    541              3459  993939  RISE       2
I__1249/I                       Odrv4                          0              3459  993939  RISE       1
I__1249/O                       Odrv4                        352              3811  993939  RISE       1
I__1251/I                       LocalMux                       0              3811  993939  RISE       1
I__1251/O                       LocalMux                     330              4141  993939  RISE       1
I__1253/I                       InMux                          0              4141  993939  RISE       1
I__1253/O                       InMux                        260              4402  993939  RISE       1
I__1254/I                       CascadeMux                     0              4402  993939  RISE       1
I__1254/O                       CascadeMux                     0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/in2    LogicCell40_SEQ_MODE_0000      0              4402  993939  RISE       1
i12_4_lut_adj_7_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_0000    380              4781  993939  RISE       1
I__536/I                        Odrv4                          0              4781  993939  RISE       1
I__536/O                        Odrv4                        352              5133  993939  RISE       1
I__537/I                        Span4Mux_h                     0              5133  993939  RISE       1
I__537/O                        Span4Mux_h                   302              5435  993939  RISE       1
I__538/I                        LocalMux                       0              5435  993939  RISE       1
I__538/O                        LocalMux                     330              5766  993939  RISE       1
I__539/I                        InMux                          0              5766  993939  RISE       1
I__539/O                        InMux                        260              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/in1         LogicCell40_SEQ_MODE_0000      0              6026  993939  RISE       1
i788_4_lut_LC_2_7_3/ltout       LogicCell40_SEQ_MODE_0000    380              6406  993939  FALL       1
I__278/I                        CascadeMux                     0              6406  993939  FALL       1
I__278/O                        CascadeMux                     0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/in2          LogicCell40_SEQ_MODE_0000      0              6406  993939  FALL       1
i26_3_lut_LC_2_7_4/lcout        LogicCell40_SEQ_MODE_0000    380              6785  995247  RISE       1
I__274/I                        LocalMux                       0              6785  995247  RISE       1
I__274/O                        LocalMux                     330              7116  995247  RISE       1
I__275/I                        InMux                          0              7116  995247  RISE       1
I__275/O                        InMux                        260              7376  995247  RISE       1
state0_i0_LC_1_7_0/in3          LogicCell40_SEQ_MODE_1010      0              7376  995247  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i14_LC_1_9_0/in3
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 995289p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002271

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3734
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6982
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
add_70_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5182  995289  RISE       1
add_70_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5309  995289  RISE       2
add_70_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5309  995289  RISE       1
add_70_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5435  995289  RISE       2
add_70_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5435  995289  RISE       1
add_70_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5562  995289  RISE       2
add_70_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5562  995289  RISE       1
add_70_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5688  995289  RISE       2
add_70_15_lut_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              5688  995289  RISE       1
add_70_15_lut_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    127              5815  995289  RISE       2
I__307/I                          InMux                          0              5815  995289  RISE       1
I__307/O                          InMux                        260              6075  995289  RISE       1
add_70_16_lut_LC_2_10_6/in3       LogicCell40_SEQ_MODE_0000      0              6075  995289  RISE       1
add_70_16_lut_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_0000    316              6392  995289  RISE       1
I__308/I                          LocalMux                       0              6392  995289  RISE       1
I__308/O                          LocalMux                     330              6722  995289  RISE       1
I__309/I                          InMux                          0              6722  995289  RISE       1
I__309/O                          InMux                        260              6982  995289  RISE       1
t0on_i0_i14_LC_1_9_0/in3          LogicCell40_SEQ_MODE_1000      0              6982  995289  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i13_LC_3_10_3/in3
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Setup Constraint : 1000000p
Path slack       : 995485p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002341

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3608
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6856
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
add_70_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5182  995289  RISE       1
add_70_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5309  995289  RISE       2
add_70_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5309  995289  RISE       1
add_70_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5435  995289  RISE       2
add_70_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5435  995289  RISE       1
add_70_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5562  995289  RISE       2
add_70_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5562  995289  RISE       1
add_70_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5688  995289  RISE       2
I__318/I                          InMux                          0              5688  995486  RISE       1
I__318/O                          InMux                        260              5949  995486  RISE       1
add_70_15_lut_LC_2_10_5/in3       LogicCell40_SEQ_MODE_0000      0              5949  995486  RISE       1
add_70_15_lut_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_0000    316              6265  995486  RISE       1
I__522/I                          LocalMux                       0              6265  995486  RISE       1
I__522/O                          LocalMux                     330              6595  995486  RISE       1
I__523/I                          InMux                          0              6595  995486  RISE       1
I__523/O                          InMux                        260              6856  995486  RISE       1
t0on_i0_i13_LC_3_10_3/in3         LogicCell40_SEQ_MODE_1000      0              6856  995486  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i12_LC_3_9_4/in3
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Setup Constraint : 1000000p
Path slack       : 995542p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002271

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3481
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6729
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
add_70_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5182  995289  RISE       1
add_70_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5309  995289  RISE       2
add_70_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5309  995289  RISE       1
add_70_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5435  995289  RISE       2
add_70_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5435  995289  RISE       1
add_70_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5562  995289  RISE       2
I__319/I                          InMux                          0              5562  995542  RISE       1
I__319/O                          InMux                        260              5822  995542  RISE       1
add_70_14_lut_LC_2_10_4/in3       LogicCell40_SEQ_MODE_0000      0              5822  995542  RISE       1
add_70_14_lut_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_0000    316              6138  995542  RISE       1
I__390/I                          LocalMux                       0              6138  995542  RISE       1
I__390/O                          LocalMux                     330              6469  995542  RISE       1
I__391/I                          InMux                          0              6469  995542  RISE       1
I__391/O                          InMux                        260              6729  995542  RISE       1
t0on_i0_i12_LC_3_9_4/in3          LogicCell40_SEQ_MODE_1000      0              6729  995542  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i3_LC_5_7_7/ce
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i3_LC_5_7_7/ce         LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i1_LC_5_7_6/ce
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i1_LC_5_7_6/ce         LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i13_LC_5_7_5/ce
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i13_LC_5_7_5/ce        LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i0_LC_5_7_4/ce
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i0_LC_5_7_4/ce         LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i14_LC_5_7_3/ce
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i14_LC_5_7_3/ce        LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i9_LC_5_7_2/ce
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i9_LC_5_7_2/ce         LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i11_LC_5_7_1/ce
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Setup Constraint : 1000000p
Path slack       : 995606p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__843/I                        LocalMux                       0              5934  995605  FALL       1
I__843/O                        LocalMux                     309              6244  995605  FALL       1
I__846/I                        CEMux                          0              6244  995605  FALL       1
I__846/O                        CEMux                        555              6799  995605  FALL       1
t0off_i0_i11_LC_5_7_1/ce        LogicCell40_SEQ_MODE_1000      0              6799  995605  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i6_LC_5_6_1/in3
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Setup Constraint : 1000000p
Path slack       : 995732p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             2890
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6399
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout      LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                       Odrv12                         0              3509  994326  RISE       1
I__1178/O                       Odrv12                       492              4001  994326  RISE       1
I__1180/I                       LocalMux                       0              4001  994326  RISE       1
I__1180/O                       LocalMux                     330              4331  994326  RISE       1
I__1181/I                       InMux                          0              4331  994326  RISE       1
I__1181/O                       InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
I__1136/I                       InMux                          0              5231  995732  RISE       1
I__1136/O                       InMux                        260              5492  995732  RISE       1
add_71_8_lut_LC_6_7_6/in3       LogicCell40_SEQ_MODE_0000      0              5492  995732  RISE       1
add_71_8_lut_LC_6_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              5808  995732  RISE       1
I__1137/I                       LocalMux                       0              5808  995732  RISE       1
I__1137/O                       LocalMux                     330              6138  995732  RISE       1
I__1138/I                       InMux                          0              6138  995732  RISE       1
I__1138/O                       InMux                        260              6399  995732  RISE       1
t0off_i0_i6_LC_5_6_1/in3        LogicCell40_SEQ_MODE_1000      0              6399  995732  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i11_LC_3_10_4/in3
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 995739p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002341

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3354
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6602
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
add_70_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5182  995289  RISE       1
add_70_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5309  995289  RISE       2
add_70_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5309  995289  RISE       1
add_70_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5435  995289  RISE       2
I__320/I                          InMux                          0              5435  995739  RISE       1
I__320/O                          InMux                        260              5695  995739  RISE       1
add_70_13_lut_LC_2_10_3/in3       LogicCell40_SEQ_MODE_0000      0              5695  995739  RISE       1
add_70_13_lut_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_0000    316              6012  995739  RISE       1
I__516/I                          LocalMux                       0              6012  995739  RISE       1
I__516/O                          LocalMux                     330              6342  995739  RISE       1
I__517/I                          InMux                          0              6342  995739  RISE       1
I__517/O                          InMux                        260              6602  995739  RISE       1
t0on_i0_i11_LC_3_10_4/in3         LogicCell40_SEQ_MODE_1000      0              6602  995739  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i10_LC_3_9_2/in3
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Setup Constraint : 1000000p
Path slack       : 995795p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002271

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3228
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6476
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
add_70_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5182  995289  RISE       1
add_70_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5309  995289  RISE       2
I__321/I                          InMux                          0              5309  995795  RISE       1
I__321/O                          InMux                        260              5569  995795  RISE       1
add_70_12_lut_LC_2_10_2/in3       LogicCell40_SEQ_MODE_0000      0              5569  995795  RISE       1
add_70_12_lut_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              5885  995795  RISE       1
I__402/I                          LocalMux                       0              5885  995795  RISE       1
I__402/O                          LocalMux                     330              6216  995795  RISE       1
I__403/I                          InMux                          0              6216  995795  RISE       1
I__403/O                          InMux                        260              6476  995795  RISE       1
t0on_i0_i10_LC_3_9_2/in3          LogicCell40_SEQ_MODE_1000      0              6476  995795  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i7_LC_3_7_4/in3
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Setup Constraint : 1000000p
Path slack       : 995816p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002693

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             3368
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6877
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout      LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                       Odrv12                         0              3509  994326  RISE       1
I__1178/O                       Odrv12                       492              4001  994326  RISE       1
I__1180/I                       LocalMux                       0              4001  994326  RISE       1
I__1180/O                       LocalMux                     330              4331  994326  RISE       1
I__1181/I                       InMux                          0              4331  994326  RISE       1
I__1181/O                       InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
add_71_7_lut_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              5105  994326  RISE       1
add_71_7_lut_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    127              5231  994326  RISE       2
add_71_8_lut_LC_6_7_6/carryin   LogicCell40_SEQ_MODE_0000      0              5231  994326  RISE       1
add_71_8_lut_LC_6_7_6/carryout  LogicCell40_SEQ_MODE_0000    127              5358  994326  RISE       2
I__1126/I                       InMux                          0              5358  995816  RISE       1
I__1126/O                       InMux                        260              5618  995816  RISE       1
add_71_9_lut_LC_6_7_7/in3       LogicCell40_SEQ_MODE_0000      0              5618  995816  RISE       1
add_71_9_lut_LC_6_7_7/lcout     LogicCell40_SEQ_MODE_0000    316              5934  995816  RISE       1
I__1127/I                       Odrv4                          0              5934  995816  RISE       1
I__1127/O                       Odrv4                        352              6286  995816  RISE       1
I__1128/I                       LocalMux                       0              6286  995816  RISE       1
I__1128/O                       LocalMux                     330              6617  995816  RISE       1
I__1129/I                       InMux                          0              6617  995816  RISE       1
I__1129/O                       InMux                        260              6877  995816  RISE       1
t0off_i0_i7_LC_3_7_4/in3        LogicCell40_SEQ_MODE_1000      0              6877  995816  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i6_LC_3_10_5/ce
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 995845p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3333
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6771
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__455/I                       Span4Mux_v                     0              4831  995844  RISE       1
I__455/O                       Span4Mux_v                   352              5182  995844  RISE       1
I__459/I                       Span4Mux_h                     0              5182  995844  RISE       1
I__459/O                       Span4Mux_h                   302              5484  995844  RISE       1
I__463/I                       Span4Mux_v                     0              5484  995844  RISE       1
I__463/O                       Span4Mux_v                   352              5836  995844  RISE       1
I__465/I                       LocalMux                       0              5836  995844  RISE       1
I__465/O                       LocalMux                     330              6167  995844  RISE       1
I__467/I                       CEMux                          0              6167  995844  RISE       1
I__467/O                       CEMux                        605              6771  995844  RISE       1
t0on_i0_i6_LC_3_10_5/ce        LogicCell40_SEQ_MODE_1000      0              6771  995844  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i11_LC_3_10_4/ce
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 995845p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3333
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6771
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__455/I                       Span4Mux_v                     0              4831  995844  RISE       1
I__455/O                       Span4Mux_v                   352              5182  995844  RISE       1
I__459/I                       Span4Mux_h                     0              5182  995844  RISE       1
I__459/O                       Span4Mux_h                   302              5484  995844  RISE       1
I__463/I                       Span4Mux_v                     0              5484  995844  RISE       1
I__463/O                       Span4Mux_v                   352              5836  995844  RISE       1
I__465/I                       LocalMux                       0              5836  995844  RISE       1
I__465/O                       LocalMux                     330              6167  995844  RISE       1
I__467/I                       CEMux                          0              6167  995844  RISE       1
I__467/O                       CEMux                        605              6771  995844  RISE       1
t0on_i0_i11_LC_3_10_4/ce       LogicCell40_SEQ_MODE_1000      0              6771  995844  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i13_LC_3_10_3/ce
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Setup Constraint : 1000000p
Path slack       : 995845p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3333
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6771
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__455/I                       Span4Mux_v                     0              4831  995844  RISE       1
I__455/O                       Span4Mux_v                   352              5182  995844  RISE       1
I__459/I                       Span4Mux_h                     0              5182  995844  RISE       1
I__459/O                       Span4Mux_h                   302              5484  995844  RISE       1
I__463/I                       Span4Mux_v                     0              5484  995844  RISE       1
I__463/O                       Span4Mux_v                   352              5836  995844  RISE       1
I__465/I                       LocalMux                       0              5836  995844  RISE       1
I__465/O                       LocalMux                     330              6167  995844  RISE       1
I__467/I                       CEMux                          0              6167  995844  RISE       1
I__467/O                       CEMux                        605              6771  995844  RISE       1
t0on_i0_i13_LC_3_10_3/ce       LogicCell40_SEQ_MODE_1000      0              6771  995844  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i9_LC_3_10_2/ce
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 995845p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3333
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6771
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__455/I                       Span4Mux_v                     0              4831  995844  RISE       1
I__455/O                       Span4Mux_v                   352              5182  995844  RISE       1
I__459/I                       Span4Mux_h                     0              5182  995844  RISE       1
I__459/O                       Span4Mux_h                   302              5484  995844  RISE       1
I__463/I                       Span4Mux_v                     0              5484  995844  RISE       1
I__463/O                       Span4Mux_v                   352              5836  995844  RISE       1
I__465/I                       LocalMux                       0              5836  995844  RISE       1
I__465/O                       LocalMux                     330              6167  995844  RISE       1
I__467/I                       CEMux                          0              6167  995844  RISE       1
I__467/O                       CEMux                        605              6771  995844  RISE       1
t0on_i0_i9_LC_3_10_2/ce        LogicCell40_SEQ_MODE_1000      0              6771  995844  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i2_LC_3_10_1/ce
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 995845p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3333
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6771
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__455/I                       Span4Mux_v                     0              4831  995844  RISE       1
I__455/O                       Span4Mux_v                   352              5182  995844  RISE       1
I__459/I                       Span4Mux_h                     0              5182  995844  RISE       1
I__459/O                       Span4Mux_h                   302              5484  995844  RISE       1
I__463/I                       Span4Mux_v                     0              5484  995844  RISE       1
I__463/O                       Span4Mux_v                   352              5836  995844  RISE       1
I__465/I                       LocalMux                       0              5836  995844  RISE       1
I__465/O                       LocalMux                     330              6167  995844  RISE       1
I__467/I                       CEMux                          0              6167  995844  RISE       1
I__467/O                       CEMux                        605              6771  995844  RISE       1
t0on_i0_i2_LC_3_10_1/ce        LogicCell40_SEQ_MODE_1000      0              6771  995844  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i8_LC_2_8_2/in3
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Setup Constraint : 1000000p
Path slack       : 995859p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002433

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3326
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6574
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout        LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                         LocalMux                       0              3248  995289  RISE       1
I__302/O                         LocalMux                     330              3579  995289  RISE       1
I__304/I                         InMux                          0              3579  995289  RISE       1
I__304/O                         InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1        LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout   LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout   LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout   LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout   LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout   LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout   LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout   LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
I__323/I                         InMux                          0              5056  995859  RISE       1
I__323/O                         InMux                        260              5316  995859  RISE       1
add_70_10_lut_LC_2_10_0/in3      LogicCell40_SEQ_MODE_0000      0              5316  995859  RISE       1
add_70_10_lut_LC_2_10_0/lcout    LogicCell40_SEQ_MODE_0000    316              5632  995859  RISE       1
I__324/I                         Odrv4                          0              5632  995859  RISE       1
I__324/O                         Odrv4                        352              5984  995859  RISE       1
I__325/I                         LocalMux                       0              5984  995859  RISE       1
I__325/O                         LocalMux                     330              6314  995859  RISE       1
I__326/I                         InMux                          0              6314  995859  RISE       1
I__326/O                         InMux                        260              6574  995859  RISE       1
t0on_i0_i8_LC_2_8_2/in3          LogicCell40_SEQ_MODE_1000      0              6574  995859  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i5_LC_5_6_0/in3
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Setup Constraint : 1000000p
Path slack       : 995859p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             2763
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6272
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout      LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                       Odrv12                         0              3509  994326  RISE       1
I__1178/O                       Odrv12                       492              4001  994326  RISE       1
I__1180/I                       LocalMux                       0              4001  994326  RISE       1
I__1180/O                       LocalMux                     330              4331  994326  RISE       1
I__1181/I                       InMux                          0              4331  994326  RISE       1
I__1181/O                       InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
add_71_6_lut_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4978  994326  RISE       1
add_71_6_lut_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              5105  994326  RISE       2
I__1145/I                       InMux                          0              5105  995859  RISE       1
I__1145/O                       InMux                        260              5365  995859  RISE       1
add_71_7_lut_LC_6_7_5/in3       LogicCell40_SEQ_MODE_0000      0              5365  995859  RISE       1
add_71_7_lut_LC_6_7_5/lcout     LogicCell40_SEQ_MODE_0000    316              5681  995859  RISE       1
I__1146/I                       LocalMux                       0              5681  995859  RISE       1
I__1146/O                       LocalMux                     330              6012  995859  RISE       1
I__1147/I                       InMux                          0              6012  995859  RISE       1
I__1147/O                       InMux                        260              6272  995859  RISE       1
t0off_i0_i5_LC_5_6_0/in3        LogicCell40_SEQ_MODE_1000      0              6272  995859  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i9_LC_3_10_2/in1
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 995866p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002215

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3101
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6349
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
I__322/I                          InMux                          0              5182  995866  RISE       1
I__322/O                          InMux                        260              5442  995866  RISE       1
add_70_11_lut_LC_2_10_1/in3       LogicCell40_SEQ_MODE_0000      0              5442  995866  RISE       1
add_70_11_lut_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_0000    316              5759  995866  RISE       1
I__528/I                          LocalMux                       0              5759  995866  RISE       1
I__528/O                          LocalMux                     330              6089  995866  RISE       1
I__529/I                          InMux                          0              6089  995866  RISE       1
I__529/O                          InMux                        260              6349  995866  RISE       1
t0on_i0_i9_LC_3_10_2/in1          LogicCell40_SEQ_MODE_1000      0              6349  995866  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i3_LC_5_7_7/in0
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Setup Constraint : 1000000p
Path slack       : 995915p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             2510
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6019
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout      LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                       Odrv12                         0              3509  994326  RISE       1
I__1178/O                       Odrv12                       492              4001  994326  RISE       1
I__1180/I                       LocalMux                       0              4001  994326  RISE       1
I__1180/O                       LocalMux                     330              4331  994326  RISE       1
I__1181/I                       InMux                          0              4331  994326  RISE       1
I__1181/O                       InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
I__1165/I                       InMux                          0              4852  995915  RISE       1
I__1165/O                       InMux                        260              5112  995915  RISE       1
add_71_5_lut_LC_6_7_3/in3       LogicCell40_SEQ_MODE_0000      0              5112  995915  RISE       1
add_71_5_lut_LC_6_7_3/lcout     LogicCell40_SEQ_MODE_0000    316              5428  995915  RISE       1
I__1166/I                       LocalMux                       0              5428  995915  RISE       1
I__1166/O                       LocalMux                     330              5759  995915  RISE       1
I__1167/I                       InMux                          0              5759  995915  RISE       1
I__1167/O                       InMux                        260              6019  995915  RISE       1
t0off_i0_i3_LC_5_7_7/in0        LogicCell40_SEQ_MODE_1000      0              6019  995915  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i15_LC_5_9_7/ce
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Setup Constraint : 1000000p
Path slack       : 996119p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2918
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002918

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3551
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6799
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__835/I                        Odrv12                         0              4570  995605  FALL       1
I__835/O                        Odrv12                       541              5112  995605  FALL       1
I__838/I                        Sp12to4                        0              5112  995605  FALL       1
I__838/O                        Sp12to4                      450              5562  995605  FALL       1
I__841/I                        Span4Mux_v                     0              5562  995605  FALL       1
I__841/O                        Span4Mux_v                   373              5934  995605  FALL       1
I__844/I                        LocalMux                       0              5934  996119  FALL       1
I__844/O                        LocalMux                     309              6244  996119  FALL       1
I__847/I                        CEMux                          0              6244  996119  FALL       1
I__847/O                        CEMux                        555              6799  996119  FALL       1
t0off_i0_i15_LC_5_9_7/ce        LogicCell40_SEQ_MODE_1000      0              6799  996119  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i0_LC_3_9_5/ce
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Setup Constraint : 1000000p
Path slack       : 996125p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2982
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6420
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__456/I                       Span4Mux_h                     0              4831  996126  RISE       1
I__456/O                       Span4Mux_h                   302              5133  996126  RISE       1
I__460/I                       Span4Mux_v                     0              5133  996126  RISE       1
I__460/O                       Span4Mux_v                   352              5484  996126  RISE       1
I__464/I                       LocalMux                       0              5484  996126  RISE       1
I__464/O                       LocalMux                     330              5815  996126  RISE       1
I__466/I                       CEMux                          0              5815  996126  RISE       1
I__466/O                       CEMux                        605              6420  996126  RISE       1
t0on_i0_i0_LC_3_9_5/ce         LogicCell40_SEQ_MODE_1000      0              6420  996126  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i12_LC_3_9_4/ce
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Setup Constraint : 1000000p
Path slack       : 996125p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2982
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6420
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__456/I                       Span4Mux_h                     0              4831  996126  RISE       1
I__456/O                       Span4Mux_h                   302              5133  996126  RISE       1
I__460/I                       Span4Mux_v                     0              5133  996126  RISE       1
I__460/O                       Span4Mux_v                   352              5484  996126  RISE       1
I__464/I                       LocalMux                       0              5484  996126  RISE       1
I__464/O                       LocalMux                     330              5815  996126  RISE       1
I__466/I                       CEMux                          0              5815  996126  RISE       1
I__466/O                       CEMux                        605              6420  996126  RISE       1
t0on_i0_i12_LC_3_9_4/ce        LogicCell40_SEQ_MODE_1000      0              6420  996126  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i3_LC_3_9_3/ce
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Setup Constraint : 1000000p
Path slack       : 996125p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2982
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6420
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__456/I                       Span4Mux_h                     0              4831  996126  RISE       1
I__456/O                       Span4Mux_h                   302              5133  996126  RISE       1
I__460/I                       Span4Mux_v                     0              5133  996126  RISE       1
I__460/O                       Span4Mux_v                   352              5484  996126  RISE       1
I__464/I                       LocalMux                       0              5484  996126  RISE       1
I__464/O                       LocalMux                     330              5815  996126  RISE       1
I__466/I                       CEMux                          0              5815  996126  RISE       1
I__466/O                       CEMux                        605              6420  996126  RISE       1
t0on_i0_i3_LC_3_9_3/ce         LogicCell40_SEQ_MODE_1000      0              6420  996126  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i10_LC_3_9_2/ce
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Setup Constraint : 1000000p
Path slack       : 996125p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2982
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6420
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__456/I                       Span4Mux_h                     0              4831  996126  RISE       1
I__456/O                       Span4Mux_h                   302              5133  996126  RISE       1
I__460/I                       Span4Mux_v                     0              5133  996126  RISE       1
I__460/O                       Span4Mux_v                   352              5484  996126  RISE       1
I__464/I                       LocalMux                       0              5484  996126  RISE       1
I__464/O                       LocalMux                     330              5815  996126  RISE       1
I__466/I                       CEMux                          0              5815  996126  RISE       1
I__466/O                       CEMux                        605              6420  996126  RISE       1
t0on_i0_i10_LC_3_9_2/ce        LogicCell40_SEQ_MODE_1000      0              6420  996126  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i7_LC_3_9_1/ce
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Setup Constraint : 1000000p
Path slack       : 996125p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2982
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6420
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__456/I                       Span4Mux_h                     0              4831  996126  RISE       1
I__456/O                       Span4Mux_h                   302              5133  996126  RISE       1
I__460/I                       Span4Mux_v                     0              5133  996126  RISE       1
I__460/O                       Span4Mux_v                   352              5484  996126  RISE       1
I__464/I                       LocalMux                       0              5484  996126  RISE       1
I__464/O                       LocalMux                     330              5815  996126  RISE       1
I__466/I                       CEMux                          0              5815  996126  RISE       1
I__466/O                       CEMux                        605              6420  996126  RISE       1
t0on_i0_i7_LC_3_9_1/ce         LogicCell40_SEQ_MODE_1000      0              6420  996126  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i15_LC_2_10_7/in3
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 996139p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002341

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2954
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6202
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout         LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                          LocalMux                       0              3248  995289  RISE       1
I__302/O                          LocalMux                     330              3579  995289  RISE       1
I__304/I                          InMux                          0              3579  995289  RISE       1
I__304/O                          InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1         LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
add_70_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4732  995289  RISE       1
add_70_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4859  995289  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5056  995289  RISE       2
add_70_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5056  995289  RISE       1
add_70_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5182  995289  RISE       2
add_70_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5182  995289  RISE       1
add_70_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5309  995289  RISE       2
add_70_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5309  995289  RISE       1
add_70_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5435  995289  RISE       2
add_70_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5435  995289  RISE       1
add_70_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5562  995289  RISE       2
add_70_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5562  995289  RISE       1
add_70_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5688  995289  RISE       2
add_70_15_lut_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              5688  995289  RISE       1
add_70_15_lut_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    127              5815  995289  RISE       2
add_70_16_lut_LC_2_10_6/carryin   LogicCell40_SEQ_MODE_0000      0              5815  996140  RISE       1
add_70_16_lut_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_0000    127              5942  996140  RISE       1
I__369/I                          InMux                          0              5942  996140  RISE       1
I__369/O                          InMux                        260              6202  996140  RISE       1
t0on_i0_i15_LC_2_10_7/in3         LogicCell40_SEQ_MODE_1000      0              6202  996140  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i15_LC_2_10_7/sr
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 996168p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002412

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2806
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6244
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/ltout  LogicCell40_SEQ_MODE_0000    387              4416  996168  FALL       1
I__306/I                       CascadeMux                     0              4416  996168  FALL       1
I__306/O                       CascadeMux                     0              4416  996168  FALL       1
i387_2_lut_LC_2_8_5/in2        LogicCell40_SEQ_MODE_0000      0              4416  996168  FALL       1
i387_2_lut_LC_2_8_5/lcout      LogicCell40_SEQ_MODE_0000    380              4795  996168  RISE       1
I__359/I                       Odrv4                          0              4795  996168  RISE       1
I__359/O                       Odrv4                        352              5147  996168  RISE       1
I__360/I                       Span4Mux_h                     0              5147  996168  RISE       1
I__360/O                       Span4Mux_h                   302              5449  996168  RISE       1
I__361/I                       LocalMux                       0              5449  996168  RISE       1
I__361/O                       LocalMux                     330              5780  996168  RISE       1
I__362/I                       SRMux                          0              5780  996168  RISE       1
I__362/O                       SRMux                        464              6244  996168  RISE       1
t0on_i0_i15_LC_2_10_7/sr       LogicCell40_SEQ_MODE_1000      0              6244  996168  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i4_LC_3_7_6/in3
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996196p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002693

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             2988
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6497
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout      LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                       Odrv12                         0              3509  994326  RISE       1
I__1178/O                       Odrv12                       492              4001  994326  RISE       1
I__1180/I                       LocalMux                       0              4001  994326  RISE       1
I__1180/O                       LocalMux                     330              4331  994326  RISE       1
I__1181/I                       InMux                          0              4331  994326  RISE       1
I__1181/O                       InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4852  994326  RISE       2
add_71_5_lut_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4852  994326  RISE       1
add_71_5_lut_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4978  994326  RISE       2
I__1154/I                       InMux                          0              4978  996196  RISE       1
I__1154/O                       InMux                        260              5238  996196  RISE       1
add_71_6_lut_LC_6_7_4/in3       LogicCell40_SEQ_MODE_0000      0              5238  996196  RISE       1
add_71_6_lut_LC_6_7_4/lcout     LogicCell40_SEQ_MODE_0000    316              5555  996196  RISE       1
I__1155/I                       Odrv4                          0              5555  996196  RISE       1
I__1155/O                       Odrv4                        352              5906  996196  RISE       1
I__1156/I                       LocalMux                       0              5906  996196  RISE       1
I__1156/O                       LocalMux                     330              6237  996196  RISE       1
I__1157/I                       InMux                          0              6237  996196  RISE       1
I__1157/O                       InMux                        260              6497  996196  RISE       1
t0off_i0_i4_LC_3_7_6/in3        LogicCell40_SEQ_MODE_1000      0              6497  996196  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i7_LC_3_9_1/in3
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Setup Constraint : 1000000p
Path slack       : 996372p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002271

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2651
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5899
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                        LocalMux                       0              3248  995289  RISE       1
I__302/O                        LocalMux                     330              3579  995289  RISE       1
I__304/I                        InMux                          0              3579  995289  RISE       1
I__304/O                        InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1       LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
add_70_8_lut_LC_2_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              4606  995289  RISE       1
add_70_8_lut_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_0000    127              4732  995289  RISE       2
I__332/I                        InMux                          0              4732  996372  RISE       1
I__332/O                        InMux                        260              4992  996372  RISE       1
add_70_9_lut_LC_2_9_7/in3       LogicCell40_SEQ_MODE_0000      0              4992  996372  RISE       1
add_70_9_lut_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_0000    316              5309  996372  RISE       1
I__408/I                        LocalMux                       0              5309  996372  RISE       1
I__408/O                        LocalMux                     330              5639  996372  RISE       1
I__409/I                        InMux                          0              5639  996372  RISE       1
I__409/O                        InMux                        260              5899  996372  RISE       1
t0on_i0_i7_LC_3_9_1/in3         LogicCell40_SEQ_MODE_1000      0              5899  996372  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i8_LC_5_6_2/ce
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Setup Constraint : 1000000p
Path slack       : 996428p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2729
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5977
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995563  FALL      24
I__627/I                        Odrv4                          0              3248  995648  FALL       1
I__627/O                        Odrv4                        373              3621  995648  FALL       1
I__635/I                        LocalMux                       0              3621  995648  FALL       1
I__635/O                        LocalMux                     309              3931  995648  FALL       1
I__646/I                        InMux                          0              3931  995648  FALL       1
I__646/O                        InMux                        218              4149  995648  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4149  995648  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    401              4549  995605  RISE      16
I__835/I                        Odrv12                         0              4549  995605  RISE       1
I__835/O                        Odrv12                       492              5042  995605  RISE       1
I__837/I                        LocalMux                       0              5042  996386  RISE       1
I__837/O                        LocalMux                     330              5372  996386  RISE       1
I__840/I                        CEMux                          0              5372  996386  RISE       1
I__840/O                        CEMux                        605              5977  996386  RISE       1
t0off_i0_i8_LC_5_6_2/ce         LogicCell40_SEQ_MODE_1000      0              5977  996386  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i6_LC_5_6_1/ce
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Setup Constraint : 1000000p
Path slack       : 996428p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2729
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5977
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995563  FALL      24
I__627/I                        Odrv4                          0              3248  995648  FALL       1
I__627/O                        Odrv4                        373              3621  995648  FALL       1
I__635/I                        LocalMux                       0              3621  995648  FALL       1
I__635/O                        LocalMux                     309              3931  995648  FALL       1
I__646/I                        InMux                          0              3931  995648  FALL       1
I__646/O                        InMux                        218              4149  995648  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4149  995648  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    401              4549  995605  RISE      16
I__835/I                        Odrv12                         0              4549  995605  RISE       1
I__835/O                        Odrv12                       492              5042  995605  RISE       1
I__837/I                        LocalMux                       0              5042  996386  RISE       1
I__837/O                        LocalMux                     330              5372  996386  RISE       1
I__840/I                        CEMux                          0              5372  996386  RISE       1
I__840/O                        CEMux                        605              5977  996386  RISE       1
t0off_i0_i6_LC_5_6_1/ce         LogicCell40_SEQ_MODE_1000      0              5977  996386  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i5_LC_5_6_0/ce
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Setup Constraint : 1000000p
Path slack       : 996428p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2729
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5977
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995563  FALL      24
I__627/I                        Odrv4                          0              3248  995648  FALL       1
I__627/O                        Odrv4                        373              3621  995648  FALL       1
I__635/I                        LocalMux                       0              3621  995648  FALL       1
I__635/O                        LocalMux                     309              3931  995648  FALL       1
I__646/I                        InMux                          0              3931  995648  FALL       1
I__646/O                        InMux                        218              4149  995648  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4149  995648  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    401              4549  995605  RISE      16
I__835/I                        Odrv12                         0              4549  995605  RISE       1
I__835/O                        Odrv12                       492              5042  995605  RISE       1
I__837/I                        LocalMux                       0              5042  996386  RISE       1
I__837/O                        LocalMux                     330              5372  996386  RISE       1
I__840/I                        CEMux                          0              5372  996386  RISE       1
I__840/O                        CEMux                        605              5977  996386  RISE       1
t0off_i0_i5_LC_5_6_0/ce         LogicCell40_SEQ_MODE_1000      0              5977  996386  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i4_LC_3_7_6/ce
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996470p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3249
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6497
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__834/I                        Odrv4                          0              4570  996470  FALL       1
I__834/O                        Odrv4                        373              4943  996470  FALL       1
I__836/I                        Span4Mux_h                     0              4943  996470  FALL       1
I__836/O                        Span4Mux_h                   316              5259  996470  FALL       1
I__839/I                        Span4Mux_v                     0              5259  996470  FALL       1
I__839/O                        Span4Mux_v                   373              5632  996470  FALL       1
I__842/I                        LocalMux                       0              5632  996470  FALL       1
I__842/O                        LocalMux                     309              5942  996470  FALL       1
I__845/I                        CEMux                          0              5942  996470  FALL       1
I__845/O                        CEMux                        555              6497  996470  FALL       1
t0off_i0_i4_LC_3_7_6/ce         LogicCell40_SEQ_MODE_1000      0              6497  996470  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i7_LC_3_7_4/ce
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Setup Constraint : 1000000p
Path slack       : 996470p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3249
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6497
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__834/I                        Odrv4                          0              4570  996470  FALL       1
I__834/O                        Odrv4                        373              4943  996470  FALL       1
I__836/I                        Span4Mux_h                     0              4943  996470  FALL       1
I__836/O                        Span4Mux_h                   316              5259  996470  FALL       1
I__839/I                        Span4Mux_v                     0              5259  996470  FALL       1
I__839/O                        Span4Mux_v                   373              5632  996470  FALL       1
I__842/I                        LocalMux                       0              5632  996470  FALL       1
I__842/O                        LocalMux                     309              5942  996470  FALL       1
I__845/I                        CEMux                          0              5942  996470  FALL       1
I__845/O                        CEMux                        555              6497  996470  FALL       1
t0off_i0_i7_LC_3_7_4/ce         LogicCell40_SEQ_MODE_1000      0              6497  996470  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i12_LC_3_7_3/ce
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Setup Constraint : 1000000p
Path slack       : 996470p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3249
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6497
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__834/I                        Odrv4                          0              4570  996470  FALL       1
I__834/O                        Odrv4                        373              4943  996470  FALL       1
I__836/I                        Span4Mux_h                     0              4943  996470  FALL       1
I__836/O                        Span4Mux_h                   316              5259  996470  FALL       1
I__839/I                        Span4Mux_v                     0              5259  996470  FALL       1
I__839/O                        Span4Mux_v                   373              5632  996470  FALL       1
I__842/I                        LocalMux                       0              5632  996470  FALL       1
I__842/O                        LocalMux                     309              5942  996470  FALL       1
I__845/I                        CEMux                          0              5942  996470  FALL       1
I__845/O                        CEMux                        555              6497  996470  FALL       1
t0off_i0_i12_LC_3_7_3/ce        LogicCell40_SEQ_MODE_1000      0              6497  996470  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i2_LC_3_7_2/ce
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Setup Constraint : 1000000p
Path slack       : 996470p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3249
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6497
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__834/I                        Odrv4                          0              4570  996470  FALL       1
I__834/O                        Odrv4                        373              4943  996470  FALL       1
I__836/I                        Span4Mux_h                     0              4943  996470  FALL       1
I__836/O                        Span4Mux_h                   316              5259  996470  FALL       1
I__839/I                        Span4Mux_v                     0              5259  996470  FALL       1
I__839/O                        Span4Mux_v                   373              5632  996470  FALL       1
I__842/I                        LocalMux                       0              5632  996470  FALL       1
I__842/O                        LocalMux                     309              5942  996470  FALL       1
I__845/I                        CEMux                          0              5942  996470  FALL       1
I__845/O                        CEMux                        555              6497  996470  FALL       1
t0off_i0_i2_LC_3_7_2/ce         LogicCell40_SEQ_MODE_1000      0              6497  996470  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i10_LC_3_7_1/ce
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996470p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3249
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6497
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout        LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__627/I                        Odrv4                          0              3248  995605  RISE       1
I__627/O                        Odrv4                        352              3600  995605  RISE       1
I__635/I                        LocalMux                       0              3600  995605  RISE       1
I__635/O                        LocalMux                     330              3931  995605  RISE       1
I__646/I                        InMux                          0              3931  995605  RISE       1
I__646/O                        InMux                        260              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/in1    LogicCell40_SEQ_MODE_0000      0              4191  995605  RISE       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    380              4570  995605  FALL      16
I__834/I                        Odrv4                          0              4570  996470  FALL       1
I__834/O                        Odrv4                        373              4943  996470  FALL       1
I__836/I                        Span4Mux_h                     0              4943  996470  FALL       1
I__836/O                        Span4Mux_h                   316              5259  996470  FALL       1
I__839/I                        Span4Mux_v                     0              5259  996470  FALL       1
I__839/O                        Span4Mux_v                   373              5632  996470  FALL       1
I__842/I                        LocalMux                       0              5632  996470  FALL       1
I__842/O                        LocalMux                     309              5942  996470  FALL       1
I__845/I                        CEMux                          0              5942  996470  FALL       1
I__845/O                        CEMux                        555              6497  996470  FALL       1
t0off_i0_i10_LC_3_7_1/ce        LogicCell40_SEQ_MODE_1000      0              6497  996470  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i15_LC_2_10_7/ce
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 996499p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2679
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6117
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__453/I                       Odrv4                          0              4479  995844  RISE       1
I__453/O                       Odrv4                        352              4831  995844  RISE       1
I__455/I                       Span4Mux_v                     0              4831  995844  RISE       1
I__455/O                       Span4Mux_v                   352              5182  995844  RISE       1
I__458/I                       LocalMux                       0              5182  996498  RISE       1
I__458/O                       LocalMux                     330              5513  996498  RISE       1
I__462/I                       CEMux                          0              5513  996498  RISE       1
I__462/O                       CEMux                        605              6117  996498  RISE       1
t0on_i0_i15_LC_2_10_7/ce       LogicCell40_SEQ_MODE_1000      0              6117  996498  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i6_LC_3_10_5/in3
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 996568p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002341

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2525
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5773
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                        LocalMux                       0              3248  995289  RISE       1
I__302/O                        LocalMux                     330              3579  995289  RISE       1
I__304/I                        InMux                          0              3579  995289  RISE       1
I__304/O                        InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1       LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
add_70_7_lut_LC_2_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              4479  995289  RISE       1
add_70_7_lut_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_0000    127              4606  995289  RISE       2
I__280/I                        InMux                          0              4606  996569  RISE       1
I__280/O                        InMux                        260              4866  996569  RISE       1
add_70_8_lut_LC_2_9_6/in3       LogicCell40_SEQ_MODE_0000      0              4866  996569  RISE       1
add_70_8_lut_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_0000    316              5182  996569  RISE       1
I__474/I                        LocalMux                       0              5182  996569  RISE       1
I__474/O                        LocalMux                     330              5513  996569  RISE       1
I__475/I                        InMux                          0              5513  996569  RISE       1
I__475/O                        InMux                        260              5773  996569  RISE       1
t0on_i0_i6_LC_3_10_5/in3        LogicCell40_SEQ_MODE_1000      0              5773  996569  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i14_LC_1_9_0/ce
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996618p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2679
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5927
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout    LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__629/I                    Odrv4                          0              3248  996119  RISE       1
I__629/O                    Odrv4                        352              3600  996119  RISE       1
I__637/I                    LocalMux                       0              3600  996618  RISE       1
I__637/O                    LocalMux                     330              3931  996618  RISE       1
I__647/I                    InMux                          0              3931  996618  RISE       1
I__647/O                    InMux                        260              4191  996618  RISE       1
i798_2_lut_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              4191  996618  RISE       1
i798_2_lut_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    450              4641  996618  RISE       1
I__211/I                    Odrv4                          0              4641  996618  RISE       1
I__211/O                    Odrv4                        352              4992  996618  RISE       1
I__212/I                    LocalMux                       0              4992  996618  RISE       1
I__212/O                    LocalMux                     330              5323  996618  RISE       1
I__213/I                    CEMux                          0              5323  996618  RISE       1
I__213/O                    CEMux                        605              5927  996618  RISE       1
t0on_i0_i14_LC_1_9_0/ce     LogicCell40_SEQ_MODE_1000      0              5927  996618  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i2_LC_3_7_2/lcout
Path End         : t0off_i0_i2_LC_3_7_2/in1
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Setup Constraint : 1000000p
Path slack       : 996632p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002566

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2967
+ Clock To Q                                   541
+ Data Path Delay                             2425
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5934
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i2_LC_3_7_2/lcout   LogicCell40_SEQ_MODE_1000    541              3509  994326  RISE       2
I__1178/I                    Odrv12                         0              3509  994326  RISE       1
I__1178/O                    Odrv12                       492              4001  994326  RISE       1
I__1180/I                    LocalMux                       0              4001  994326  RISE       1
I__1180/O                    LocalMux                     330              4331  994326  RISE       1
I__1181/I                    InMux                          0              4331  994326  RISE       1
I__1181/O                    InMux                        260              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4591  994326  RISE       1
add_71_4_lut_LC_6_7_2/lcout  LogicCell40_SEQ_MODE_0000    401              4992  996632  RISE       1
I__1174/I                    Odrv4                          0              4992  996632  RISE       1
I__1174/O                    Odrv4                        352              5344  996632  RISE       1
I__1175/I                    LocalMux                       0              5344  996632  RISE       1
I__1175/O                    LocalMux                     330              5674  996632  RISE       1
I__1176/I                    InMux                          0              5674  996632  RISE       1
I__1176/O                    InMux                        260              5934  996632  RISE       1
t0off_i0_i2_LC_3_7_2/in1     LogicCell40_SEQ_MODE_1000      0              5934  996632  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i5_LC_2_8_6/ce
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996639p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2630
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6068
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__452/I                       Odrv4                          0              4479  996639  RISE       1
I__452/O                       Odrv4                        352              4831  996639  RISE       1
I__454/I                       Span4Mux_h                     0              4831  996639  RISE       1
I__454/O                       Span4Mux_h                   302              5133  996639  RISE       1
I__457/I                       LocalMux                       0              5133  996639  RISE       1
I__457/O                       LocalMux                     330              5463  996639  RISE       1
I__461/I                       CEMux                          0              5463  996639  RISE       1
I__461/O                       CEMux                        605              6068  996639  RISE       1
t0on_i0_i5_LC_2_8_6/ce         LogicCell40_SEQ_MODE_1000      0              6068  996639  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i4_LC_2_8_3/ce
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996639p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2630
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6068
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__452/I                       Odrv4                          0              4479  996639  RISE       1
I__452/O                       Odrv4                        352              4831  996639  RISE       1
I__454/I                       Span4Mux_h                     0              4831  996639  RISE       1
I__454/O                       Span4Mux_h                   302              5133  996639  RISE       1
I__457/I                       LocalMux                       0              5133  996639  RISE       1
I__457/O                       LocalMux                     330              5463  996639  RISE       1
I__461/I                       CEMux                          0              5463  996639  RISE       1
I__461/O                       CEMux                        605              6068  996639  RISE       1
t0on_i0_i4_LC_2_8_3/ce         LogicCell40_SEQ_MODE_1000      0              6068  996639  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i8_LC_2_8_2/ce
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Setup Constraint : 1000000p
Path slack       : 996639p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2630
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6068
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__452/I                       Odrv4                          0              4479  996639  RISE       1
I__452/O                       Odrv4                        352              4831  996639  RISE       1
I__454/I                       Span4Mux_h                     0              4831  996639  RISE       1
I__454/O                       Span4Mux_h                   302              5133  996639  RISE       1
I__457/I                       LocalMux                       0              5133  996639  RISE       1
I__457/O                       LocalMux                     330              5463  996639  RISE       1
I__461/I                       CEMux                          0              5463  996639  RISE       1
I__461/O                       CEMux                        605              6068  996639  RISE       1
t0on_i0_i8_LC_2_8_2/ce         LogicCell40_SEQ_MODE_1000      0              6068  996639  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i1_LC_2_8_1/ce
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996639p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2630
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6068
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                       LocalMux                       0              3438  995844  RISE       1
I__476/O                       LocalMux                     330              3769  995844  RISE       1
I__483/I                       InMux                          0              3769  995844  RISE       1
I__483/O                       InMux                        260              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/in0    LogicCell40_SEQ_MODE_0000      0              4029  995844  RISE       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    450              4479  995844  RISE      15
I__452/I                       Odrv4                          0              4479  996639  RISE       1
I__452/O                       Odrv4                        352              4831  996639  RISE       1
I__454/I                       Span4Mux_h                     0              4831  996639  RISE       1
I__454/O                       Span4Mux_h                   302              5133  996639  RISE       1
I__457/I                       LocalMux                       0              5133  996639  RISE       1
I__457/O                       LocalMux                     330              5463  996639  RISE       1
I__461/I                       CEMux                          0              5463  996639  RISE       1
I__461/O                       CEMux                        605              6068  996639  RISE       1
t0on_i0_i1_LC_2_8_1/ce         LogicCell40_SEQ_MODE_1000      0              6068  996639  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i15_LC_5_9_7/in1
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Setup Constraint : 1000000p
Path slack       : 996765p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2918
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002517

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2504
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5752
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__630/I                   Odrv4                          0              3248  996766  RISE       1
I__630/O                   Odrv4                        352              3600  996766  RISE       1
I__639/I                   LocalMux                       0              3600  996766  RISE       1
I__639/O                   LocalMux                     330              3931  996766  RISE       1
I__649/I                   InMux                          0              3931  996766  RISE       1
I__649/O                   InMux                        260              4191  996766  RISE       1
i2_1_lut_LC_3_8_1/in3      LogicCell40_SEQ_MODE_0000      0              4191  996766  RISE       1
i2_1_lut_LC_3_8_1/lcout    LogicCell40_SEQ_MODE_0000    316              4507  996766  RISE       1
I__895/I                   Odrv4                          0              4507  996766  RISE       1
I__895/O                   Odrv4                        352              4859  996766  RISE       1
I__896/I                   Span4Mux_h                     0              4859  996766  RISE       1
I__896/O                   Span4Mux_h                   302              5161  996766  RISE       1
I__897/I                   LocalMux                       0              5161  996766  RISE       1
I__897/O                   LocalMux                     330              5492  996766  RISE       1
I__898/I                   InMux                          0              5492  996766  RISE       1
I__898/O                   InMux                        260              5752  996766  RISE       1
t0off_i0_i15_LC_5_9_7/in1  LogicCell40_SEQ_MODE_1000      0              5752  996766  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i5_LC_2_8_6/in3
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996787p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002433

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2398
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5646
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                        LocalMux                       0              3248  995289  RISE       1
I__302/O                        LocalMux                     330              3579  995289  RISE       1
I__304/I                        InMux                          0              3579  995289  RISE       1
I__304/O                        InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1       LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
add_70_6_lut_LC_2_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4352  995289  RISE       1
add_70_6_lut_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_0000    127              4479  995289  RISE       2
I__281/I                        InMux                          0              4479  996787  RISE       1
I__281/O                        InMux                        260              4739  996787  RISE       1
add_70_7_lut_LC_2_9_5/in3       LogicCell40_SEQ_MODE_0000      0              4739  996787  RISE       1
add_70_7_lut_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_0000    316              5056  996787  RISE       1
I__282/I                        LocalMux                       0              5056  996787  RISE       1
I__282/O                        LocalMux                     330              5386  996787  RISE       1
I__283/I                        InMux                          0              5386  996787  RISE       1
I__283/O                        InMux                        260              5646  996787  RISE       1
t0on_i0_i5_LC_2_8_6/in3         LogicCell40_SEQ_MODE_1000      0              5646  996787  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i0_LC_5_7_4/lcout
Path End         : t0off_i0_i1_LC_5_7_6/in3
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996815p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2370
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5316
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i0_LC_5_7_4/lcout      LogicCell40_SEQ_MODE_1000    541              2946  995078  RISE       2
I__928/I                        LocalMux                       0              2946  995127  RISE       1
I__928/O                        LocalMux                     330              3277  995127  RISE       1
I__930/I                        InMux                          0              3277  995127  RISE       1
I__930/O                        InMux                        260              3537  995127  RISE       1
add_71_2_lut_LC_6_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3537  995127  RISE       1
add_71_2_lut_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    260              3797  995127  RISE       2
I__915/I                        InMux                          0              3797  996815  RISE       1
I__915/O                        InMux                        260              4057  996815  RISE       1
add_71_3_lut_LC_6_7_1/in3       LogicCell40_SEQ_MODE_0000      0              4057  996815  RISE       1
add_71_3_lut_LC_6_7_1/lcout     LogicCell40_SEQ_MODE_0000    316              4374  996815  RISE       1
I__916/I                        Odrv4                          0              4374  996815  RISE       1
I__916/O                        Odrv4                        352              4725  996815  RISE       1
I__917/I                        LocalMux                       0              4725  996815  RISE       1
I__917/O                        LocalMux                     330              5056  996815  RISE       1
I__918/I                        InMux                          0              5056  996815  RISE       1
I__918/O                        InMux                        260              5316  996815  RISE       1
t0off_i0_i1_LC_5_7_6/in3        LogicCell40_SEQ_MODE_1000      0              5316  996815  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i3_LC_3_9_3/in3
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Setup Constraint : 1000000p
Path slack       : 996878p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002271

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2145
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5393
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                        LocalMux                       0              3248  995289  RISE       1
I__302/O                        LocalMux                     330              3579  995289  RISE       1
I__304/I                        InMux                          0              3579  995289  RISE       1
I__304/O                        InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1       LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
I__296/I                        InMux                          0              4226  996878  RISE       1
I__296/O                        InMux                        260              4486  996878  RISE       1
add_70_5_lut_LC_2_9_3/in3       LogicCell40_SEQ_MODE_0000      0              4486  996878  RISE       1
add_70_5_lut_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_0000    316              4802  996878  RISE       1
I__396/I                        LocalMux                       0              4802  996878  RISE       1
I__396/O                        LocalMux                     330              5133  996878  RISE       1
I__397/I                        InMux                          0              5133  996878  RISE       1
I__397/O                        InMux                        260              5393  996878  RISE       1
t0on_i0_i3_LC_3_9_3/in3         LogicCell40_SEQ_MODE_1000      0              5393  996878  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i4_LC_2_8_3/in3
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996913p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002433

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5520
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                        LocalMux                       0              3248  995289  RISE       1
I__302/O                        LocalMux                     330              3579  995289  RISE       1
I__304/I                        InMux                          0              3579  995289  RISE       1
I__304/O                        InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1       LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
add_70_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4099  995289  RISE       1
add_70_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4226  995289  RISE       2
add_70_5_lut_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4226  995289  RISE       1
add_70_5_lut_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_0000    127              4352  995289  RISE       2
I__289/I                        InMux                          0              4352  996913  RISE       1
I__289/O                        InMux                        260              4613  996913  RISE       1
add_70_6_lut_LC_2_9_4/in3       LogicCell40_SEQ_MODE_0000      0              4613  996913  RISE       1
add_70_6_lut_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_0000    316              4929  996913  RISE       1
I__290/I                        LocalMux                       0              4929  996913  RISE       1
I__290/O                        LocalMux                     330              5259  996913  RISE       1
I__291/I                        InMux                          0              5259  996913  RISE       1
I__291/O                        InMux                        260              5520  996913  RISE       1
t0on_i0_i4_LC_2_8_3/in3         LogicCell40_SEQ_MODE_1000      0              5520  996913  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i2_LC_3_10_1/in3
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 997074p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002341

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2019
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5267
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3248  994677  RISE       2
I__302/I                        LocalMux                       0              3248  995289  RISE       1
I__302/O                        LocalMux                     330              3579  995289  RISE       1
I__304/I                        InMux                          0              3579  995289  RISE       1
I__304/O                        InMux                        260              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/in1       LogicCell40_SEQ_MODE_0000      0              3839  995289  RISE       1
add_70_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    260              4099  995289  RISE       2
I__297/I                        InMux                          0              4099  997075  RISE       1
I__297/O                        InMux                        260              4359  997075  RISE       1
add_70_4_lut_LC_2_9_2/in3       LogicCell40_SEQ_MODE_0000      0              4359  997075  RISE       1
add_70_4_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    316              4676  997075  RISE       1
I__534/I                        LocalMux                       0              4676  997075  RISE       1
I__534/O                        LocalMux                     330              5006  997075  RISE       1
I__535/I                        InMux                          0              5006  997075  RISE       1
I__535/O                        InMux                        260              5267  997075  RISE       1
t0on_i0_i2_LC_3_10_1/in3        LogicCell40_SEQ_MODE_1000      0              5267  997075  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i0_LC_3_9_5/lcout
Path End         : t0on_i0_i1_LC_2_8_1/in1
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 997201p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002306

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             2018
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5105
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i0_LC_3_9_5/lcout       LogicCell40_SEQ_MODE_1000    541              3087  995036  RISE       2
I__378/I                        LocalMux                       0              3087  995324  RISE       1
I__378/O                        LocalMux                     330              3417  995324  RISE       1
I__380/I                        InMux                          0              3417  995324  RISE       1
I__380/O                        InMux                        260              3677  995324  RISE       1
add_70_2_lut_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3677  995324  RISE       1
add_70_2_lut_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    260              3938  995324  RISE       2
I__298/I                        InMux                          0              3938  997202  RISE       1
I__298/O                        InMux                        260              4198  997202  RISE       1
add_70_3_lut_LC_2_9_1/in3       LogicCell40_SEQ_MODE_0000      0              4198  997202  RISE       1
add_70_3_lut_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_0000    316              4514  997202  RISE       1
I__299/I                        LocalMux                       0              4514  997202  RISE       1
I__299/O                        LocalMux                     330              4845  997202  RISE       1
I__300/I                        InMux                          0              4845  997202  RISE       1
I__300/O                        InMux                        260              5105  997202  RISE       1
t0on_i0_i1_LC_2_8_1/in1         LogicCell40_SEQ_MODE_1000      0              5105  997202  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : state0_i0_LC_1_7_0/in0
Capture Clock    : state0_i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 997328p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002426

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1850
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5098
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout         LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__626/I                         Odrv4                          0              3248  995521  RISE       1
I__626/O                         Odrv4                        352              3600  995521  RISE       1
I__633/I                         LocalMux                       0              3600  995521  RISE       1
I__633/O                         LocalMux                     330              3931  995521  RISE       1
I__643/I                         InMux                          0              3931  995521  RISE       1
I__643/O                         InMux                        260              4191  995521  RISE       1
i747_2_lut_3_lut_LC_1_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4191  995521  RISE       1
i747_2_lut_3_lut_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4507  995521  RISE       2
I__271/I                         LocalMux                       0              4507  997328  RISE       1
I__271/O                         LocalMux                     330              4838  997328  RISE       1
I__273/I                         InMux                          0              4838  997328  RISE       1
I__273/O                         InMux                        260              5098  997328  RISE       1
state0_i0_LC_1_7_0/in0           LogicCell40_SEQ_MODE_1010      0              5098  997328  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i10_LC_3_9_2/in0
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Setup Constraint : 1000000p
Path slack       : 997342p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__498/I                  LocalMux                       0              4141  997342  RISE       1
I__498/O                  LocalMux                     330              4472  997342  RISE       1
I__506/I                  InMux                          0              4472  997342  RISE       1
I__506/O                  InMux                        260              4732  997342  RISE       1
t0on_i0_i10_LC_3_9_2/in0  LogicCell40_SEQ_MODE_1000      0              4732  997342  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i12_LC_3_9_4/in0
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Setup Constraint : 1000000p
Path slack       : 997342p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__498/I                  LocalMux                       0              4141  997342  RISE       1
I__498/O                  LocalMux                     330              4472  997342  RISE       1
I__507/I                  InMux                          0              4472  997342  RISE       1
I__507/O                  InMux                        260              4732  997342  RISE       1
t0on_i0_i12_LC_3_9_4/in0  LogicCell40_SEQ_MODE_1000      0              4732  997342  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i11_LC_5_7_1/in0
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Setup Constraint : 1000000p
Path slack       : 997392p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                   Odrv4                          0              3248  997391  RISE       1
I__631/O                   Odrv4                        352              3600  997391  RISE       1
I__641/I                   Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                   Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                   LocalMux                       0              3952  997391  RISE       1
I__651/O                   LocalMux                     330              4282  997391  RISE       1
I__658/I                   InMux                          0              4282  997391  RISE       1
I__658/O                   InMux                        260              4542  997391  RISE       1
t0off_i0_i11_LC_5_7_1/in0  LogicCell40_SEQ_MODE_1000      0              4542  997391  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i5_LC_5_6_0/in0
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Setup Constraint : 1000000p
Path slack       : 997392p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__652/I                  LocalMux                       0              3952  997391  RISE       1
I__652/O                  LocalMux                     330              4282  997391  RISE       1
I__665/I                  InMux                          0              4282  997391  RISE       1
I__665/O                  InMux                        260              4542  997391  RISE       1
t0off_i0_i5_LC_5_6_0/in0  LogicCell40_SEQ_MODE_1000      0              4542  997391  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i13_LC_5_7_5/in0
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Setup Constraint : 1000000p
Path slack       : 997392p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                   Odrv4                          0              3248  997391  RISE       1
I__631/O                   Odrv4                        352              3600  997391  RISE       1
I__641/I                   Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                   Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                   LocalMux                       0              3952  997391  RISE       1
I__651/O                   LocalMux                     330              4282  997391  RISE       1
I__659/I                   InMux                          0              4282  997391  RISE       1
I__659/O                   InMux                        260              4542  997391  RISE       1
t0off_i0_i13_LC_5_7_5/in0  LogicCell40_SEQ_MODE_1000      0              4542  997391  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i8_LC_5_6_2/in0
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Setup Constraint : 1000000p
Path slack       : 997392p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__652/I                  LocalMux                       0              3952  997391  RISE       1
I__652/O                  LocalMux                     330              4282  997391  RISE       1
I__666/I                  InMux                          0              4282  997391  RISE       1
I__666/O                  InMux                        260              4542  997391  RISE       1
t0off_i0_i8_LC_5_6_2/in0  LogicCell40_SEQ_MODE_1000      0              4542  997391  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i14_LC_1_9_0/lcout
Path End         : t0on_i0_i14_LC_1_9_0/in0
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997405p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1582
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4669
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i14_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    541              3087  995071  RISE       3
I__311/I                    LocalMux                       0              3087  997405  RISE       1
I__311/O                    LocalMux                     330              3417  997405  RISE       1
I__314/I                    InMux                          0              3417  997405  RISE       1
I__314/O                    InMux                        260              3677  997405  RISE       1
i21_4_lut_LC_1_8_7/in1      LogicCell40_SEQ_MODE_0000      0              3677  997405  RISE       1
i21_4_lut_LC_1_8_7/lcout    LogicCell40_SEQ_MODE_0000    401              4078  997405  RISE       1
I__216/I                    LocalMux                       0              4078  997405  RISE       1
I__216/O                    LocalMux                     330              4409  997405  RISE       1
I__217/I                    InMux                          0              4409  997405  RISE       1
I__217/O                    InMux                        260              4669  997405  RISE       1
t0on_i0_i14_LC_1_9_0/in0    LogicCell40_SEQ_MODE_1000      0              4669  997405  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i13_LC_3_10_3/in0
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Setup Constraint : 1000000p
Path slack       : 997413p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout   LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                   Odrv4                          0              3438  996372  RISE       1
I__478/O                   Odrv4                        352              3790  996372  RISE       1
I__491/I                   Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                   Span4Mux_v                   352              4141  997342  RISE       1
I__497/I                   LocalMux                       0              4141  997412  RISE       1
I__497/O                   LocalMux                     330              4472  997412  RISE       1
I__501/I                   InMux                          0              4472  997412  RISE       1
I__501/O                   InMux                        260              4732  997412  RISE       1
t0on_i0_i13_LC_3_10_3/in0  LogicCell40_SEQ_MODE_1000      0              4732  997412  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i2_LC_3_10_1/in0
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 997413p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__497/I                  LocalMux                       0              4141  997412  RISE       1
I__497/O                  LocalMux                     330              4472  997412  RISE       1
I__502/I                  InMux                          0              4472  997412  RISE       1
I__502/O                  InMux                        260              4732  997412  RISE       1
t0on_i0_i2_LC_3_10_1/in0  LogicCell40_SEQ_MODE_1000      0              4732  997412  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i6_LC_3_10_5/in0
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 997413p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__497/I                  LocalMux                       0              4141  997412  RISE       1
I__497/O                  LocalMux                     330              4472  997412  RISE       1
I__503/I                  InMux                          0              4472  997412  RISE       1
I__503/O                  InMux                        260              4732  997412  RISE       1
t0on_i0_i6_LC_3_10_5/in0  LogicCell40_SEQ_MODE_1000      0              4732  997412  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i3_LC_3_9_3/in1
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Setup Constraint : 1000000p
Path slack       : 997413p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__498/I                  LocalMux                       0              4141  997342  RISE       1
I__498/O                  LocalMux                     330              4472  997342  RISE       1
I__508/I                  InMux                          0              4472  997412  RISE       1
I__508/O                  InMux                        260              4732  997412  RISE       1
t0on_i0_i3_LC_3_9_3/in1   LogicCell40_SEQ_MODE_1000      0              4732  997412  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i7_LC_3_9_1/in1
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Setup Constraint : 1000000p
Path slack       : 997413p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__498/I                  LocalMux                       0              4141  997342  RISE       1
I__498/O                  LocalMux                     330              4472  997342  RISE       1
I__509/I                  InMux                          0              4472  997412  RISE       1
I__509/O                  InMux                        260              4732  997412  RISE       1
t0on_i0_i7_LC_3_9_1/in1   LogicCell40_SEQ_MODE_1000      0              4732  997412  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i1_LC_5_7_6/in1
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997462p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002004

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                  LocalMux                       0              3952  997391  RISE       1
I__651/O                  LocalMux                     330              4282  997391  RISE       1
I__660/I                  InMux                          0              4282  997462  RISE       1
I__660/O                  InMux                        260              4542  997462  RISE       1
t0off_i0_i1_LC_5_7_6/in1  LogicCell40_SEQ_MODE_1000      0              4542  997462  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i6_LC_5_6_1/in1
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Setup Constraint : 1000000p
Path slack       : 997462p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002004

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__652/I                  LocalMux                       0              3952  997391  RISE       1
I__652/O                  LocalMux                     330              4282  997391  RISE       1
I__667/I                  InMux                          0              4282  997462  RISE       1
I__667/O                  InMux                        260              4542  997462  RISE       1
t0off_i0_i6_LC_5_6_1/in1  LogicCell40_SEQ_MODE_1000      0              4542  997462  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i0_LC_5_7_4/lcout
Path End         : t0off_i0_i0_LC_5_7_4/in1
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997476p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002004

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1582
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4528
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i0_LC_5_7_4/lcout   LogicCell40_SEQ_MODE_1000    541              2946  995078  RISE       2
I__928/I                     LocalMux                       0              2946  995127  RISE       1
I__928/O                     LocalMux                     330              3277  995127  RISE       1
I__930/I                     InMux                          0              3277  995127  RISE       1
I__930/O                     InMux                        260              3537  995127  RISE       1
add_71_2_lut_LC_6_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3537  995127  RISE       1
add_71_2_lut_LC_6_7_0/lcout  LogicCell40_SEQ_MODE_0000    401              3938  997476  RISE       1
I__925/I                     LocalMux                       0              3938  997476  RISE       1
I__925/O                     LocalMux                     330              4268  997476  RISE       1
I__926/I                     InMux                          0              4268  997476  RISE       1
I__926/O                     InMux                        260              4528  997476  RISE       1
t0off_i0_i0_LC_5_7_4/in1     LogicCell40_SEQ_MODE_1000      0              4528  997476  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i0_LC_3_9_5/lcout
Path End         : t0on_i0_i0_LC_3_9_5/in1
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Setup Constraint : 1000000p
Path slack       : 997476p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1582
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4669
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i0_LC_3_9_5/lcout    LogicCell40_SEQ_MODE_1000    541              3087  995036  RISE       2
I__378/I                     LocalMux                       0              3087  995324  RISE       1
I__378/O                     LocalMux                     330              3417  995324  RISE       1
I__380/I                     InMux                          0              3417  995324  RISE       1
I__380/O                     InMux                        260              3677  995324  RISE       1
add_70_2_lut_LC_2_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3677  995324  RISE       1
add_70_2_lut_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    401              4078  997476  RISE       1
I__382/I                     LocalMux                       0              4078  997476  RISE       1
I__382/O                     LocalMux                     330              4409  997476  RISE       1
I__383/I                     InMux                          0              4409  997476  RISE       1
I__383/O                     InMux                        260              4669  997476  RISE       1
t0on_i0_i0_LC_3_9_5/in1      LogicCell40_SEQ_MODE_1000      0              4669  997476  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i11_LC_3_10_4/in1
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 997483p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002215

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout   LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                   Odrv4                          0              3438  996372  RISE       1
I__478/O                   Odrv4                        352              3790  996372  RISE       1
I__491/I                   Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                   Span4Mux_v                   352              4141  997342  RISE       1
I__497/I                   LocalMux                       0              4141  997412  RISE       1
I__497/O                   LocalMux                     330              4472  997412  RISE       1
I__504/I                   InMux                          0              4472  997483  RISE       1
I__504/O                   InMux                        260              4732  997483  RISE       1
t0on_i0_i11_LC_3_10_4/in1  LogicCell40_SEQ_MODE_1000      0              4732  997483  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i14_LC_5_7_3/in2
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002032

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                   Odrv4                          0              3248  997391  RISE       1
I__631/O                   Odrv4                        352              3600  997391  RISE       1
I__641/I                   Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                   Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                   LocalMux                       0              3952  997391  RISE       1
I__651/O                   LocalMux                     330              4282  997391  RISE       1
I__661/I                   InMux                          0              4282  997490  RISE       1
I__661/O                   InMux                        260              4542  997490  RISE       1
I__668/I                   CascadeMux                     0              4542  997490  RISE       1
I__668/O                   CascadeMux                     0              4542  997490  RISE       1
t0off_i0_i14_LC_5_7_3/in2  LogicCell40_SEQ_MODE_1000      0              4542  997490  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i3_LC_5_7_7/in2
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002032

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                  LocalMux                       0              3952  997391  RISE       1
I__651/O                  LocalMux                     330              4282  997391  RISE       1
I__662/I                  InMux                          0              4282  997490  RISE       1
I__662/O                  InMux                        260              4542  997490  RISE       1
I__669/I                  CascadeMux                     0              4542  997490  RISE       1
I__669/O                  CascadeMux                     0              4542  997490  RISE       1
t0off_i0_i3_LC_5_7_7/in2  LogicCell40_SEQ_MODE_1000      0              4542  997490  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i0_LC_3_9_5/in3
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Setup Constraint : 1000000p
Path slack       : 997539p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002271

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__498/I                  LocalMux                       0              4141  997342  RISE       1
I__498/O                  LocalMux                     330              4472  997342  RISE       1
I__510/I                  InMux                          0              4472  997539  RISE       1
I__510/O                  InMux                        260              4732  997539  RISE       1
t0on_i0_i0_LC_3_9_5/in3   LogicCell40_SEQ_MODE_1000      0              4732  997539  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i0_LC_5_7_4/in3
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997589p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                  LocalMux                       0              3952  997391  RISE       1
I__651/O                  LocalMux                     330              4282  997391  RISE       1
I__663/I                  InMux                          0              4282  997588  RISE       1
I__663/O                  InMux                        260              4542  997588  RISE       1
t0off_i0_i0_LC_5_7_4/in3  LogicCell40_SEQ_MODE_1000      0              4542  997588  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i9_LC_5_7_2/in3
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Setup Constraint : 1000000p
Path slack       : 997589p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__631/I                  Odrv4                          0              3248  997391  RISE       1
I__631/O                  Odrv4                        352              3600  997391  RISE       1
I__641/I                  Span4Mux_v                     0              3600  997391  RISE       1
I__641/O                  Span4Mux_v                   352              3952  997391  RISE       1
I__651/I                  LocalMux                       0              3952  997391  RISE       1
I__651/O                  LocalMux                     330              4282  997391  RISE       1
I__664/I                  InMux                          0              4282  997588  RISE       1
I__664/O                  InMux                        260              4542  997588  RISE       1
t0off_i0_i9_LC_5_7_2/in3  LogicCell40_SEQ_MODE_1000      0              4542  997588  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i9_LC_3_10_2/in3
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 997609p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002341

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4732
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__478/I                  Odrv4                          0              3438  996372  RISE       1
I__478/O                  Odrv4                        352              3790  996372  RISE       1
I__491/I                  Span4Mux_v                     0              3790  997342  RISE       1
I__491/O                  Span4Mux_v                   352              4141  997342  RISE       1
I__497/I                  LocalMux                       0              4141  997412  RISE       1
I__497/O                  LocalMux                     330              4472  997412  RISE       1
I__505/I                  InMux                          0              4472  997609  RISE       1
I__505/O                  InMux                        260              4732  997609  RISE       1
t0on_i0_i9_LC_3_10_2/in3  LogicCell40_SEQ_MODE_1000      0              4732  997609  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i14_LC_1_9_0/in1
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997764p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2545
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              943
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__480/I                  Odrv4                          0              3438  997764  RISE       1
I__480/O                  Odrv4                        352              3790  997764  RISE       1
I__493/I                  LocalMux                       0              3790  997764  RISE       1
I__493/O                  LocalMux                     330              4120  997764  RISE       1
I__499/I                  InMux                          0              4120  997764  RISE       1
I__499/O                  InMux                        260              4381  997764  RISE       1
t0on_i0_i14_LC_1_9_0/in1  LogicCell40_SEQ_MODE_1000      0              4381  997764  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i2_LC_3_7_2/in0
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Setup Constraint : 1000000p
Path slack       : 997954p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002496

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__630/I                  Odrv4                          0              3248  996766  RISE       1
I__630/O                  Odrv4                        352              3600  996766  RISE       1
I__640/I                  Span4Mux_v                     0              3600  997954  RISE       1
I__640/O                  Span4Mux_v                   352              3952  997954  RISE       1
I__650/I                  LocalMux                       0              3952  997954  RISE       1
I__650/O                  LocalMux                     330              4282  997954  RISE       1
I__653/I                  InMux                          0              4282  997954  RISE       1
I__653/O                  InMux                        260              4542  997954  RISE       1
t0off_i0_i2_LC_3_7_2/in0  LogicCell40_SEQ_MODE_1000      0              4542  997954  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i4_LC_3_7_6/in0
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997954p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002496

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__630/I                  Odrv4                          0              3248  996766  RISE       1
I__630/O                  Odrv4                        352              3600  996766  RISE       1
I__640/I                  Span4Mux_v                     0              3600  997954  RISE       1
I__640/O                  Span4Mux_v                   352              3952  997954  RISE       1
I__650/I                  LocalMux                       0              3952  997954  RISE       1
I__650/O                  LocalMux                     330              4282  997954  RISE       1
I__654/I                  InMux                          0              4282  997954  RISE       1
I__654/O                  InMux                        260              4542  997954  RISE       1
t0off_i0_i4_LC_3_7_6/in0  LogicCell40_SEQ_MODE_1000      0              4542  997954  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i7_LC_3_7_4/in0
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997954p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002496

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__630/I                  Odrv4                          0              3248  996766  RISE       1
I__630/O                  Odrv4                        352              3600  996766  RISE       1
I__640/I                  Span4Mux_v                     0              3600  997954  RISE       1
I__640/O                  Span4Mux_v                   352              3952  997954  RISE       1
I__650/I                  LocalMux                       0              3952  997954  RISE       1
I__650/O                  LocalMux                     330              4282  997954  RISE       1
I__655/I                  InMux                          0              4282  997954  RISE       1
I__655/O                  InMux                        260              4542  997954  RISE       1
t0off_i0_i7_LC_3_7_4/in0  LogicCell40_SEQ_MODE_1000      0              4542  997954  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i10_LC_3_7_1/in1
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998024p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002566

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__630/I                   Odrv4                          0              3248  996766  RISE       1
I__630/O                   Odrv4                        352              3600  996766  RISE       1
I__640/I                   Span4Mux_v                     0              3600  997954  RISE       1
I__640/O                   Span4Mux_v                   352              3952  997954  RISE       1
I__650/I                   LocalMux                       0              3952  997954  RISE       1
I__650/O                   LocalMux                     330              4282  997954  RISE       1
I__656/I                   InMux                          0              4282  998024  RISE       1
I__656/O                   InMux                        260              4542  998024  RISE       1
t0off_i0_i10_LC_3_7_1/in1  LogicCell40_SEQ_MODE_1000      0              4542  998024  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i12_LC_3_7_3/in1
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998024p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002566

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4542
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__630/I                   Odrv4                          0              3248  996766  RISE       1
I__630/O                   Odrv4                        352              3600  996766  RISE       1
I__640/I                   Span4Mux_v                     0              3600  997954  RISE       1
I__640/O                   Span4Mux_v                   352              3952  997954  RISE       1
I__650/I                   LocalMux                       0              3952  997954  RISE       1
I__650/O                   LocalMux                     330              4282  997954  RISE       1
I__657/I                   InMux                          0              4282  998024  RISE       1
I__657/O                   InMux                        260              4542  998024  RISE       1
t0off_i0_i12_LC_3_7_3/in1  LogicCell40_SEQ_MODE_1000      0              4542  998024  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t_clk_59_LC_1_6_5/in2
Capture Clock    : t_clk_59_LC_1_6_5/clk
Setup Constraint : 1000000p
Path slack       : 998165p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3059
- Setup Time                                      -323
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002735

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1322
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4570
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout             LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__626/I                             Odrv4                          0              3248  995521  RISE       1
I__626/O                             Odrv4                        352              3600  995521  RISE       1
I__633/I                             LocalMux                       0              3600  995521  RISE       1
I__633/O                             LocalMux                     330              3931  995521  RISE       1
I__644/I                             InMux                          0              3931  998165  RISE       1
I__644/O                             InMux                        260              4191  998165  RISE       1
i1_2_lut_4_lut_adj_5_LC_1_6_4/in1    LogicCell40_SEQ_MODE_0000      0              4191  998165  RISE       1
i1_2_lut_4_lut_adj_5_LC_1_6_4/ltout  LogicCell40_SEQ_MODE_0000    380              4570  998165  FALL       1
I__210/I                             CascadeMux                     0              4570  998165  FALL       1
I__210/O                             CascadeMux                     0              4570  998165  FALL       1
t_clk_59_LC_1_6_5/in2                LogicCell40_SEQ_MODE_1000      0              4570  998165  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : state0_i1_LC_1_8_1/in0
Capture Clock    : state0_i1_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998207p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002236

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__482/I                  LocalMux                       0              3438  998207  RISE       1
I__482/O                  LocalMux                     330              3769  998207  RISE       1
I__495/I                  InMux                          0              3769  998207  RISE       1
I__495/O                  InMux                        260              4029  998207  RISE       1
state0_i1_LC_1_8_1/in0    LogicCell40_SEQ_MODE_1010      0              4029  998207  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i5_LC_2_8_6/in0
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Setup Constraint : 1000000p
Path slack       : 998207p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002236

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                  LocalMux                       0              3438  995844  RISE       1
I__476/O                  LocalMux                     330              3769  995844  RISE       1
I__485/I                  InMux                          0              3769  998207  RISE       1
I__485/O                  InMux                        260              4029  998207  RISE       1
t0on_i0_i5_LC_2_8_6/in0   LogicCell40_SEQ_MODE_1000      0              4029  998207  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i8_LC_2_8_2/in0
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998207p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002236

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                  LocalMux                       0              3438  995844  RISE       1
I__476/O                  LocalMux                     330              3769  995844  RISE       1
I__486/I                  InMux                          0              3769  998207  RISE       1
I__486/O                  InMux                        260              4029  998207  RISE       1
t0on_i0_i8_LC_2_8_2/in0   LogicCell40_SEQ_MODE_1000      0              4029  998207  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i4_LC_2_8_3/in1
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998277p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002306

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                  LocalMux                       0              3438  995844  RISE       1
I__476/O                  LocalMux                     330              3769  995844  RISE       1
I__487/I                  InMux                          0              3769  998277  RISE       1
I__487/O                  InMux                        260              4029  998277  RISE       1
t0on_i0_i4_LC_2_8_3/in1   LogicCell40_SEQ_MODE_1000      0              4029  998277  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i1_LC_1_7_1/lcout
Path End         : clk3_57_LC_1_6_7/in2
Capture Clock    : clk3_57_LC_1_6_7/clk
Setup Constraint : 1000000p
Path slack       : 998326p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3059
- Setup Time                                      -323
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002735

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              971
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4409
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    541              3438  998327  RISE       3
I__199/I                     LocalMux                       0              3438  998327  RISE       1
I__199/O                     LocalMux                     330              3769  998327  RISE       1
I__201/I                     InMux                          0              3769  998327  RISE       1
I__201/O                     InMux                        260              4029  998327  RISE       1
i801_2_lut_LC_1_6_6/in1      LogicCell40_SEQ_MODE_0000      0              4029  998327  RISE       1
i801_2_lut_LC_1_6_6/ltout    LogicCell40_SEQ_MODE_0000    380              4409  998327  FALL       1
I__209/I                     CascadeMux                     0              4409  998327  FALL       1
I__209/O                     CascadeMux                     0              4409  998327  FALL       1
clk3_57_LC_1_6_7/in2         LogicCell40_SEQ_MODE_1000      0              4409  998327  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i15_LC_2_10_7/lcout
Path End         : t0on_i0_i15_LC_2_10_7/in0
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i15_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    541              3157  994769  RISE       2
I__364/I                     LocalMux                       0              3157  998397  RISE       1
I__364/O                     LocalMux                     330              3488  998397  RISE       1
I__366/I                     InMux                          0              3488  998397  RISE       1
I__366/O                     InMux                        260              3748  998397  RISE       1
t0on_i0_i15_LC_2_10_7/in0    LogicCell40_SEQ_MODE_1000      0              3748  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i0_LC_1_7_2/lcout
Path End         : cnt_state_i1_LC_1_7_1/in0
Capture Clock    : cnt_state_i1_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002426

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i0_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1010    541              3438  998390  RISE       3
I__195/I                     LocalMux                       0              3438  998397  RISE       1
I__195/O                     LocalMux                     330              3769  998397  RISE       1
I__198/I                     InMux                          0              3769  998397  RISE       1
I__198/O                     InMux                        260              4029  998397  RISE       1
cnt_state_i1_LC_1_7_1/in0    LogicCell40_SEQ_MODE_1010      0              4029  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i1_LC_2_8_1/in3
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998404p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002433

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__476/I                  LocalMux                       0              3438  995844  RISE       1
I__476/O                  LocalMux                     330              3769  995844  RISE       1
I__488/I                  InMux                          0              3769  998404  RISE       1
I__488/O                  InMux                        260              4029  998404  RISE       1
t0on_i0_i1_LC_2_8_1/in3   LogicCell40_SEQ_MODE_1000      0              4029  998404  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i1_LC_1_7_1/lcout
Path End         : cnt_state_i0_LC_1_7_2/in1
Capture Clock    : cnt_state_i0_LC_1_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002496

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    541              3438  998327  RISE       3
I__200/I                     LocalMux                       0              3438  998467  RISE       1
I__200/O                     LocalMux                     330              3769  998467  RISE       1
I__202/I                     InMux                          0              3769  998467  RISE       1
I__202/O                     InMux                        260              4029  998467  RISE       1
cnt_state_i0_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1010      0              4029  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : state0_i0_LC_1_7_0/in1
Capture Clock    : state0_i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002496

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438  995844  RISE      22
I__479/I                  LocalMux                       0              3438  998467  RISE       1
I__479/O                  LocalMux                     330              3769  998467  RISE       1
I__492/I                  InMux                          0              3769  998467  RISE       1
I__492/O                  InMux                        260              4029  998467  RISE       1
state0_i0_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1010      0              4029  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t_clk_59_LC_1_6_5/in1
Capture Clock    : t_clk_59_LC_1_6_5/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3059
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002658

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                              943
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4191
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__626/I                  Odrv4                          0              3248  995521  RISE       1
I__626/O                  Odrv4                        352              3600  995521  RISE       1
I__634/I                  LocalMux                       0              3600  998467  RISE       1
I__634/O                  LocalMux                     330              3931  998467  RISE       1
I__645/I                  InMux                          0              3931  998467  RISE       1
I__645/O                  InMux                        260              4191  998467  RISE       1
t_clk_59_LC_1_6_5/in1     LogicCell40_SEQ_MODE_1000      0              4191  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i1_LC_1_7_1/lcout
Path End         : cnt_state_i1_LC_1_7_1/in2
Capture Clock    : cnt_state_i1_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002524

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    541              3438  998327  RISE       3
I__200/I                     LocalMux                       0              3438  998467  RISE       1
I__200/O                     LocalMux                     330              3769  998467  RISE       1
I__203/I                     InMux                          0              3769  998495  RISE       1
I__203/O                     InMux                        260              4029  998495  RISE       1
I__204/I                     CascadeMux                     0              4029  998495  RISE       1
I__204/O                     CascadeMux                     0              4029  998495  RISE       1
cnt_state_i1_LC_1_7_1/in2    LogicCell40_SEQ_MODE_1010      0              4029  998495  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_148_157__i1_LC_1_7_3/lcout
Path End         : cnt_148_157__i1_LC_1_7_3/in3
Capture Clock    : cnt_148_157__i1_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002623

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_148_157__i1_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1010    541              3438  998594  RISE       2
I__189/I                        LocalMux                       0              3438  998594  RISE       1
I__189/O                        LocalMux                     330              3769  998594  RISE       1
I__191/I                        InMux                          0              3769  998594  RISE       1
I__191/O                        InMux                        260              4029  998594  RISE       1
cnt_148_157__i1_LC_1_7_3/in3    LogicCell40_SEQ_MODE_1010      0              4029  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk3_57_LC_1_6_7/lcout
Path End         : clk3_57_LC_1_6_7/in3
Capture Clock    : clk3_57_LC_1_6_7/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3059
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002784

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3059
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4191
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
clk3_57_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    541              3600  998594  RISE       2
I__205/I                LocalMux                       0              3600  998594  RISE       1
I__205/O                LocalMux                     330              3931  998594  RISE       1
I__207/I                InMux                          0              3931  998594  RISE       1
I__207/O                InMux                        260              4191  998594  RISE       1
clk3_57_LC_1_6_7/in3    LogicCell40_SEQ_MODE_1000      0              4191  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t_clk_59_LC_1_6_5/lcout
Path End         : t_clk_59_LC_1_6_5/in3
Capture Clock    : t_clk_59_LC_1_6_5/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3059
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002784

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3059
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4191
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
t_clk_59_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3600  998594  RISE       2
I__248/I                 LocalMux                       0              3600  998594  RISE       1
I__248/O                 LocalMux                     330              3931  998594  RISE       1
I__250/I                 InMux                          0              3931  998594  RISE       1
I__250/O                 InMux                        260              4191  998594  RISE       1
t_clk_59_LC_1_6_5/in3    LogicCell40_SEQ_MODE_1000      0              4191  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i0_LC_1_7_2/lcout
Path End         : cnt_state_i0_LC_1_7_2/in3
Capture Clock    : cnt_state_i0_LC_1_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2897
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002623

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4029
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i0_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1010    541              3438  998390  RISE       3
I__195/I                     LocalMux                       0              3438  998397  RISE       1
I__195/O                     LocalMux                     330              3769  998397  RISE       1
I__197/I                     InMux                          0              3769  998594  RISE       1
I__197/O                     InMux                        260              4029  998594  RISE       1
cnt_state_i0_LC_1_7_2/in3    LogicCell40_SEQ_MODE_1010      0              4029  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : state0_i1_LC_1_8_1/in3
Capture Clock    : state0_i1_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (CLK_DIV|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2707
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002433

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3839
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248  995521  RISE      24
I__632/I                  LocalMux                       0              3248  998594  RISE       1
I__632/O                  LocalMux                     330              3579  998594  RISE       1
I__642/I                  InMux                          0              3579  998594  RISE       1
I__642/O                  InMux                        260              3839  998594  RISE       1
state0_i1_LC_1_8_1/in3    LogicCell40_SEQ_MODE_1010      0              3839  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : CLKOUT
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9970
---------------------------------------   ---- 
End-of-path arrival time (ps)             9970
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                       CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT             IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0             PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                    Odrv4                          0              1054   +INF  FALL       1
I__954/O                                    Odrv4                        373              1427   +INF  FALL       1
I__956/I                                    Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                    Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                    Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                    Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                    Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                    Span4Mux_h                   316              2488   +INF  FALL       1
I__963/I                                    LocalMux                       0              2488   +INF  FALL       1
I__963/O                                    LocalMux                     309              2798   +INF  FALL       1
I__971/I                                    InMux                          0              2798   +INF  FALL       1
I__971/O                                    InMux                        218              3016   +INF  FALL       1
i1_4_lut_LC_1_11_4/in1                      LogicCell40_SEQ_MODE_0000      0              3016   +INF  FALL       1
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000    380              3396   +INF  FALL       1
I__242/I                                    LocalMux                       0              3396   +INF  FALL       1
I__242/O                                    LocalMux                     309              3705   +INF  FALL       1
I__243/I                                    InMux                          0              3705   +INF  FALL       1
I__243/O                                    InMux                        218              3923   +INF  FALL       1
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000      0              3923   +INF  FALL       1
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000    288              4211   +INF  FALL       1
I__237/I                                    Odrv4                          0              4211   +INF  FALL       1
I__237/O                                    Odrv4                        373              4584   +INF  FALL       1
I__238/I                                    Span4Mux_s2_h                  0              4584   +INF  FALL       1
I__238/O                                    Span4Mux_s2_h                204              4788   +INF  FALL       1
I__239/I                                    IoSpan4Mux                     0              4788   +INF  FALL       1
I__239/O                                    IoSpan4Mux                   323              5111   +INF  FALL       1
I__240/I                                    LocalMux                       0              5111   +INF  FALL       1
I__240/O                                    LocalMux                     309              5421   +INF  FALL       1
I__241/I                                    IoInMux                        0              5421   +INF  FALL       1
I__241/O                                    IoInMux                      218              5639   +INF  FALL       1
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5639   +INF  FALL       1
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7882   +INF  FALL       1
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                         0              7882   +INF  FALL       1
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                      2088              9970   +INF  FALL       1
CLKOUT                                      CLK_DIV                        0              9970   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : t0on_i0_i4_LC_2_8_3/in0
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4689
---------------------------------------   ---- 
End-of-path arrival time (ps)             4689
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                  Odrv4                          0              1054   +INF  FALL       1
I__954/O                                  Odrv4                        373              1427   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2488   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2488   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2805   +INF  FALL       1
I__973/I                                  LocalMux                       0              2805   +INF  FALL       1
I__973/O                                  LocalMux                     309              3114   +INF  FALL       1
I__982/I                                  InMux                          0              3114   +INF  FALL       1
I__982/O                                  InMux                        218              3332   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/in3              LogicCell40_SEQ_MODE_0000      0              3332   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/lcout            LogicCell40_SEQ_MODE_0000    288              3621   +INF  FALL       2
I__770/I                                  Odrv12                         0              3621   +INF  FALL       1
I__770/O                                  Odrv12                       541              4162   +INF  FALL       1
I__772/I                                  LocalMux                       0              4162   +INF  FALL       1
I__772/O                                  LocalMux                     309              4471   +INF  FALL       1
I__774/I                                  InMux                          0              4471   +INF  FALL       1
I__774/O                                  InMux                        218              4689   +INF  FALL       1
t0on_i0_i4_LC_2_8_3/in0                   LogicCell40_SEQ_MODE_1000      0              4689   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : t0off_i0_i15_LC_5_9_7/in3
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2918
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6320
---------------------------------------   ---- 
End-of-path arrival time (ps)             6320
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__973/I                                  LocalMux                       0              2755   +INF  FALL       1
I__973/O                                  LocalMux                     309              3064   +INF  FALL       1
I__982/I                                  InMux                          0              3064   +INF  FALL       1
I__982/O                                  InMux                        218              3282   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/in3              LogicCell40_SEQ_MODE_0000      0              3282   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/lcout            LogicCell40_SEQ_MODE_0000    288              3571   +INF  FALL       2
I__771/I                                  Odrv4                          0              3571   +INF  FALL       1
I__771/O                                  Odrv4                        373              3943   +INF  FALL       1
I__773/I                                  Span4Mux_v                     0              3943   +INF  FALL       1
I__773/O                                  Span4Mux_v                   373              4316   +INF  FALL       1
I__775/I                                  LocalMux                       0              4316   +INF  FALL       1
I__775/O                                  LocalMux                     309              4625   +INF  FALL       1
I__776/I                                  InMux                          0              4625   +INF  FALL       1
I__776/O                                  InMux                        218              4843   +INF  FALL       1
I__777/I                                  CascadeMux                     0              4843   +INF  FALL       1
I__777/O                                  CascadeMux                     0              4843   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/in2           LogicCell40_SEQ_MODE_0000      0              4843   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/carryout      LogicCell40_SEQ_MODE_0000    134              4977   +INF  FALL       2
sub_72_add_2_8_lut_LC_5_8_6/carryin       LogicCell40_SEQ_MODE_0000      0              4977   +INF  FALL       1
sub_72_add_2_8_lut_LC_5_8_6/carryout      LogicCell40_SEQ_MODE_0000    105              5082   +INF  FALL       2
sub_72_add_2_9_lut_LC_5_8_7/carryin       LogicCell40_SEQ_MODE_0000      0              5082   +INF  FALL       1
sub_72_add_2_9_lut_LC_5_8_7/carryout      LogicCell40_SEQ_MODE_0000    105              5188   +INF  FALL       1
IN_MUX_bfv_5_9_0_/carryinitin             ICE_CARRY_IN_MUX               0              5188   +INF  FALL       1
IN_MUX_bfv_5_9_0_/carryinitout            ICE_CARRY_IN_MUX             176              5364   +INF  FALL       2
sub_72_add_2_10_lut_LC_5_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              5364   +INF  FALL       1
sub_72_add_2_10_lut_LC_5_9_0/carryout     LogicCell40_SEQ_MODE_0000    105              5469   +INF  FALL       2
sub_72_add_2_11_lut_LC_5_9_1/carryin      LogicCell40_SEQ_MODE_0000      0              5469   +INF  FALL       1
sub_72_add_2_11_lut_LC_5_9_1/carryout     LogicCell40_SEQ_MODE_0000    105              5574   +INF  FALL       2
sub_72_add_2_12_lut_LC_5_9_2/carryin      LogicCell40_SEQ_MODE_0000      0              5574   +INF  FALL       1
sub_72_add_2_12_lut_LC_5_9_2/carryout     LogicCell40_SEQ_MODE_0000    105              5680   +INF  FALL       2
sub_72_add_2_13_lut_LC_5_9_3/carryin      LogicCell40_SEQ_MODE_0000      0              5680   +INF  FALL       1
sub_72_add_2_13_lut_LC_5_9_3/carryout     LogicCell40_SEQ_MODE_0000    105              5785   +INF  FALL       2
sub_72_add_2_14_lut_LC_5_9_4/carryin      LogicCell40_SEQ_MODE_0000      0              5785   +INF  FALL       1
sub_72_add_2_14_lut_LC_5_9_4/carryout     LogicCell40_SEQ_MODE_0000    105              5891   +INF  FALL       2
sub_72_add_2_15_lut_LC_5_9_5/carryin      LogicCell40_SEQ_MODE_0000      0              5891   +INF  FALL       1
sub_72_add_2_15_lut_LC_5_9_5/carryout     LogicCell40_SEQ_MODE_0000    105              5996   +INF  FALL       2
sub_72_add_2_16_lut_LC_5_9_6/carryin      LogicCell40_SEQ_MODE_0000      0              5996   +INF  FALL       1
sub_72_add_2_16_lut_LC_5_9_6/carryout     LogicCell40_SEQ_MODE_0000    105              6102   +INF  FALL       1
I__894/I                                  InMux                          0              6102   +INF  FALL       1
I__894/O                                  InMux                        218              6320   +INF  FALL       1
t0off_i0_i15_LC_5_9_7/in3                 LogicCell40_SEQ_MODE_1000      0              6320   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[15]
Path End         : t0off_i0_i14_LC_5_7_3/in3
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5228
---------------------------------------   ---- 
End-of-path arrival time (ps)             5228
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[15]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1091/I                                   Odrv12                         0               974   +INF  FALL       1
I__1091/O                                   Odrv12                       541              1515   +INF  FALL       1
I__1093/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__1093/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__1097/I                                   Sp12to4                        0              2057   +INF  FALL       1
I__1097/O                                   Sp12to4                      450              2507   +INF  FALL       1
I__1101/I                                   LocalMux                       0              2507   +INF  FALL       1
I__1101/O                                   LocalMux                     309              2816   +INF  FALL       1
I__1104/I                                   InMux                          0              2816   +INF  FALL       1
I__1104/O                                   InMux                        218              3034   +INF  FALL       1
i1_2_lut_adj_13_LC_5_10_5/in0               LogicCell40_SEQ_MODE_0000      0              3034   +INF  FALL       1
i1_2_lut_adj_13_LC_5_10_5/lcout             LogicCell40_SEQ_MODE_0000    387              3421   +INF  FALL       1
I__800/I                                    LocalMux                       0              3421   +INF  FALL       1
I__800/O                                    LocalMux                     309              3730   +INF  FALL       1
I__801/I                                    InMux                          0              3730   +INF  FALL       1
I__801/O                                    InMux                        218              3948   +INF  FALL       1
sub_72_add_2_16_lut_LC_5_9_6/in1            LogicCell40_SEQ_MODE_0000      0              3948   +INF  FALL       1
sub_72_add_2_16_lut_LC_5_9_6/lcout          LogicCell40_SEQ_MODE_0000    380              4328   +INF  FALL       1
I__900/I                                    Odrv4                          0              4328   +INF  FALL       1
I__900/O                                    Odrv4                        373              4701   +INF  FALL       1
I__901/I                                    LocalMux                       0              4701   +INF  FALL       1
I__901/O                                    LocalMux                     309              5010   +INF  FALL       1
I__902/I                                    InMux                          0              5010   +INF  FALL       1
I__902/O                                    InMux                        218              5228   +INF  FALL       1
t0off_i0_i14_LC_5_7_3/in3                   LogicCell40_SEQ_MODE_1000      0              5228   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[15]
Path End         : t0off_i0_i15_LC_5_9_7/in0
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2918
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3898
---------------------------------------   ---- 
End-of-path arrival time (ps)             3898
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[15]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1091/I                                   Odrv12                         0               924   +INF  FALL       1
I__1091/O                                   Odrv12                       541              1465   +INF  FALL       1
I__1093/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__1093/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__1097/I                                   Sp12to4                        0              2007   +INF  FALL       1
I__1097/O                                   Sp12to4                      450              2457   +INF  FALL       1
I__1101/I                                   LocalMux                       0              2457   +INF  FALL       1
I__1101/O                                   LocalMux                     309              2766   +INF  FALL       1
I__1105/I                                   InMux                          0              2766   +INF  FALL       1
I__1105/O                                   InMux                        218              2984   +INF  FALL       1
i452_1_lut_2_lut_LC_5_10_7/in0              LogicCell40_SEQ_MODE_0000      0              2984   +INF  FALL       1
i452_1_lut_2_lut_LC_5_10_7/lcout            LogicCell40_SEQ_MODE_0000    387              3371   +INF  FALL       1
I__1088/I                                   LocalMux                       0              3371   +INF  FALL       1
I__1088/O                                   LocalMux                     309              3680   +INF  FALL       1
I__1089/I                                   InMux                          0              3680   +INF  FALL       1
I__1089/O                                   InMux                        218              3898   +INF  FALL       1
t0off_i0_i15_LC_5_9_7/in0                   LogicCell40_SEQ_MODE_1000      0              3898   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[14]
Path End         : t0on_i0_i13_LC_3_10_3/in1
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5080
---------------------------------------   ---- 
End-of-path arrival time (ps)             5080
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[14]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1033/I                                   Odrv12                         0               974   +INF  FALL       1
I__1033/O                                   Odrv12                       541              1515   +INF  FALL       1
I__1034/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__1034/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__1035/I                                   Span12Mux_h                    0              2057   +INF  FALL       1
I__1035/O                                   Span12Mux_h                  541              2598   +INF  FALL       1
I__1038/I                                   Sp12to4                        0              2598   +INF  FALL       1
I__1038/O                                   Sp12to4                      450              3048   +INF  FALL       1
I__1041/I                                   LocalMux                       0              3048   +INF  FALL       1
I__1041/O                                   LocalMux                     309              3358   +INF  FALL       1
I__1042/I                                   InMux                          0              3358   +INF  FALL       1
I__1042/O                                   InMux                        218              3576   +INF  FALL       1
i1_2_lut_adj_6_LC_5_11_3/in3                LogicCell40_SEQ_MODE_0000      0              3576   +INF  FALL       1
i1_2_lut_adj_6_LC_5_11_3/lcout              LogicCell40_SEQ_MODE_0000    288              3864   +INF  FALL       2
I__1045/I                                   Odrv4                          0              3864   +INF  FALL       1
I__1045/O                                   Odrv4                        373              4237   +INF  FALL       1
I__1047/I                                   Span4Mux_h                     0              4237   +INF  FALL       1
I__1047/O                                   Span4Mux_h                   316              4553   +INF  FALL       1
I__1049/I                                   LocalMux                       0              4553   +INF  FALL       1
I__1049/O                                   LocalMux                     309              4862   +INF  FALL       1
I__1051/I                                   InMux                          0              4862   +INF  FALL       1
I__1051/O                                   InMux                        218              5080   +INF  FALL       1
t0on_i0_i13_LC_3_10_3/in1                   LogicCell40_SEQ_MODE_1000      0              5080   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[14]
Path End         : t0off_i0_i13_LC_5_7_5/in1
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6380
---------------------------------------   ---- 
End-of-path arrival time (ps)             6380
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[14]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1033/I                                   Odrv12                         0               924   +INF  FALL       1
I__1033/O                                   Odrv12                       541              1465   +INF  FALL       1
I__1034/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__1034/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__1035/I                                   Span12Mux_h                    0              2007   +INF  FALL       1
I__1035/O                                   Span12Mux_h                  541              2548   +INF  FALL       1
I__1038/I                                   Sp12to4                        0              2548   +INF  FALL       1
I__1038/O                                   Sp12to4                      450              2998   +INF  FALL       1
I__1041/I                                   LocalMux                       0              2998   +INF  FALL       1
I__1041/O                                   LocalMux                     309              3308   +INF  FALL       1
I__1043/I                                   InMux                          0              3308   +INF  FALL       1
I__1043/O                                   InMux                        218              3526   +INF  FALL       1
i444_1_lut_2_lut_LC_5_11_6/in0              LogicCell40_SEQ_MODE_0000      0              3526   +INF  FALL       1
i444_1_lut_2_lut_LC_5_11_6/lcout            LogicCell40_SEQ_MODE_0000    387              3912   +INF  FALL       1
I__1029/I                                   Odrv4                          0              3912   +INF  FALL       1
I__1029/O                                   Odrv4                        373              4285   +INF  FALL       1
I__1030/I                                   LocalMux                       0              4285   +INF  FALL       1
I__1030/O                                   LocalMux                     309              4594   +INF  FALL       1
I__1031/I                                   InMux                          0              4594   +INF  FALL       1
I__1031/O                                   InMux                        218              4812   +INF  FALL       1
I__1032/I                                   CascadeMux                     0              4812   +INF  FALL       1
I__1032/O                                   CascadeMux                     0              4812   +INF  FALL       1
sub_72_add_2_15_lut_LC_5_9_5/in2            LogicCell40_SEQ_MODE_0000      0              4812   +INF  FALL       1
sub_72_add_2_15_lut_LC_5_9_5/lcout          LogicCell40_SEQ_MODE_0000    352              5164   +INF  FALL       1
I__904/I                                    Odrv4                          0              5164   +INF  FALL       1
I__904/O                                    Odrv4                        373              5537   +INF  FALL       1
I__905/I                                    Span4Mux_h                     0              5537   +INF  FALL       1
I__905/O                                    Span4Mux_h                   316              5853   +INF  FALL       1
I__906/I                                    LocalMux                       0              5853   +INF  FALL       1
I__906/O                                    LocalMux                     309              6162   +INF  FALL       1
I__907/I                                    InMux                          0              6162   +INF  FALL       1
I__907/O                                    InMux                        218              6380   +INF  FALL       1
t0off_i0_i13_LC_5_7_5/in1                   LogicCell40_SEQ_MODE_1000      0              6380   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[13]
Path End         : t0on_i0_i12_LC_3_9_4/in1
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3379
---------------------------------------   ---- 
End-of-path arrival time (ps)             3379
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[13]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_13_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__410/I                                    Odrv4                          0               974   +INF  FALL       1
I__410/O                                    Odrv4                        373              1347   +INF  FALL       1
I__412/I                                    Span4Mux_h                     0              1347   +INF  FALL       1
I__412/O                                    Span4Mux_h                   316              1663   +INF  FALL       1
I__414/I                                    Span4Mux_v                     0              1663   +INF  FALL       1
I__414/O                                    Span4Mux_v                   373              2036   +INF  FALL       1
I__417/I                                    LocalMux                       0              2036   +INF  FALL       1
I__417/O                                    LocalMux                     309              2345   +INF  FALL       1
I__420/I                                    InMux                          0              2345   +INF  FALL       1
I__420/O                                    InMux                        218              2563   +INF  FALL       1
i553_2_lut_LC_3_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              2563   +INF  FALL       1
i553_2_lut_LC_3_8_6/lcout                   LogicCell40_SEQ_MODE_0000    288              2851   +INF  FALL       2
I__908/I                                    LocalMux                       0              2851   +INF  FALL       1
I__908/O                                    LocalMux                     309              3161   +INF  FALL       1
I__910/I                                    InMux                          0              3161   +INF  FALL       1
I__910/O                                    InMux                        218              3379   +INF  FALL       1
t0on_i0_i12_LC_3_9_4/in1                    LogicCell40_SEQ_MODE_1000      0              3379   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[13]
Path End         : t0off_i0_i12_LC_3_7_3/in0
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5741
---------------------------------------   ---- 
End-of-path arrival time (ps)             5741
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[13]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_13_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_13_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_13_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__410/I                                     Odrv4                          0               924   +INF  FALL       1
I__410/O                                     Odrv4                        373              1297   +INF  FALL       1
I__412/I                                     Span4Mux_h                     0              1297   +INF  FALL       1
I__412/O                                     Span4Mux_h                   316              1613   +INF  FALL       1
I__414/I                                     Span4Mux_v                     0              1613   +INF  FALL       1
I__414/O                                     Span4Mux_v                   373              1986   +INF  FALL       1
I__417/I                                     LocalMux                       0              1986   +INF  FALL       1
I__417/O                                     LocalMux                     309              2295   +INF  FALL       1
I__421/I                                     InMux                          0              2295   +INF  FALL       1
I__421/O                                     InMux                        218              2513   +INF  FALL       1
sub_72_inv_0_i13_1_lut_2_lut_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              2513   +INF  FALL       1
sub_72_inv_0_i13_1_lut_2_lut_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    387              2900   +INF  FALL       1
I__674/I                                     Odrv4                          0              2900   +INF  FALL       1
I__674/O                                     Odrv4                        373              3273   +INF  FALL       1
I__675/I                                     Span4Mux_h                     0              3273   +INF  FALL       1
I__675/O                                     Span4Mux_h                   316              3589   +INF  FALL       1
I__676/I                                     LocalMux                       0              3589   +INF  FALL       1
I__676/O                                     LocalMux                     309              3898   +INF  FALL       1
I__677/I                                     InMux                          0              3898   +INF  FALL       1
I__677/O                                     InMux                        218              4116   +INF  FALL       1
I__678/I                                     CascadeMux                     0              4116   +INF  FALL       1
I__678/O                                     CascadeMux                     0              4116   +INF  FALL       1
sub_72_add_2_14_lut_LC_5_9_4/in2             LogicCell40_SEQ_MODE_0000      0              4116   +INF  FALL       1
sub_72_add_2_14_lut_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_0000    352              4468   +INF  FALL       1
I__670/I                                     Odrv4                          0              4468   +INF  FALL       1
I__670/O                                     Odrv4                        373              4841   +INF  FALL       1
I__671/I                                     Span4Mux_v                     0              4841   +INF  FALL       1
I__671/O                                     Span4Mux_v                   373              5213   +INF  FALL       1
I__672/I                                     LocalMux                       0              5213   +INF  FALL       1
I__672/O                                     LocalMux                     309              5523   +INF  FALL       1
I__673/I                                     InMux                          0              5523   +INF  FALL       1
I__673/O                                     InMux                        218              5741   +INF  FALL       1
t0off_i0_i12_LC_3_7_3/in0                    LogicCell40_SEQ_MODE_1000      0              5741   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[12]
Path End         : t0on_i0_i11_LC_3_10_4/in0
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3773
---------------------------------------   ---- 
End-of-path arrival time (ps)             3773
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[12]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_12_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1056/I                                   Odrv12                         0               974   +INF  FALL       1
I__1056/O                                   Odrv12                       541              1515   +INF  FALL       1
I__1059/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__1059/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__1063/I                                   Span4Mux_v                     0              1965   +INF  FALL       1
I__1063/O                                   Span4Mux_v                   373              2338   +INF  FALL       1
I__1067/I                                   LocalMux                       0              2338   +INF  FALL       1
I__1067/O                                   LocalMux                     309              2648   +INF  FALL       1
I__1071/I                                   InMux                          0              2648   +INF  FALL       1
I__1071/O                                   InMux                        218              2866   +INF  FALL       1
i552_2_lut_LC_3_11_2/in1                    LogicCell40_SEQ_MODE_0000      0              2866   +INF  FALL       1
i552_2_lut_LC_3_11_2/lcout                  LogicCell40_SEQ_MODE_0000    380              3245   +INF  FALL       2
I__679/I                                    LocalMux                       0              3245   +INF  FALL       1
I__679/O                                    LocalMux                     309              3555   +INF  FALL       1
I__681/I                                    InMux                          0              3555   +INF  FALL       1
I__681/O                                    InMux                        218              3773   +INF  FALL       1
t0on_i0_i11_LC_3_10_4/in0                   LogicCell40_SEQ_MODE_1000      0              3773   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[12]
Path End         : t0off_i0_i11_LC_5_7_1/in1
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5424
---------------------------------------   ---- 
End-of-path arrival time (ps)             5424
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[12]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_12_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_12_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_12_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1056/I                                     Odrv12                         0               924   +INF  FALL       1
I__1056/O                                     Odrv12                       541              1465   +INF  FALL       1
I__1060/I                                     Sp12to4                        0              1465   +INF  FALL       1
I__1060/O                                     Sp12to4                      450              1915   +INF  FALL       1
I__1064/I                                     Span4Mux_v                     0              1915   +INF  FALL       1
I__1064/O                                     Span4Mux_v                   373              2288   +INF  FALL       1
I__1068/I                                     LocalMux                       0              2288   +INF  FALL       1
I__1068/O                                     LocalMux                     309              2598   +INF  FALL       1
I__1072/I                                     InMux                          0              2598   +INF  FALL       1
I__1072/O                                     InMux                        218              2816   +INF  FALL       1
sub_72_inv_0_i12_1_lut_2_lut_LC_5_11_2/in3    LogicCell40_SEQ_MODE_0000      0              2816   +INF  FALL       1
sub_72_inv_0_i12_1_lut_2_lut_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    288              3104   +INF  FALL       1
I__1052/I                                     Odrv12                         0              3104   +INF  FALL       1
I__1052/O                                     Odrv12                       541              3645   +INF  FALL       1
I__1053/I                                     LocalMux                       0              3645   +INF  FALL       1
I__1053/O                                     LocalMux                     309              3955   +INF  FALL       1
I__1054/I                                     InMux                          0              3955   +INF  FALL       1
I__1054/O                                     InMux                        218              4173   +INF  FALL       1
I__1055/I                                     CascadeMux                     0              4173   +INF  FALL       1
I__1055/O                                     CascadeMux                     0              4173   +INF  FALL       1
sub_72_add_2_13_lut_LC_5_9_3/in2              LogicCell40_SEQ_MODE_0000      0              4173   +INF  FALL       1
sub_72_add_2_13_lut_LC_5_9_3/lcout            LogicCell40_SEQ_MODE_0000    352              4524   +INF  FALL       1
I__686/I                                      Odrv4                          0              4524   +INF  FALL       1
I__686/O                                      Odrv4                        373              4897   +INF  FALL       1
I__687/I                                      LocalMux                       0              4897   +INF  FALL       1
I__687/O                                      LocalMux                     309              5206   +INF  FALL       1
I__688/I                                      InMux                          0              5206   +INF  FALL       1
I__688/O                                      InMux                        218              5424   +INF  FALL       1
t0off_i0_i11_LC_5_7_1/in1                     LogicCell40_SEQ_MODE_1000      0              5424   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[11]
Path End         : t0on_i0_i10_LC_3_9_2/in1
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3695
---------------------------------------   ---- 
End-of-path arrival time (ps)             3695
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[11]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_11_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__805/I                                    Odrv12                         0               974   +INF  FALL       1
I__805/O                                    Odrv12                       541              1515   +INF  FALL       1
I__806/I                                    LocalMux                       0              1515   +INF  FALL       1
I__806/O                                    LocalMux                     309              1825   +INF  FALL       1
I__810/I                                    InMux                          0              1825   +INF  FALL       1
I__810/O                                    InMux                        218              2043   +INF  FALL       1
i551_2_lut_LC_1_10_0/in1                    LogicCell40_SEQ_MODE_0000      0              2043   +INF  FALL       1
i551_2_lut_LC_1_10_0/lcout                  LogicCell40_SEQ_MODE_0000    380              2423   +INF  FALL       2
I__689/I                                    Odrv4                          0              2423   +INF  FALL       1
I__689/O                                    Odrv4                        373              2795   +INF  FALL       1
I__691/I                                    Span4Mux_v                     0              2795   +INF  FALL       1
I__691/O                                    Span4Mux_v                   373              3168   +INF  FALL       1
I__693/I                                    LocalMux                       0              3168   +INF  FALL       1
I__693/O                                    LocalMux                     309              3477   +INF  FALL       1
I__695/I                                    InMux                          0              3477   +INF  FALL       1
I__695/O                                    InMux                        218              3695   +INF  FALL       1
t0on_i0_i10_LC_3_9_2/in1                    LogicCell40_SEQ_MODE_1000      0              3695   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[11]
Path End         : t0off_i0_i10_LC_3_7_1/in0
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4974
---------------------------------------   ---- 
End-of-path arrival time (ps)             4974
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[11]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_11_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_11_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_11_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__805/I                                      Odrv12                         0               924   +INF  FALL       1
I__805/O                                      Odrv12                       541              1465   +INF  FALL       1
I__809/I                                      Span12Mux_h                    0              1465   +INF  FALL       1
I__809/O                                      Span12Mux_h                  541              2007   +INF  FALL       1
I__813/I                                      LocalMux                       0              2007   +INF  FALL       1
I__813/O                                      LocalMux                     309              2316   +INF  FALL       1
I__816/I                                      InMux                          0              2316   +INF  FALL       1
I__816/O                                      InMux                        218              2534   +INF  FALL       1
sub_72_inv_0_i11_1_lut_2_lut_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              2534   +INF  FALL       1
sub_72_inv_0_i11_1_lut_2_lut_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              2823   +INF  FALL       1
I__802/I                                      LocalMux                       0              2823   +INF  FALL       1
I__802/O                                      LocalMux                     309              3132   +INF  FALL       1
I__803/I                                      InMux                          0              3132   +INF  FALL       1
I__803/O                                      InMux                        218              3350   +INF  FALL       1
I__804/I                                      CascadeMux                     0              3350   +INF  FALL       1
I__804/O                                      CascadeMux                     0              3350   +INF  FALL       1
sub_72_add_2_12_lut_LC_5_9_2/in2              LogicCell40_SEQ_MODE_0000      0              3350   +INF  FALL       1
sub_72_add_2_12_lut_LC_5_9_2/lcout            LogicCell40_SEQ_MODE_0000    352              3701   +INF  FALL       1
I__698/I                                      Odrv4                          0              3701   +INF  FALL       1
I__698/O                                      Odrv4                        373              4074   +INF  FALL       1
I__699/I                                      Span4Mux_v                     0              4074   +INF  FALL       1
I__699/O                                      Span4Mux_v                   373              4447   +INF  FALL       1
I__700/I                                      LocalMux                       0              4447   +INF  FALL       1
I__700/O                                      LocalMux                     309              4756   +INF  FALL       1
I__701/I                                      InMux                          0              4756   +INF  FALL       1
I__701/O                                      InMux                        218              4974   +INF  FALL       1
t0off_i0_i10_LC_3_7_1/in0                     LogicCell40_SEQ_MODE_1000      0              4974   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[10]
Path End         : t0on_i0_i9_LC_3_10_2/in0
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4525
---------------------------------------   ---- 
End-of-path arrival time (ps)             4525
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[10]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_10_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__423/I                                    Odrv12                         0               974   +INF  FALL       1
I__423/O                                    Odrv12                       541              1515   +INF  FALL       1
I__424/I                                    Sp12to4                        0              1515   +INF  FALL       1
I__424/O                                    Sp12to4                      450              1965   +INF  FALL       1
I__426/I                                    Span4Mux_v                     0              1965   +INF  FALL       1
I__426/O                                    Span4Mux_v                   373              2338   +INF  FALL       1
I__428/I                                    Span4Mux_v                     0              2338   +INF  FALL       1
I__428/O                                    Span4Mux_v                   373              2711   +INF  FALL       1
I__430/I                                    LocalMux                       0              2711   +INF  FALL       1
I__430/O                                    LocalMux                     309              3020   +INF  FALL       1
I__433/I                                    InMux                          0              3020   +INF  FALL       1
I__433/O                                    InMux                        218              3238   +INF  FALL       1
i550_2_lut_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_0000      0              3238   +INF  FALL       1
i550_2_lut_LC_1_10_6/lcout                  LogicCell40_SEQ_MODE_0000    387              3625   +INF  FALL       2
I__702/I                                    Odrv4                          0              3625   +INF  FALL       1
I__702/O                                    Odrv4                        373              3998   +INF  FALL       1
I__704/I                                    LocalMux                       0              3998   +INF  FALL       1
I__704/O                                    LocalMux                     309              4307   +INF  FALL       1
I__706/I                                    InMux                          0              4307   +INF  FALL       1
I__706/O                                    InMux                        218              4525   +INF  FALL       1
t0on_i0_i9_LC_3_10_2/in0                    LogicCell40_SEQ_MODE_1000      0              4525   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[10]
Path End         : t0off_i0_i9_LC_5_7_2/in1
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6275
---------------------------------------   ---- 
End-of-path arrival time (ps)             6275
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[10]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_10_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_10_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_10_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__423/I                                     Odrv12                         0               924   +INF  FALL       1
I__423/O                                     Odrv12                       541              1465   +INF  FALL       1
I__425/I                                     Sp12to4                        0              1465   +INF  FALL       1
I__425/O                                     Sp12to4                      450              1915   +INF  FALL       1
I__427/I                                     Span4Mux_v                     0              1915   +INF  FALL       1
I__427/O                                     Span4Mux_v                   373              2288   +INF  FALL       1
I__429/I                                     LocalMux                       0              2288   +INF  FALL       1
I__429/O                                     LocalMux                     309              2598   +INF  FALL       1
I__431/I                                     InMux                          0              2598   +INF  FALL       1
I__431/O                                     InMux                        218              2816   +INF  FALL       1
sub_72_inv_0_i10_1_lut_2_lut_LC_3_8_5/in3    LogicCell40_SEQ_MODE_0000      0              2816   +INF  FALL       1
sub_72_inv_0_i10_1_lut_2_lut_LC_3_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3104   +INF  FALL       1
I__721/I                                     Odrv12                         0              3104   +INF  FALL       1
I__721/O                                     Odrv12                       541              3645   +INF  FALL       1
I__722/I                                     Sp12to4                        0              3645   +INF  FALL       1
I__722/O                                     Sp12to4                      450              4095   +INF  FALL       1
I__723/I                                     Span4Mux_v                     0              4095   +INF  FALL       1
I__723/O                                     Span4Mux_v                   373              4468   +INF  FALL       1
I__724/I                                     LocalMux                       0              4468   +INF  FALL       1
I__724/O                                     LocalMux                     309              4777   +INF  FALL       1
I__725/I                                     InMux                          0              4777   +INF  FALL       1
I__725/O                                     InMux                        218              4995   +INF  FALL       1
sub_72_add_2_11_lut_LC_5_9_1/in1             LogicCell40_SEQ_MODE_0000      0              4995   +INF  FALL       1
sub_72_add_2_11_lut_LC_5_9_1/lcout           LogicCell40_SEQ_MODE_0000    380              5375   +INF  FALL       1
I__710/I                                     Odrv4                          0              5375   +INF  FALL       1
I__710/O                                     Odrv4                        373              5748   +INF  FALL       1
I__711/I                                     LocalMux                       0              5748   +INF  FALL       1
I__711/O                                     LocalMux                     309              6057   +INF  FALL       1
I__712/I                                     InMux                          0              6057   +INF  FALL       1
I__712/O                                     InMux                        218              6275   +INF  FALL       1
t0off_i0_i9_LC_5_7_2/in1                     LogicCell40_SEQ_MODE_1000      0              6275   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[9]
Path End         : t0on_i0_i8_LC_2_8_2/in1
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3231
---------------------------------------   ---- 
End-of-path arrival time (ps)             3231
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[9]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_9_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1079/I                                  Odrv12                         0               974   +INF  FALL       1
I__1079/O                                  Odrv12                       541              1515   +INF  FALL       1
I__1081/I                                  LocalMux                       0              1515   +INF  FALL       1
I__1081/O                                  LocalMux                     309              1825   +INF  FALL       1
I__1084/I                                  InMux                          0              1825   +INF  FALL       1
I__1084/O                                  InMux                        218              2043   +INF  FALL       1
i545_2_lut_LC_2_11_5/in3                   LogicCell40_SEQ_MODE_0000      0              2043   +INF  FALL       1
i545_2_lut_LC_2_11_5/lcout                 LogicCell40_SEQ_MODE_0000    288              2331   +INF  FALL       2
I__713/I                                   Odrv4                          0              2331   +INF  FALL       1
I__713/O                                   Odrv4                        373              2704   +INF  FALL       1
I__715/I                                   LocalMux                       0              2704   +INF  FALL       1
I__715/O                                   LocalMux                     309              3013   +INF  FALL       1
I__717/I                                   InMux                          0              3013   +INF  FALL       1
I__717/O                                   InMux                        218              3231   +INF  FALL       1
t0on_i0_i8_LC_2_8_2/in1                    LogicCell40_SEQ_MODE_1000      0              3231   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[9]
Path End         : t0off_i0_i8_LC_5_6_2/in1
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             4601
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[9]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_9_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_9_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_9_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1079/I                                    Odrv12                         0               924   +INF  FALL       1
I__1079/O                                    Odrv12                       541              1465   +INF  FALL       1
I__1082/I                                    LocalMux                       0              1465   +INF  FALL       1
I__1082/O                                    LocalMux                     309              1775   +INF  FALL       1
I__1086/I                                    InMux                          0              1775   +INF  FALL       1
I__1086/O                                    InMux                        218              1993   +INF  FALL       1
sub_72_inv_0_i9_1_lut_2_lut_LC_5_11_1/in3    LogicCell40_SEQ_MODE_0000      0              1993   +INF  FALL       1
sub_72_inv_0_i9_1_lut_2_lut_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              2281   +INF  FALL       1
I__1075/I                                    Odrv4                          0              2281   +INF  FALL       1
I__1075/O                                    Odrv4                        373              2654   +INF  FALL       1
I__1076/I                                    LocalMux                       0              2654   +INF  FALL       1
I__1076/O                                    LocalMux                     309              2963   +INF  FALL       1
I__1077/I                                    InMux                          0              2963   +INF  FALL       1
I__1077/O                                    InMux                        218              3181   +INF  FALL       1
I__1078/I                                    CascadeMux                     0              3181   +INF  FALL       1
I__1078/O                                    CascadeMux                     0              3181   +INF  FALL       1
sub_72_add_2_10_lut_LC_5_9_0/in2             LogicCell40_SEQ_MODE_0000      0              3181   +INF  FALL       1
sub_72_add_2_10_lut_LC_5_9_0/lcout           LogicCell40_SEQ_MODE_0000    352              3533   +INF  FALL       1
I__727/I                                     Odrv12                         0              3533   +INF  FALL       1
I__727/O                                     Odrv12                       541              4074   +INF  FALL       1
I__728/I                                     LocalMux                       0              4074   +INF  FALL       1
I__728/O                                     LocalMux                     309              4384   +INF  FALL       1
I__729/I                                     InMux                          0              4384   +INF  FALL       1
I__729/O                                     InMux                        218              4601   +INF  FALL       1
t0off_i0_i8_LC_5_6_2/in1                     LogicCell40_SEQ_MODE_1000      0              4601   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[8]
Path End         : t0off_i0_i7_LC_3_7_4/in1
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5636
---------------------------------------   ---- 
End-of-path arrival time (ps)             5636
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[8]                                      CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_8_iopad/DOUT             IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_8_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_8_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__786/I                                     Odrv4                          0               974   +INF  FALL       1
I__786/O                                     Odrv4                        373              1347   +INF  FALL       1
I__788/I                                     Span4Mux_v                     0              1347   +INF  FALL       1
I__788/O                                     Span4Mux_v                   373              1719   +INF  FALL       1
I__790/I                                     Span4Mux_h                     0              1719   +INF  FALL       1
I__790/O                                     Span4Mux_h                   316              2036   +INF  FALL       1
I__793/I                                     Span4Mux_h                     0              2036   +INF  FALL       1
I__793/O                                     Span4Mux_h                   316              2352   +INF  FALL       1
I__797/I                                     LocalMux                       0              2352   +INF  FALL       1
I__797/O                                     LocalMux                     309              2662   +INF  FALL       1
I__799/I                                     InMux                          0              2662   +INF  FALL       1
I__799/O                                     InMux                        218              2880   +INF  FALL       1
sub_72_inv_0_i8_1_lut_2_lut_LC_5_10_6/in3    LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
sub_72_inv_0_i8_1_lut_2_lut_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3168   +INF  FALL       1
I__782/I                                     Odrv4                          0              3168   +INF  FALL       1
I__782/O                                     Odrv4                        373              3541   +INF  FALL       1
I__783/I                                     LocalMux                       0              3541   +INF  FALL       1
I__783/O                                     LocalMux                     309              3850   +INF  FALL       1
I__784/I                                     InMux                          0              3850   +INF  FALL       1
I__784/O                                     InMux                        218              4068   +INF  FALL       1
I__785/I                                     CascadeMux                     0              4068   +INF  FALL       1
I__785/O                                     CascadeMux                     0              4068   +INF  FALL       1
sub_72_add_2_9_lut_LC_5_8_7/in2              LogicCell40_SEQ_MODE_0000      0              4068   +INF  FALL       1
sub_72_add_2_9_lut_LC_5_8_7/lcout            LogicCell40_SEQ_MODE_0000    352              4419   +INF  FALL       1
I__738/I                                     Odrv4                          0              4419   +INF  FALL       1
I__738/O                                     Odrv4                        373              4792   +INF  FALL       1
I__739/I                                     Span4Mux_h                     0              4792   +INF  FALL       1
I__739/O                                     Span4Mux_h                   316              5109   +INF  FALL       1
I__740/I                                     LocalMux                       0              5109   +INF  FALL       1
I__740/O                                     LocalMux                     309              5418   +INF  FALL       1
I__741/I                                     InMux                          0              5418   +INF  FALL       1
I__741/O                                     InMux                        218              5636   +INF  FALL       1
t0off_i0_i7_LC_3_7_4/in1                     LogicCell40_SEQ_MODE_1000      0              5636   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[8]
Path End         : t0on_i0_i7_LC_3_9_1/in0
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3701
---------------------------------------   ---- 
End-of-path arrival time (ps)             3701
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[8]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_8_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__787/I                                   Odrv4                          0               924   +INF  FALL       1
I__787/O                                   Odrv4                        373              1297   +INF  FALL       1
I__789/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__789/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__791/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__791/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__794/I                                   LocalMux                       0              1986   +INF  FALL       1
I__794/O                                   LocalMux                     309              2295   +INF  FALL       1
I__798/I                                   InMux                          0              2295   +INF  FALL       1
I__798/O                                   InMux                        218              2513   +INF  FALL       1
i536_2_lut_LC_3_11_6/in3                   LogicCell40_SEQ_MODE_0000      0              2513   +INF  FALL       1
i536_2_lut_LC_3_11_6/lcout                 LogicCell40_SEQ_MODE_0000    288              2801   +INF  FALL       2
I__730/I                                   Odrv4                          0              2801   +INF  FALL       1
I__730/O                                   Odrv4                        373              3174   +INF  FALL       1
I__732/I                                   LocalMux                       0              3174   +INF  FALL       1
I__732/O                                   LocalMux                     309              3483   +INF  FALL       1
I__734/I                                   InMux                          0              3483   +INF  FALL       1
I__734/O                                   InMux                        218              3701   +INF  FALL       1
t0on_i0_i7_LC_3_9_1/in0                    LogicCell40_SEQ_MODE_1000      0              3701   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[7]
Path End         : t0on_i0_i6_LC_3_10_5/in2
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4232
---------------------------------------   ---- 
End-of-path arrival time (ps)             4232
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[7]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_7_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DCNT_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DCNT_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__540/I                                   Odrv12                         0              1054   +INF  FALL       1
I__540/O                                   Odrv12                       541              1595   +INF  FALL       1
I__542/I                                   Sp12to4                        0              1595   +INF  FALL       1
I__542/O                                   Sp12to4                      450              2045   +INF  FALL       1
I__544/I                                   Span4Mux_v                     0              2045   +INF  FALL       1
I__544/O                                   Span4Mux_v                   373              2418   +INF  FALL       1
I__546/I                                   Span4Mux_v                     0              2418   +INF  FALL       1
I__546/O                                   Span4Mux_v                   373              2791   +INF  FALL       1
I__549/I                                   LocalMux                       0              2791   +INF  FALL       1
I__549/O                                   LocalMux                     309              3100   +INF  FALL       1
I__552/I                                   InMux                          0              3100   +INF  FALL       1
I__552/O                                   InMux                        218              3318   +INF  FALL       1
i539_2_lut_LC_3_11_4/in0                   LogicCell40_SEQ_MODE_0000      0              3318   +INF  FALL       1
i539_2_lut_LC_3_11_4/lcout                 LogicCell40_SEQ_MODE_0000    387              3705   +INF  FALL       2
I__742/I                                   LocalMux                       0              3705   +INF  FALL       1
I__742/O                                   LocalMux                     309              4014   +INF  FALL       1
I__744/I                                   InMux                          0              4014   +INF  FALL       1
I__744/O                                   InMux                        218              4232   +INF  FALL       1
I__746/I                                   CascadeMux                     0              4232   +INF  FALL       1
I__746/O                                   CascadeMux                     0              4232   +INF  FALL       1
t0on_i0_i6_LC_3_10_5/in2                   LogicCell40_SEQ_MODE_1000      0              4232   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[7]
Path End         : t0off_i0_i6_LC_5_6_1/in0
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6172
---------------------------------------   ---- 
End-of-path arrival time (ps)             6172
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[7]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_7_iopad/DOUT             IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DCNT_7_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DCNT_7_preio/DIN0             PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__540/I                                     Odrv12                         0              1004   +INF  FALL       1
I__540/O                                     Odrv12                       541              1545   +INF  FALL       1
I__542/I                                     Sp12to4                        0              1545   +INF  FALL       1
I__542/O                                     Sp12to4                      450              1995   +INF  FALL       1
I__544/I                                     Span4Mux_v                     0              1995   +INF  FALL       1
I__544/O                                     Span4Mux_v                   373              2368   +INF  FALL       1
I__546/I                                     Span4Mux_v                     0              2368   +INF  FALL       1
I__546/O                                     Span4Mux_v                   373              2741   +INF  FALL       1
I__549/I                                     LocalMux                       0              2741   +INF  FALL       1
I__549/O                                     LocalMux                     309              3050   +INF  FALL       1
I__553/I                                     InMux                          0              3050   +INF  FALL       1
I__553/O                                     InMux                        218              3268   +INF  FALL       1
sub_72_inv_0_i7_1_lut_2_lut_LC_3_11_7/in1    LogicCell40_SEQ_MODE_0000      0              3268   +INF  FALL       1
sub_72_inv_0_i7_1_lut_2_lut_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_0000    380              3648   +INF  FALL       1
I__754/I                                     Odrv4                          0              3648   +INF  FALL       1
I__754/O                                     Odrv4                        373              4021   +INF  FALL       1
I__755/I                                     Span4Mux_v                     0              4021   +INF  FALL       1
I__755/O                                     Span4Mux_v                   373              4393   +INF  FALL       1
I__756/I                                     LocalMux                       0              4393   +INF  FALL       1
I__756/O                                     LocalMux                     309              4703   +INF  FALL       1
I__757/I                                     InMux                          0              4703   +INF  FALL       1
I__757/O                                     InMux                        218              4921   +INF  FALL       1
I__758/I                                     CascadeMux                     0              4921   +INF  FALL       1
I__758/O                                     CascadeMux                     0              4921   +INF  FALL       1
sub_72_add_2_8_lut_LC_5_8_6/in2              LogicCell40_SEQ_MODE_0000      0              4921   +INF  FALL       1
sub_72_add_2_8_lut_LC_5_8_6/lcout            LogicCell40_SEQ_MODE_0000    352              5272   +INF  FALL       1
I__751/I                                     Odrv4                          0              5272   +INF  FALL       1
I__751/O                                     Odrv4                        373              5645   +INF  FALL       1
I__752/I                                     LocalMux                       0              5645   +INF  FALL       1
I__752/O                                     LocalMux                     309              5954   +INF  FALL       1
I__753/I                                     InMux                          0              5954   +INF  FALL       1
I__753/O                                     InMux                        218              6172   +INF  FALL       1
t0off_i0_i6_LC_5_6_1/in0                     LogicCell40_SEQ_MODE_1000      0              6172   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[6]
Path End         : t0on_i0_i5_LC_2_8_6/in1
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3941
---------------------------------------   ---- 
End-of-path arrival time (ps)             3941
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[6]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_6_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__228/I                                   Odrv12                         0               974   +INF  FALL       1
I__228/O                                   Odrv12                       541              1515   +INF  FALL       1
I__229/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__229/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__230/I                                   LocalMux                       0              2057   +INF  FALL       1
I__230/O                                   LocalMux                     309              2366   +INF  FALL       1
I__232/I                                   InMux                          0              2366   +INF  FALL       1
I__232/O                                   InMux                        218              2584   +INF  FALL       1
i542_2_lut_LC_2_6_0/in3                    LogicCell40_SEQ_MODE_0000      0              2584   +INF  FALL       1
i542_2_lut_LC_2_6_0/lcout                  LogicCell40_SEQ_MODE_0000    288              2873   +INF  FALL       2
I__759/I                                   Odrv12                         0              2873   +INF  FALL       1
I__759/O                                   Odrv12                       541              3414   +INF  FALL       1
I__761/I                                   LocalMux                       0              3414   +INF  FALL       1
I__761/O                                   LocalMux                     309              3723   +INF  FALL       1
I__763/I                                   InMux                          0              3723   +INF  FALL       1
I__763/O                                   InMux                        218              3941   +INF  FALL       1
t0on_i0_i5_LC_2_8_6/in1                    LogicCell40_SEQ_MODE_1000      0              3941   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[6]
Path End         : t0off_i0_i5_LC_5_6_0/in1
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5375
---------------------------------------   ---- 
End-of-path arrival time (ps)             5375
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[6]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_6_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_6_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_6_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__228/I                                    Odrv12                         0               924   +INF  FALL       1
I__228/O                                    Odrv12                       541              1465   +INF  FALL       1
I__229/I                                    Span12Mux_v                    0              1465   +INF  FALL       1
I__229/O                                    Span12Mux_v                  541              2007   +INF  FALL       1
I__230/I                                    LocalMux                       0              2007   +INF  FALL       1
I__230/O                                    LocalMux                     309              2316   +INF  FALL       1
I__233/I                                    InMux                          0              2316   +INF  FALL       1
I__233/O                                    InMux                        218              2534   +INF  FALL       1
sub_72_inv_0_i6_1_lut_2_lut_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              2534   +INF  FALL       1
sub_72_inv_0_i6_1_lut_2_lut_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              2823   +INF  FALL       1
I__778/I                                    Odrv4                          0              2823   +INF  FALL       1
I__778/O                                    Odrv4                        373              3195   +INF  FALL       1
I__779/I                                    Span4Mux_v                     0              3195   +INF  FALL       1
I__779/O                                    Span4Mux_v                   373              3568   +INF  FALL       1
I__780/I                                    LocalMux                       0              3568   +INF  FALL       1
I__780/O                                    LocalMux                     309              3877   +INF  FALL       1
I__781/I                                    InMux                          0              3877   +INF  FALL       1
I__781/O                                    InMux                        218              4095   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/in1             LogicCell40_SEQ_MODE_0000      0              4095   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_0000    380              4475   +INF  FALL       1
I__767/I                                    Odrv4                          0              4475   +INF  FALL       1
I__767/O                                    Odrv4                        373              4848   +INF  FALL       1
I__768/I                                    LocalMux                       0              4848   +INF  FALL       1
I__768/O                                    LocalMux                     309              5157   +INF  FALL       1
I__769/I                                    InMux                          0              5157   +INF  FALL       1
I__769/O                                    InMux                        218              5375   +INF  FALL       1
t0off_i0_i5_LC_5_6_0/in1                    LogicCell40_SEQ_MODE_1000      0              5375   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[5]
Path End         : t0off_i0_i4_LC_3_7_6/in1
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5692
---------------------------------------   ---- 
End-of-path arrival time (ps)             5692
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[5]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_5_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__821/I                                   Odrv4                          0               974   +INF  FALL       1
I__821/O                                   Odrv4                        373              1347   +INF  FALL       1
I__823/I                                   Span4Mux_v                     0              1347   +INF  FALL       1
I__823/O                                   Span4Mux_v                   373              1719   +INF  FALL       1
I__825/I                                   Span4Mux_h                     0              1719   +INF  FALL       1
I__825/O                                   Span4Mux_h                   316              2036   +INF  FALL       1
I__828/I                                   Span4Mux_h                     0              2036   +INF  FALL       1
I__828/O                                   Span4Mux_h                   316              2352   +INF  FALL       1
I__832/I                                   LocalMux                       0              2352   +INF  FALL       1
I__832/O                                   LocalMux                     309              2662   +INF  FALL       1
I__833/I                                   InMux                          0              2662   +INF  FALL       1
I__833/O                                   InMux                        218              2880   +INF  FALL       1
i453_1_lut_2_lut_LC_5_10_2/in3             LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
i453_1_lut_2_lut_LC_5_10_2/lcout           LogicCell40_SEQ_MODE_0000    288              3168   +INF  FALL       1
I__817/I                                   Odrv4                          0              3168   +INF  FALL       1
I__817/O                                   Odrv4                        373              3541   +INF  FALL       1
I__818/I                                   LocalMux                       0              3541   +INF  FALL       1
I__818/O                                   LocalMux                     309              3850   +INF  FALL       1
I__819/I                                   InMux                          0              3850   +INF  FALL       1
I__819/O                                   InMux                        218              4068   +INF  FALL       1
I__820/I                                   CascadeMux                     0              4068   +INF  FALL       1
I__820/O                                   CascadeMux                     0              4068   +INF  FALL       1
sub_72_add_2_6_lut_LC_5_8_4/in2            LogicCell40_SEQ_MODE_0000      0              4068   +INF  FALL       1
sub_72_add_2_6_lut_LC_5_8_4/lcout          LogicCell40_SEQ_MODE_0000    352              4419   +INF  FALL       1
I__555/I                                   Odrv4                          0              4419   +INF  FALL       1
I__555/O                                   Odrv4                        373              4792   +INF  FALL       1
I__556/I                                   Span4Mux_v                     0              4792   +INF  FALL       1
I__556/O                                   Span4Mux_v                   373              5165   +INF  FALL       1
I__557/I                                   LocalMux                       0              5165   +INF  FALL       1
I__557/O                                   LocalMux                     309              5474   +INF  FALL       1
I__558/I                                   InMux                          0              5474   +INF  FALL       1
I__558/O                                   InMux                        218              5692   +INF  FALL       1
t0off_i0_i4_LC_3_7_6/in1                   LogicCell40_SEQ_MODE_1000      0              5692   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[4]
Path End         : t0off_i0_i3_LC_5_7_7/in3
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5544
---------------------------------------   ---- 
End-of-path arrival time (ps)             5544
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[4]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_4_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__435/I                                   Odrv4                          0               974   +INF  FALL       1
I__435/O                                   Odrv4                        373              1347   +INF  FALL       1
I__437/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__437/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__439/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__439/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__441/I                                   LocalMux                       0              2036   +INF  FALL       1
I__441/O                                   LocalMux                     309              2345   +INF  FALL       1
I__445/I                                   InMux                          0              2345   +INF  FALL       1
I__445/O                                   InMux                        218              2563   +INF  FALL       1
i455_1_lut_2_lut_LC_3_8_4/in3              LogicCell40_SEQ_MODE_0000      0              2563   +INF  FALL       1
i455_1_lut_2_lut_LC_3_8_4/lcout            LogicCell40_SEQ_MODE_0000    288              2851   +INF  FALL       1
I__570/I                                   Odrv12                         0              2851   +INF  FALL       1
I__570/O                                   Odrv12                       541              3393   +INF  FALL       1
I__571/I                                   LocalMux                       0              3393   +INF  FALL       1
I__571/O                                   LocalMux                     309              3702   +INF  FALL       1
I__572/I                                   InMux                          0              3702   +INF  FALL       1
I__572/O                                   InMux                        218              3920   +INF  FALL       1
I__573/I                                   CascadeMux                     0              3920   +INF  FALL       1
I__573/O                                   CascadeMux                     0              3920   +INF  FALL       1
sub_72_add_2_5_lut_LC_5_8_3/in2            LogicCell40_SEQ_MODE_0000      0              3920   +INF  FALL       1
sub_72_add_2_5_lut_LC_5_8_3/lcout          LogicCell40_SEQ_MODE_0000    352              4272   +INF  FALL       1
I__566/I                                   Odrv4                          0              4272   +INF  FALL       1
I__566/O                                   Odrv4                        373              4644   +INF  FALL       1
I__567/I                                   Span4Mux_v                     0              4644   +INF  FALL       1
I__567/O                                   Span4Mux_v                   373              5017   +INF  FALL       1
I__568/I                                   LocalMux                       0              5017   +INF  FALL       1
I__568/O                                   LocalMux                     309              5326   +INF  FALL       1
I__569/I                                   InMux                          0              5326   +INF  FALL       1
I__569/O                                   InMux                        218              5544   +INF  FALL       1
t0off_i0_i3_LC_5_7_7/in3                   LogicCell40_SEQ_MODE_1000      0              5544   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[4]
Path End         : t0on_i0_i3_LC_3_9_3/in0
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4074
---------------------------------------   ---- 
End-of-path arrival time (ps)             4074
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[4]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_4_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__435/I                                   Odrv4                          0               924   +INF  FALL       1
I__435/O                                   Odrv4                        373              1297   +INF  FALL       1
I__437/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__437/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__439/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__439/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__443/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__443/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__447/I                                   LocalMux                       0              2358   +INF  FALL       1
I__447/O                                   LocalMux                     309              2668   +INF  FALL       1
I__450/I                                   InMux                          0              2668   +INF  FALL       1
I__450/O                                   InMux                        218              2886   +INF  FALL       1
i1_2_lut_LC_3_11_3/in3                     LogicCell40_SEQ_MODE_0000      0              2886   +INF  FALL       1
i1_2_lut_LC_3_11_3/lcout                   LogicCell40_SEQ_MODE_0000    288              3174   +INF  FALL       2
I__559/I                                   Odrv4                          0              3174   +INF  FALL       1
I__559/O                                   Odrv4                        373              3547   +INF  FALL       1
I__560/I                                   LocalMux                       0              3547   +INF  FALL       1
I__560/O                                   LocalMux                     309              3856   +INF  FALL       1
I__562/I                                   InMux                          0              3856   +INF  FALL       1
I__562/O                                   InMux                        218              4074   +INF  FALL       1
t0on_i0_i3_LC_3_9_3/in0                    LogicCell40_SEQ_MODE_1000      0              4074   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[3]
Path End         : t0on_i0_i2_LC_3_10_1/in1
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3681
---------------------------------------   ---- 
End-of-path arrival time (ps)             3681
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[3]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_3_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__937/I                                   Odrv12                         0               974   +INF  FALL       1
I__937/O                                   Odrv12                       541              1515   +INF  FALL       1
I__940/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__940/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__944/I                                   Span4Mux_v                     0              1965   +INF  FALL       1
I__944/O                                   Span4Mux_v                   373              2338   +INF  FALL       1
I__948/I                                   LocalMux                       0              2338   +INF  FALL       1
I__948/O                                   LocalMux                     309              2648   +INF  FALL       1
I__952/I                                   InMux                          0              2648   +INF  FALL       1
I__952/O                                   InMux                        218              2866   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/in3               LogicCell40_SEQ_MODE_0000      0              2866   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/lcout             LogicCell40_SEQ_MODE_0000    288              3154   +INF  FALL       2
I__579/I                                   LocalMux                       0              3154   +INF  FALL       1
I__579/O                                   LocalMux                     309              3463   +INF  FALL       1
I__581/I                                   InMux                          0              3463   +INF  FALL       1
I__581/O                                   InMux                        218              3681   +INF  FALL       1
t0on_i0_i2_LC_3_10_1/in1                   LogicCell40_SEQ_MODE_1000      0              3681   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[3]
Path End         : t0off_i0_i2_LC_3_7_2/in3
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6001
---------------------------------------   ---- 
End-of-path arrival time (ps)             6001
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[3]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_3_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__937/I                                   Odrv12                         0               924   +INF  FALL       1
I__937/O                                   Odrv12                       541              1465   +INF  FALL       1
I__940/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__940/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__944/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__944/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__948/I                                   LocalMux                       0              2288   +INF  FALL       1
I__948/O                                   LocalMux                     309              2598   +INF  FALL       1
I__952/I                                   InMux                          0              2598   +INF  FALL       1
I__952/O                                   InMux                        218              2816   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/in3               LogicCell40_SEQ_MODE_0000      0              2816   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/lcout             LogicCell40_SEQ_MODE_0000    288              3104   +INF  FALL       2
I__580/I                                   Odrv4                          0              3104   +INF  FALL       1
I__580/O                                   Odrv4                        373              3476   +INF  FALL       1
I__582/I                                   Span4Mux_v                     0              3476   +INF  FALL       1
I__582/O                                   Span4Mux_v                   373              3849   +INF  FALL       1
I__583/I                                   LocalMux                       0              3849   +INF  FALL       1
I__583/O                                   LocalMux                     309              4159   +INF  FALL       1
I__584/I                                   InMux                          0              4159   +INF  FALL       1
I__584/O                                   InMux                        218              4376   +INF  FALL       1
I__585/I                                   CascadeMux                     0              4376   +INF  FALL       1
I__585/O                                   CascadeMux                     0              4376   +INF  FALL       1
sub_72_add_2_4_lut_LC_5_8_2/in2            LogicCell40_SEQ_MODE_0000      0              4376   +INF  FALL       1
sub_72_add_2_4_lut_LC_5_8_2/lcout          LogicCell40_SEQ_MODE_0000    352              4728   +INF  FALL       1
I__575/I                                   Odrv4                          0              4728   +INF  FALL       1
I__575/O                                   Odrv4                        373              5101   +INF  FALL       1
I__576/I                                   Span4Mux_v                     0              5101   +INF  FALL       1
I__576/O                                   Span4Mux_v                   373              5473   +INF  FALL       1
I__577/I                                   LocalMux                       0              5473   +INF  FALL       1
I__577/O                                   LocalMux                     309              5783   +INF  FALL       1
I__578/I                                   InMux                          0              5783   +INF  FALL       1
I__578/O                                   InMux                        218              6001   +INF  FALL       1
t0off_i0_i2_LC_3_7_2/in3                   LogicCell40_SEQ_MODE_1000      0              6001   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[2]
Path End         : t0on_i0_i1_LC_2_8_1/in0
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4223
---------------------------------------   ---- 
End-of-path arrival time (ps)             4223
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[2]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_2_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__333/I                                   Odrv12                         0               974   +INF  FALL       1
I__333/O                                   Odrv12                       541              1515   +INF  FALL       1
I__334/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__334/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__335/I                                   Sp12to4                        0              2057   +INF  FALL       1
I__335/O                                   Sp12to4                      450              2507   +INF  FALL       1
I__337/I                                   LocalMux                       0              2507   +INF  FALL       1
I__337/O                                   LocalMux                     309              2816   +INF  FALL       1
I__339/I                                   InMux                          0              2816   +INF  FALL       1
I__339/O                                   InMux                        218              3034   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/in3                LogicCell40_SEQ_MODE_0000      0              3034   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/lcout              LogicCell40_SEQ_MODE_0000    288              3323   +INF  FALL       2
I__593/I                                   Odrv4                          0              3323   +INF  FALL       1
I__593/O                                   Odrv4                        373              3695   +INF  FALL       1
I__594/I                                   LocalMux                       0              3695   +INF  FALL       1
I__594/O                                   LocalMux                     309              4005   +INF  FALL       1
I__596/I                                   InMux                          0              4005   +INF  FALL       1
I__596/O                                   InMux                        218              4223   +INF  FALL       1
t0on_i0_i1_LC_2_8_1/in0                    LogicCell40_SEQ_MODE_1000      0              4223   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[2]
Path End         : t0off_i0_i1_LC_5_7_6/in0
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5741
---------------------------------------   ---- 
End-of-path arrival time (ps)             5741
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[2]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_2_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__333/I                                   Odrv12                         0               924   +INF  FALL       1
I__333/O                                   Odrv12                       541              1465   +INF  FALL       1
I__334/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__334/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__335/I                                   Sp12to4                        0              2007   +INF  FALL       1
I__335/O                                   Sp12to4                      450              2457   +INF  FALL       1
I__337/I                                   LocalMux                       0              2457   +INF  FALL       1
I__337/O                                   LocalMux                     309              2766   +INF  FALL       1
I__339/I                                   InMux                          0              2766   +INF  FALL       1
I__339/O                                   InMux                        218              2984   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/in3                LogicCell40_SEQ_MODE_0000      0              2984   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/lcout              LogicCell40_SEQ_MODE_0000    288              3273   +INF  FALL       2
I__593/I                                   Odrv4                          0              3273   +INF  FALL       1
I__593/O                                   Odrv4                        373              3645   +INF  FALL       1
I__595/I                                   Span4Mux_v                     0              3645   +INF  FALL       1
I__595/O                                   Span4Mux_v                   373              4018   +INF  FALL       1
I__597/I                                   Span4Mux_h                     0              4018   +INF  FALL       1
I__597/O                                   Span4Mux_h                   316              4334   +INF  FALL       1
I__598/I                                   LocalMux                       0              4334   +INF  FALL       1
I__598/O                                   LocalMux                     309              4644   +INF  FALL       1
I__599/I                                   InMux                          0              4644   +INF  FALL       1
I__599/O                                   InMux                        218              4862   +INF  FALL       1
I__600/I                                   CascadeMux                     0              4862   +INF  FALL       1
I__600/O                                   CascadeMux                     0              4862   +INF  FALL       1
sub_72_add_2_3_lut_LC_5_8_1/in2            LogicCell40_SEQ_MODE_0000      0              4862   +INF  FALL       1
sub_72_add_2_3_lut_LC_5_8_1/lcout          LogicCell40_SEQ_MODE_0000    352              5213   +INF  FALL       1
I__591/I                                   LocalMux                       0              5213   +INF  FALL       1
I__591/O                                   LocalMux                     309              5523   +INF  FALL       1
I__592/I                                   InMux                          0              5523   +INF  FALL       1
I__592/O                                   InMux                        218              5741   +INF  FALL       1
t0off_i0_i1_LC_5_7_6/in0                   LogicCell40_SEQ_MODE_1000      0              5741   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[1]
Path End         : t0on_i0_i0_LC_3_9_5/in0
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4595
---------------------------------------   ---- 
End-of-path arrival time (ps)             4595
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[1]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_1_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__346/I                                   Odrv12                         0               974   +INF  FALL       1
I__346/O                                   Odrv12                       541              1515   +INF  FALL       1
I__347/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__347/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__348/I                                   Sp12to4                        0              2057   +INF  FALL       1
I__348/O                                   Sp12to4                      450              2507   +INF  FALL       1
I__349/I                                   LocalMux                       0              2507   +INF  FALL       1
I__349/O                                   LocalMux                     309              2816   +INF  FALL       1
I__351/I                                   InMux                          0              2816   +INF  FALL       1
I__351/O                                   InMux                        218              3034   +INF  FALL       1
i544_2_lut_LC_1_5_1/in3                    LogicCell40_SEQ_MODE_0000      0              3034   +INF  FALL       1
i544_2_lut_LC_1_5_1/lcout                  LogicCell40_SEQ_MODE_0000    288              3323   +INF  FALL       3
I__602/I                                   Odrv4                          0              3323   +INF  FALL       1
I__602/O                                   Odrv4                        373              3695   +INF  FALL       1
I__605/I                                   Span4Mux_v                     0              3695   +INF  FALL       1
I__605/O                                   Span4Mux_v                   373              4068   +INF  FALL       1
I__607/I                                   LocalMux                       0              4068   +INF  FALL       1
I__607/O                                   LocalMux                     309              4377   +INF  FALL       1
I__609/I                                   InMux                          0              4377   +INF  FALL       1
I__609/O                                   InMux                        218              4595   +INF  FALL       1
t0on_i0_i0_LC_3_9_5/in0                    LogicCell40_SEQ_MODE_1000      0              4595   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[1]
Path End         : t0off_i0_i0_LC_5_7_4/in0
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5741
---------------------------------------   ---- 
End-of-path arrival time (ps)             5741
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[1]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_1_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_1_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_1_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__346/I                                    Odrv12                         0               924   +INF  FALL       1
I__346/O                                    Odrv12                       541              1465   +INF  FALL       1
I__347/I                                    Span12Mux_v                    0              1465   +INF  FALL       1
I__347/O                                    Span12Mux_v                  541              2007   +INF  FALL       1
I__348/I                                    Sp12to4                        0              2007   +INF  FALL       1
I__348/O                                    Sp12to4                      450              2457   +INF  FALL       1
I__350/I                                    Span4Mux_h                     0              2457   +INF  FALL       1
I__350/O                                    Span4Mux_h                   316              2773   +INF  FALL       1
I__352/I                                    LocalMux                       0              2773   +INF  FALL       1
I__352/O                                    LocalMux                     309              3083   +INF  FALL       1
I__353/I                                    InMux                          0              3083   +INF  FALL       1
I__353/O                                    InMux                        218              3301   +INF  FALL       1
sub_72_inv_0_i1_1_lut_2_lut_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              3301   +INF  FALL       1
sub_72_inv_0_i1_1_lut_2_lut_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              3589   +INF  FALL       1
I__614/I                                    Odrv4                          0              3589   +INF  FALL       1
I__614/O                                    Odrv4                        373              3962   +INF  FALL       1
I__615/I                                    Span4Mux_v                     0              3962   +INF  FALL       1
I__615/O                                    Span4Mux_v                   373              4334   +INF  FALL       1
I__616/I                                    LocalMux                       0              4334   +INF  FALL       1
I__616/O                                    LocalMux                     309              4644   +INF  FALL       1
I__617/I                                    InMux                          0              4644   +INF  FALL       1
I__617/O                                    InMux                        218              4862   +INF  FALL       1
I__618/I                                    CascadeMux                     0              4862   +INF  FALL       1
I__618/O                                    CascadeMux                     0              4862   +INF  FALL       1
sub_72_add_2_2_lut_LC_5_8_0/in2             LogicCell40_SEQ_MODE_0000      0              4862   +INF  FALL       1
sub_72_add_2_2_lut_LC_5_8_0/lcout           LogicCell40_SEQ_MODE_0000    352              5213   +INF  FALL       1
I__612/I                                    LocalMux                       0              5213   +INF  FALL       1
I__612/O                                    LocalMux                     309              5523   +INF  FALL       1
I__613/I                                    InMux                          0              5523   +INF  FALL       1
I__613/O                                    InMux                        218              5741   +INF  FALL       1
t0off_i0_i0_LC_5_7_4/in0                    LogicCell40_SEQ_MODE_1000      0              5741   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state0_i1_LC_1_8_1/sr
Capture Clock    : state0_i1_LC_1_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                    -160
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3846
---------------------------------------   ---- 
End-of-path arrival time (ps)             3846
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                  Odrv4                          0              1054   +INF  FALL       1
I__954/O                                  Odrv4                        373              1427   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2488   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2488   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2805   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2805   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3178   +INF  FALL       1
I__990/I                                  LocalMux                       0              3178   +INF  FALL       1
I__990/O                                  LocalMux                     309              3487   +INF  FALL       1
I__1004/I                                 SRMux                          0              3487   +INF  FALL       1
I__1004/O                                 SRMux                        359              3846   +INF  FALL       1
state0_i1_LC_1_8_1/sr                     LogicCell40_SEQ_MODE_1010      0              3846   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : cnt_148_157__i1_LC_1_7_3/sr
Capture Clock    : cnt_148_157__i1_LC_1_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                    -160
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
cnt_148_157__i1_LC_1_7_3/sr               LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : cnt_state_i0_LC_1_7_2/sr
Capture Clock    : cnt_state_i0_LC_1_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                    -160
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
cnt_state_i0_LC_1_7_2/sr                  LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : cnt_state_i1_LC_1_7_1/sr
Capture Clock    : cnt_state_i1_LC_1_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                    -160
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
cnt_state_i1_LC_1_7_1/sr                  LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state0_i0_LC_1_7_0/sr
Capture Clock    : state0_i0_LC_1_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                    -160
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
state0_i0_LC_1_7_0/sr                     LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : clk3_57_LC_1_6_7/in0
Capture Clock    : clk3_57_LC_1_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3059
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4394
---------------------------------------   ---- 
End-of-path arrival time (ps)             4394
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                  Odrv4                          0              1054   +INF  FALL       1
I__954/O                                  Odrv4                        373              1427   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2488   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2488   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2805   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2805   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3178   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3178   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3494   +INF  FALL       1
I__1007/I                                 Span4Mux_v                     0              3494   +INF  FALL       1
I__1007/O                                 Span4Mux_v                   373              3867   +INF  FALL       1
I__1016/I                                 LocalMux                       0              3867   +INF  FALL       1
I__1016/O                                 LocalMux                     309              4176   +INF  FALL       1
I__1019/I                                 InMux                          0              4176   +INF  FALL       1
I__1019/O                                 InMux                        218              4394   +INF  FALL       1
clk3_57_LC_1_6_7/in0                      LogicCell40_SEQ_MODE_1000      0              4394   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : t_clk_59_LC_1_6_5/in0
Capture Clock    : t_clk_59_LC_1_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3059
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4344
---------------------------------------   ---- 
End-of-path arrival time (ps)             4344
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1007/I                                 Span4Mux_v                     0              3444   +INF  FALL       1
I__1007/O                                 Span4Mux_v                   373              3817   +INF  FALL       1
I__1016/I                                 LocalMux                       0              3817   +INF  FALL       1
I__1016/O                                 LocalMux                     309              4126   +INF  FALL       1
I__1022/I                                 InMux                          0              4126   +INF  FALL       1
I__1022/O                                 InMux                        218              4344   +INF  FALL       1
t_clk_59_LC_1_6_5/in0                     LogicCell40_SEQ_MODE_1000      0              4344   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i15_LC_2_10_7/lcout
Path End         : t0on_i0_i15_LC_2_10_7/in0
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i15_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__364/I                     LocalMux                       0              3157   1069  FALL       1
I__364/O                     LocalMux                     309              3466   1069  FALL       1
I__366/I                     InMux                          0              3466   1069  FALL       1
I__366/O                     InMux                        218              3684   1069  FALL       1
t0on_i0_i15_LC_2_10_7/in0    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : state0_i1_LC_1_8_1/in3
Capture Clock    : state0_i1_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3776
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__632/I                  LocalMux                       0              3248   1069  FALL       1
I__632/O                  LocalMux                     309              3558   1069  FALL       1
I__642/I                  InMux                          0              3558   1069  FALL       1
I__642/O                  InMux                        218              3776   1069  FALL       1
state0_i1_LC_1_8_1/in3    LogicCell40_SEQ_MODE_1010      0              3776   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_148_157__i1_LC_1_7_3/lcout
Path End         : cnt_148_157__i1_LC_1_7_3/in3
Capture Clock    : cnt_148_157__i1_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_148_157__i1_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL       2
I__189/I                        LocalMux                       0              3438   1069  FALL       1
I__189/O                        LocalMux                     309              3748   1069  FALL       1
I__191/I                        InMux                          0              3748   1069  FALL       1
I__191/O                        InMux                        218              3966   1069  FALL       1
cnt_148_157__i1_LC_1_7_3/in3    LogicCell40_SEQ_MODE_1010      0              3966   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i0_LC_1_7_2/lcout
Path End         : cnt_state_i0_LC_1_7_2/in3
Capture Clock    : cnt_state_i0_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i0_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL       3
I__195/I                     LocalMux                       0              3438   1069  FALL       1
I__195/O                     LocalMux                     309              3748   1069  FALL       1
I__197/I                     InMux                          0              3748   1069  FALL       1
I__197/O                     InMux                        218              3966   1069  FALL       1
cnt_state_i0_LC_1_7_2/in3    LogicCell40_SEQ_MODE_1010      0              3966   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i1_LC_1_7_1/lcout
Path End         : cnt_state_i0_LC_1_7_2/in1
Capture Clock    : cnt_state_i0_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL       3
I__200/I                     LocalMux                       0              3438   1069  FALL       1
I__200/O                     LocalMux                     309              3748   1069  FALL       1
I__202/I                     InMux                          0              3748   1069  FALL       1
I__202/O                     InMux                        218              3966   1069  FALL       1
cnt_state_i0_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1010      0              3966   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : state0_i0_LC_1_7_0/in1
Capture Clock    : state0_i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__479/I                  LocalMux                       0              3438   1069  FALL       1
I__479/O                  LocalMux                     309              3748   1069  FALL       1
I__492/I                  InMux                          0              3748   1069  FALL       1
I__492/O                  InMux                        218              3966   1069  FALL       1
state0_i0_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1010      0              3966   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk3_57_LC_1_6_7/lcout
Path End         : clk3_57_LC_1_6_7/in3
Capture Clock    : clk3_57_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3059
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3059

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3059
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4127
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
clk3_57_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    541              3600   1069  FALL       2
I__205/I                LocalMux                       0              3600   1069  FALL       1
I__205/O                LocalMux                     309              3909   1069  FALL       1
I__207/I                InMux                          0              3909   1069  FALL       1
I__207/O                InMux                        218              4127   1069  FALL       1
clk3_57_LC_1_6_7/in3    LogicCell40_SEQ_MODE_1000      0              4127   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t_clk_59_LC_1_6_5/lcout
Path End         : t_clk_59_LC_1_6_5/in3
Capture Clock    : t_clk_59_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3059
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3059

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3059
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4127
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
t_clk_59_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3600   1069  FALL       2
I__248/I                 LocalMux                       0              3600   1069  FALL       1
I__248/O                 LocalMux                     309              3909   1069  FALL       1
I__250/I                 InMux                          0              3909   1069  FALL       1
I__250/O                 InMux                        218              4127   1069  FALL       1
t_clk_59_LC_1_6_5/in3    LogicCell40_SEQ_MODE_1000      0              4127   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i0_LC_1_7_2/lcout
Path End         : cnt_state_i1_LC_1_7_1/in0
Capture Clock    : cnt_state_i1_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i0_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL       3
I__195/I                     LocalMux                       0              3438   1069  FALL       1
I__195/O                     LocalMux                     309              3748   1069  FALL       1
I__198/I                     InMux                          0              3748   1069  FALL       1
I__198/O                     InMux                        218              3966   1069  FALL       1
cnt_state_i1_LC_1_7_1/in0    LogicCell40_SEQ_MODE_1010      0              3966   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i1_LC_1_7_1/lcout
Path End         : cnt_state_i1_LC_1_7_1/in2
Capture Clock    : cnt_state_i1_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL       3
I__200/I                     LocalMux                       0              3438   1069  FALL       1
I__200/O                     LocalMux                     309              3748   1069  FALL       1
I__203/I                     InMux                          0              3748   1069  FALL       1
I__203/O                     InMux                        218              3966   1069  FALL       1
I__204/I                     CascadeMux                     0              3966   1069  FALL       1
I__204/O                     CascadeMux                     0              3966   1069  FALL       1
cnt_state_i1_LC_1_7_1/in2    LogicCell40_SEQ_MODE_1010      0              3966   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t_clk_59_LC_1_6_5/in1
Capture Clock    : t_clk_59_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1090p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3059
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3059

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                              901
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4149
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__626/I                  Odrv4                          0              3248   1090  FALL       1
I__626/O                  Odrv4                        373              3621   1090  FALL       1
I__634/I                  LocalMux                       0              3621   1090  FALL       1
I__634/O                  LocalMux                     309              3931   1090  FALL       1
I__645/I                  InMux                          0              3931   1090  FALL       1
I__645/O                  InMux                        218              4149   1090  FALL       1
t_clk_59_LC_1_6_5/in1     LogicCell40_SEQ_MODE_1000      0              4149   1090  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_state_i0_LC_1_7_2/lcout
Path End         : clk3_57_LC_1_6_7/in2
Capture Clock    : clk3_57_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1174p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3059
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3059

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              795
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4233
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_state_i0_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL       3
I__194/I                     LocalMux                       0              3438   1174  FALL       1
I__194/O                     LocalMux                     309              3748   1174  FALL       1
I__196/I                     InMux                          0              3748   1174  FALL       1
I__196/O                     InMux                        218              3966   1174  FALL       1
i801_2_lut_LC_1_6_6/in3      LogicCell40_SEQ_MODE_0000      0              3966   1174  FALL       1
i801_2_lut_LC_1_6_6/ltout    LogicCell40_SEQ_MODE_0000    267              4233   1174  RISE       1
I__209/I                     CascadeMux                     0              4233   1174  RISE       1
I__209/O                     CascadeMux                     0              4233   1174  RISE       1
clk3_57_LC_1_6_7/in2         LogicCell40_SEQ_MODE_1000      0              4233   1174  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t_clk_59_LC_1_6_5/in2
Capture Clock    : t_clk_59_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1216p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3059
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3059

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              837
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4275
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout             LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__481/I                             LocalMux                       0              3438   1216  FALL       1
I__481/O                             LocalMux                     309              3748   1216  FALL       1
I__494/I                             InMux                          0              3748   1216  FALL       1
I__494/O                             InMux                        218              3966   1216  FALL       1
I__500/I                             CascadeMux                     0              3966   1216  FALL       1
I__500/O                             CascadeMux                     0              3966   1216  FALL       1
i1_2_lut_4_lut_adj_5_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3966   1216  FALL       1
i1_2_lut_4_lut_adj_5_LC_1_6_4/ltout  LogicCell40_SEQ_MODE_0000    309              4275   1216  RISE       1
I__210/I                             CascadeMux                     0              4275   1216  RISE       1
I__210/O                             CascadeMux                     0              4275   1216  RISE       1
t_clk_59_LC_1_6_5/in2                LogicCell40_SEQ_MODE_1000      0              4275   1216  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i5_LC_2_8_6/in0
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1259p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__476/I                  LocalMux                       0              3438   1259  FALL       1
I__476/O                  LocalMux                     309              3748   1259  FALL       1
I__485/I                  InMux                          0              3748   1259  FALL       1
I__485/O                  InMux                        218              3966   1259  FALL       1
t0on_i0_i5_LC_2_8_6/in0   LogicCell40_SEQ_MODE_1000      0              3966   1259  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : state0_i1_LC_1_8_1/in0
Capture Clock    : state0_i1_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1259p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__482/I                  LocalMux                       0              3438   1259  FALL       1
I__482/O                  LocalMux                     309              3748   1259  FALL       1
I__495/I                  InMux                          0              3748   1259  FALL       1
I__495/O                  InMux                        218              3966   1259  FALL       1
state0_i1_LC_1_8_1/in0    LogicCell40_SEQ_MODE_1010      0              3966   1259  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i8_LC_2_8_2/in0
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1259p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__476/I                  LocalMux                       0              3438   1259  FALL       1
I__476/O                  LocalMux                     309              3748   1259  FALL       1
I__486/I                  InMux                          0              3748   1259  FALL       1
I__486/O                  InMux                        218              3966   1259  FALL       1
t0on_i0_i8_LC_2_8_2/in0   LogicCell40_SEQ_MODE_1000      0              3966   1259  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i4_LC_2_8_3/in1
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1259p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__476/I                  LocalMux                       0              3438   1259  FALL       1
I__476/O                  LocalMux                     309              3748   1259  FALL       1
I__487/I                  InMux                          0              3748   1259  FALL       1
I__487/O                  InMux                        218              3966   1259  FALL       1
t0on_i0_i4_LC_2_8_3/in1   LogicCell40_SEQ_MODE_1000      0              3966   1259  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i1_LC_2_8_1/in3
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1259p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3966
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__476/I                  LocalMux                       0              3438   1259  FALL       1
I__476/O                  LocalMux                     309              3748   1259  FALL       1
I__488/I                  InMux                          0              3748   1259  FALL       1
I__488/O                  InMux                        218              3966   1259  FALL       1
t0on_i0_i1_LC_2_8_1/in3   LogicCell40_SEQ_MODE_1000      0              3966   1259  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i14_LC_1_9_0/lcout
Path End         : t0on_i0_i15_LC_2_10_7/in3
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1462p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                              991
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4078
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i14_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_1000    541              3087   1463  FALL       3
I__312/I                          LocalMux                       0              3087   1463  FALL       1
I__312/O                          LocalMux                     309              3396   1463  FALL       1
I__315/I                          InMux                          0              3396   1463  FALL       1
I__315/O                          InMux                        218              3614   1463  FALL       1
add_70_16_lut_LC_2_10_6/in1       LogicCell40_SEQ_MODE_0000      0              3614   1463  FALL       1
add_70_16_lut_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_0000    246              3860   1463  FALL       1
I__369/I                          InMux                          0              3860   1463  FALL       1
I__369/O                          InMux                        218              4078   1463  FALL       1
t0on_i0_i15_LC_2_10_7/in3         LogicCell40_SEQ_MODE_1000      0              4078   1463  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i2_LC_3_7_2/in0
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 1554p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__630/I                  Odrv4                          0              3248   1554  FALL       1
I__630/O                  Odrv4                        373              3621   1554  FALL       1
I__640/I                  Span4Mux_v                     0              3621   1554  FALL       1
I__640/O                  Span4Mux_v                   373              3994   1554  FALL       1
I__650/I                  LocalMux                       0              3994   1554  FALL       1
I__650/O                  LocalMux                     309              4303   1554  FALL       1
I__653/I                  InMux                          0              4303   1554  FALL       1
I__653/O                  InMux                        218              4521   1554  FALL       1
t0off_i0_i2_LC_3_7_2/in0  LogicCell40_SEQ_MODE_1000      0              4521   1554  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i4_LC_3_7_6/in0
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 1554p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__630/I                  Odrv4                          0              3248   1554  FALL       1
I__630/O                  Odrv4                        373              3621   1554  FALL       1
I__640/I                  Span4Mux_v                     0              3621   1554  FALL       1
I__640/O                  Span4Mux_v                   373              3994   1554  FALL       1
I__650/I                  LocalMux                       0              3994   1554  FALL       1
I__650/O                  LocalMux                     309              4303   1554  FALL       1
I__654/I                  InMux                          0              4303   1554  FALL       1
I__654/O                  InMux                        218              4521   1554  FALL       1
t0off_i0_i4_LC_3_7_6/in0  LogicCell40_SEQ_MODE_1000      0              4521   1554  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i7_LC_3_7_4/in0
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 1554p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__630/I                  Odrv4                          0              3248   1554  FALL       1
I__630/O                  Odrv4                        373              3621   1554  FALL       1
I__640/I                  Span4Mux_v                     0              3621   1554  FALL       1
I__640/O                  Span4Mux_v                   373              3994   1554  FALL       1
I__650/I                  LocalMux                       0              3994   1554  FALL       1
I__650/O                  LocalMux                     309              4303   1554  FALL       1
I__655/I                  InMux                          0              4303   1554  FALL       1
I__655/O                  InMux                        218              4521   1554  FALL       1
t0off_i0_i7_LC_3_7_4/in0  LogicCell40_SEQ_MODE_1000      0              4521   1554  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i10_LC_3_7_1/in1
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 1554p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__630/I                   Odrv4                          0              3248   1554  FALL       1
I__630/O                   Odrv4                        373              3621   1554  FALL       1
I__640/I                   Span4Mux_v                     0              3621   1554  FALL       1
I__640/O                   Span4Mux_v                   373              3994   1554  FALL       1
I__650/I                   LocalMux                       0              3994   1554  FALL       1
I__650/O                   LocalMux                     309              4303   1554  FALL       1
I__656/I                   InMux                          0              4303   1554  FALL       1
I__656/O                   InMux                        218              4521   1554  FALL       1
t0off_i0_i10_LC_3_7_1/in1  LogicCell40_SEQ_MODE_1000      0              4521   1554  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i12_LC_3_7_3/in1
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 1554p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__630/I                   Odrv4                          0              3248   1554  FALL       1
I__630/O                   Odrv4                        373              3621   1554  FALL       1
I__640/I                   Span4Mux_v                     0              3621   1554  FALL       1
I__640/O                   Span4Mux_v                   373              3994   1554  FALL       1
I__650/I                   LocalMux                       0              3994   1554  FALL       1
I__650/O                   LocalMux                     309              4303   1554  FALL       1
I__657/I                   InMux                          0              4303   1554  FALL       1
I__657/O                   InMux                        218              4521   1554  FALL       1
t0off_i0_i12_LC_3_7_3/in1  LogicCell40_SEQ_MODE_1000      0              4521   1554  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i14_LC_1_9_0/in1
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1793p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4338
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__480/I                  Odrv4                          0              3438   1793  FALL       1
I__480/O                  Odrv4                        373              3811   1793  FALL       1
I__493/I                  LocalMux                       0              3811   1793  FALL       1
I__493/O                  LocalMux                     309              4120   1793  FALL       1
I__499/I                  InMux                          0              4120   1793  FALL       1
I__499/O                  InMux                        218              4338   1793  FALL       1
t0on_i0_i14_LC_1_9_0/in1  LogicCell40_SEQ_MODE_1000      0              4338   1793  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i6_LC_3_10_5/lcout
Path End         : t0on_i0_i6_LC_3_10_5/in3
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 1947p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                             1406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4563
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i6_LC_3_10_5/lcout   LogicCell40_SEQ_MODE_1000    541              3157   1948  FALL       2
I__469/I                     LocalMux                       0              3157   1948  FALL       1
I__469/O                     LocalMux                     309              3466   1948  FALL       1
I__471/I                     InMux                          0              3466   1948  FALL       1
I__471/O                     InMux                        218              3684   1948  FALL       1
I__473/I                     CascadeMux                     0              3684   1948  FALL       1
I__473/O                     CascadeMux                     0              3684   1948  FALL       1
add_70_8_lut_LC_2_9_6/in2    LogicCell40_SEQ_MODE_0000      0              3684   1948  FALL       1
add_70_8_lut_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_0000    352              4036   1948  FALL       1
I__474/I                     LocalMux                       0              4036   1948  FALL       1
I__474/O                     LocalMux                     309              4345   1948  FALL       1
I__475/I                     InMux                          0              4345   1948  FALL       1
I__475/O                     InMux                        218              4563   1948  FALL       1
t0on_i0_i6_LC_3_10_5/in3     LogicCell40_SEQ_MODE_1000      0              4563   1948  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i13_LC_5_7_5/lcout
Path End         : t0off_i0_i13_LC_5_7_5/in3
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1947p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4352
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i13_LC_5_7_5/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1948  FALL       2
I__1266/I                     LocalMux                       0              2946   1948  FALL       1
I__1266/O                     LocalMux                     309              3256   1948  FALL       1
I__1268/I                     InMux                          0              3256   1948  FALL       1
I__1268/O                     InMux                        218              3474   1948  FALL       1
I__1270/I                     CascadeMux                     0              3474   1948  FALL       1
I__1270/O                     CascadeMux                     0              3474   1948  FALL       1
add_71_15_lut_LC_6_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3474   1948  FALL       1
add_71_15_lut_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_0000    352              3825   1948  FALL       1
I__1263/I                     LocalMux                       0              3825   1948  FALL       1
I__1263/O                     LocalMux                     309              4134   1948  FALL       1
I__1264/I                     InMux                          0              4134   1948  FALL       1
I__1264/O                     InMux                        218              4352   1948  FALL       1
t0off_i0_i13_LC_5_7_5/in3     LogicCell40_SEQ_MODE_1000      0              4352   1948  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i11_LC_5_7_1/lcout
Path End         : t0off_i0_i11_LC_5_7_1/in3
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1947p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4352
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i11_LC_5_7_1/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1948  FALL       2
I__1287/I                     LocalMux                       0              2946   1948  FALL       1
I__1287/O                     LocalMux                     309              3256   1948  FALL       1
I__1289/I                     InMux                          0              3256   1948  FALL       1
I__1289/O                     InMux                        218              3474   1948  FALL       1
I__1290/I                     CascadeMux                     0              3474   1948  FALL       1
I__1290/O                     CascadeMux                     0              3474   1948  FALL       1
add_71_13_lut_LC_6_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3474   1948  FALL       1
add_71_13_lut_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_0000    352              3825   1948  FALL       1
I__1284/I                     LocalMux                       0              3825   1948  FALL       1
I__1284/O                     LocalMux                     309              4134   1948  FALL       1
I__1285/I                     InMux                          0              4134   1948  FALL       1
I__1285/O                     InMux                        218              4352   1948  FALL       1
t0off_i0_i11_LC_5_7_1/in3     LogicCell40_SEQ_MODE_1000      0              4352   1948  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i12_LC_3_9_4/lcout
Path End         : t0on_i0_i12_LC_3_9_4/in3
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 1948p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4493
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i12_LC_3_9_4/lcout     LogicCell40_SEQ_MODE_1000    541              3087   1561  FALL       2
I__385/I                       LocalMux                       0              3087   1561  FALL       1
I__385/O                       LocalMux                     309              3396   1561  FALL       1
I__387/I                       InMux                          0              3396   1561  FALL       1
I__387/O                       InMux                        218              3614   1561  FALL       1
I__389/I                       CascadeMux                     0              3614   1561  FALL       1
I__389/O                       CascadeMux                     0              3614   1561  FALL       1
add_70_14_lut_LC_2_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3614   1561  FALL       1
add_70_14_lut_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_0000    352              3966   1948  FALL       1
I__390/I                       LocalMux                       0              3966   1948  FALL       1
I__390/O                       LocalMux                     309              4275   1948  FALL       1
I__391/I                       InMux                          0              4275   1948  FALL       1
I__391/O                       InMux                        218              4493   1948  FALL       1
t0on_i0_i12_LC_3_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4493   1948  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i11_LC_3_10_4/lcout
Path End         : t0on_i0_i11_LC_3_10_4/in3
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i11_LC_3_10_4/lcout    LogicCell40_SEQ_MODE_1000    541              3157   1849  FALL       2
I__512/I                       LocalMux                       0              3157   1849  FALL       1
I__512/O                       LocalMux                     309              3466   1849  FALL       1
I__514/I                       InMux                          0              3466   1849  FALL       1
I__514/O                       InMux                        218              3684   1849  FALL       1
add_70_13_lut_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3684   1849  FALL       1
add_70_13_lut_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__516/I                       LocalMux                       0              4064   1976  FALL       1
I__516/O                       LocalMux                     309              4374   1976  FALL       1
I__517/I                       InMux                          0              4374   1976  FALL       1
I__517/O                       InMux                        218              4591   1976  FALL       1
t0on_i0_i11_LC_3_10_4/in3      LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i13_LC_3_10_3/lcout
Path End         : t0on_i0_i13_LC_3_10_3/in3
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i13_LC_3_10_3/lcout    LogicCell40_SEQ_MODE_1000    541              3157   1638  FALL       2
I__519/I                       LocalMux                       0              3157   1638  FALL       1
I__519/O                       LocalMux                     309              3466   1638  FALL       1
I__521/I                       InMux                          0              3466   1638  FALL       1
I__521/O                       InMux                        218              3684   1638  FALL       1
add_70_15_lut_LC_2_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3684   1638  FALL       1
add_70_15_lut_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__522/I                       LocalMux                       0              4064   1976  FALL       1
I__522/O                       LocalMux                     309              4374   1976  FALL       1
I__523/I                       InMux                          0              4374   1976  FALL       1
I__523/O                       InMux                        218              4591   1976  FALL       1
t0on_i0_i13_LC_3_10_3/in3      LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i9_LC_3_10_2/lcout
Path End         : t0on_i0_i9_LC_3_10_2/in1
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i9_LC_3_10_2/lcout     LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__525/I                       LocalMux                       0              3157   1976  FALL       1
I__525/O                       LocalMux                     309              3466   1976  FALL       1
I__527/I                       InMux                          0              3466   1976  FALL       1
I__527/O                       InMux                        218              3684   1976  FALL       1
add_70_11_lut_LC_2_10_1/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_70_11_lut_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__528/I                       LocalMux                       0              4064   1976  FALL       1
I__528/O                       LocalMux                     309              4374   1976  FALL       1
I__529/I                       InMux                          0              4374   1976  FALL       1
I__529/O                       InMux                        218              4591   1976  FALL       1
t0on_i0_i9_LC_3_10_2/in1       LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i2_LC_3_10_1/lcout
Path End         : t0on_i0_i2_LC_3_10_1/in3
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2616
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i2_LC_3_10_1/lcout   LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__531/I                     LocalMux                       0              3157   1976  FALL       1
I__531/O                     LocalMux                     309              3466   1976  FALL       1
I__533/I                     InMux                          0              3466   1976  FALL       1
I__533/O                     InMux                        218              3684   1976  FALL       1
add_70_4_lut_LC_2_9_2/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_70_4_lut_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__534/I                     LocalMux                       0              4064   1976  FALL       1
I__534/O                     LocalMux                     309              4374   1976  FALL       1
I__535/I                     InMux                          0              4374   1976  FALL       1
I__535/O                     InMux                        218              4591   1976  FALL       1
t0on_i0_i2_LC_3_10_1/in3     LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i5_LC_2_8_6/lcout
Path End         : t0on_i0_i5_LC_2_8_6/in3
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4683
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i5_LC_2_8_6/lcout    LogicCell40_SEQ_MODE_1000    541              3248   1976  FALL       2
I__285/I                     LocalMux                       0              3248   1976  FALL       1
I__285/O                     LocalMux                     309              3558   1976  FALL       1
I__287/I                     InMux                          0              3558   1976  FALL       1
I__287/O                     InMux                        218              3776   1976  FALL       1
add_70_7_lut_LC_2_9_5/in1    LogicCell40_SEQ_MODE_0000      0              3776   1976  FALL       1
add_70_7_lut_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_0000    380              4156   1976  FALL       1
I__282/I                     LocalMux                       0              4156   1976  FALL       1
I__282/O                     LocalMux                     309              4465   1976  FALL       1
I__283/I                     InMux                          0              4465   1976  FALL       1
I__283/O                     InMux                        218              4683   1976  FALL       1
t0on_i0_i5_LC_2_8_6/in3      LogicCell40_SEQ_MODE_1000      0              4683   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i4_LC_2_8_3/lcout
Path End         : t0on_i0_i4_LC_2_8_3/in3
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4683
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i4_LC_2_8_3/lcout    LogicCell40_SEQ_MODE_1000    541              3248   1976  FALL       2
I__293/I                     LocalMux                       0              3248   1976  FALL       1
I__293/O                     LocalMux                     309              3558   1976  FALL       1
I__295/I                     InMux                          0              3558   1976  FALL       1
I__295/O                     InMux                        218              3776   1976  FALL       1
add_70_6_lut_LC_2_9_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   1976  FALL       1
add_70_6_lut_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   1976  FALL       1
I__290/I                     LocalMux                       0              4156   1976  FALL       1
I__290/O                     LocalMux                     309              4465   1976  FALL       1
I__291/I                     InMux                          0              4465   1976  FALL       1
I__291/O                     InMux                        218              4683   1976  FALL       1
t0on_i0_i4_LC_2_8_3/in3      LogicCell40_SEQ_MODE_1000      0              4683   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i1_LC_2_8_1/lcout
Path End         : t0on_i0_i1_LC_2_8_1/in1
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4683
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i1_LC_2_8_1/lcout    LogicCell40_SEQ_MODE_1000    541              3248   1976  FALL       2
I__302/I                     LocalMux                       0              3248   1976  FALL       1
I__302/O                     LocalMux                     309              3558   1976  FALL       1
I__304/I                     InMux                          0              3558   1976  FALL       1
I__304/O                     InMux                        218              3776   1976  FALL       1
add_70_3_lut_LC_2_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3776   1976  FALL       1
add_70_3_lut_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_0000    380              4156   1976  FALL       1
I__299/I                     LocalMux                       0              4156   1976  FALL       1
I__299/O                     LocalMux                     309              4465   1976  FALL       1
I__300/I                     InMux                          0              4465   1976  FALL       1
I__300/O                     InMux                        218              4683   1976  FALL       1
t0on_i0_i1_LC_2_8_1/in1      LogicCell40_SEQ_MODE_1000      0              4683   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i3_LC_5_7_7/lcout
Path End         : t0off_i0_i3_LC_5_7_7/in0
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i3_LC_5_7_7/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__1169/I                    LocalMux                       0              2946   1976  FALL       1
I__1169/O                    LocalMux                     309              3256   1976  FALL       1
I__1171/I                    InMux                          0              3256   1976  FALL       1
I__1171/O                    InMux                        218              3474   1976  FALL       1
add_71_5_lut_LC_6_7_3/in1    LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_5_lut_LC_6_7_3/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1976  FALL       1
I__1166/I                    LocalMux                       0              3853   1976  FALL       1
I__1166/O                    LocalMux                     309              4163   1976  FALL       1
I__1167/I                    InMux                          0              4163   1976  FALL       1
I__1167/O                    InMux                        218              4381   1976  FALL       1
t0off_i0_i3_LC_5_7_7/in0     LogicCell40_SEQ_MODE_1000      0              4381   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i0_LC_5_7_4/lcout
Path End         : t0off_i0_i0_LC_5_7_4/in1
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i0_LC_5_7_4/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__928/I                     LocalMux                       0              2946   1976  FALL       1
I__928/O                     LocalMux                     309              3256   1976  FALL       1
I__930/I                     InMux                          0              3256   1976  FALL       1
I__930/O                     InMux                        218              3474   1976  FALL       1
add_71_2_lut_LC_6_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_2_lut_LC_6_7_0/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1976  FALL       1
I__925/I                     LocalMux                       0              3853   1976  FALL       1
I__925/O                     LocalMux                     309              4163   1976  FALL       1
I__926/I                     InMux                          0              4163   1976  FALL       1
I__926/O                     InMux                        218              4381   1976  FALL       1
t0off_i0_i0_LC_5_7_4/in1     LogicCell40_SEQ_MODE_1000      0              4381   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i14_LC_5_7_3/lcout
Path End         : t0off_i0_i14_LC_5_7_3/in0
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i14_LC_5_7_3/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__1259/I                     LocalMux                       0              2946   1976  FALL       1
I__1259/O                     LocalMux                     309              3256   1976  FALL       1
I__1261/I                     InMux                          0              3256   1976  FALL       1
I__1261/O                     InMux                        218              3474   1976  FALL       1
add_71_16_lut_LC_6_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_16_lut_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1976  FALL       1
I__1256/I                     LocalMux                       0              3853   1976  FALL       1
I__1256/O                     LocalMux                     309              4163   1976  FALL       1
I__1257/I                     InMux                          0              4163   1976  FALL       1
I__1257/O                     InMux                        218              4381   1976  FALL       1
t0off_i0_i14_LC_5_7_3/in0     LogicCell40_SEQ_MODE_1000      0              4381   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i6_LC_5_6_1/lcout
Path End         : t0off_i0_i6_LC_5_6_1/in3
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i6_LC_5_6_1/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__1140/I                    LocalMux                       0              2946   1976  FALL       1
I__1140/O                    LocalMux                     309              3256   1976  FALL       1
I__1142/I                    InMux                          0              3256   1976  FALL       1
I__1142/O                    InMux                        218              3474   1976  FALL       1
add_71_8_lut_LC_6_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_8_lut_LC_6_7_6/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1976  FALL       1
I__1137/I                    LocalMux                       0              3853   1976  FALL       1
I__1137/O                    LocalMux                     309              4163   1976  FALL       1
I__1138/I                    InMux                          0              4163   1976  FALL       1
I__1138/O                    InMux                        218              4381   1976  FALL       1
t0off_i0_i6_LC_5_6_1/in3     LogicCell40_SEQ_MODE_1000      0              4381   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i5_LC_5_6_0/lcout
Path End         : t0off_i0_i5_LC_5_6_0/in3
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i5_LC_5_6_0/lcout   LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__1149/I                    LocalMux                       0              2946   1976  FALL       1
I__1149/O                    LocalMux                     309              3256   1976  FALL       1
I__1151/I                    InMux                          0              3256   1976  FALL       1
I__1151/O                    InMux                        218              3474   1976  FALL       1
add_71_7_lut_LC_6_7_5/in1    LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_7_lut_LC_6_7_5/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1976  FALL       1
I__1146/I                    LocalMux                       0              3853   1976  FALL       1
I__1146/O                    LocalMux                     309              4163   1976  FALL       1
I__1147/I                    InMux                          0              4163   1976  FALL       1
I__1147/O                    InMux                        218              4381   1976  FALL       1
t0off_i0_i5_LC_5_6_0/in3     LogicCell40_SEQ_MODE_1000      0              4381   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i0_LC_3_9_5/lcout
Path End         : t0on_i0_i0_LC_3_9_5/in1
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i0_LC_3_9_5/lcout    LogicCell40_SEQ_MODE_1000    541              3087   1976  FALL       2
I__378/I                     LocalMux                       0              3087   1976  FALL       1
I__378/O                     LocalMux                     309              3396   1976  FALL       1
I__380/I                     InMux                          0              3396   1976  FALL       1
I__380/O                     InMux                        218              3614   1976  FALL       1
add_70_2_lut_LC_2_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3614   1976  FALL       1
add_70_2_lut_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    380              3994   1976  FALL       1
I__382/I                     LocalMux                       0              3994   1976  FALL       1
I__382/O                     LocalMux                     309              4303   1976  FALL       1
I__383/I                     InMux                          0              4303   1976  FALL       1
I__383/O                     InMux                        218              4521   1976  FALL       1
t0on_i0_i0_LC_3_9_5/in1      LogicCell40_SEQ_MODE_1000      0              4521   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i3_LC_3_9_3/lcout
Path End         : t0on_i0_i3_LC_3_9_3/in3
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i3_LC_3_9_3/lcout    LogicCell40_SEQ_MODE_1000    541              3087   1976  FALL       2
I__393/I                     LocalMux                       0              3087   1976  FALL       1
I__393/O                     LocalMux                     309              3396   1976  FALL       1
I__395/I                     InMux                          0              3396   1976  FALL       1
I__395/O                     InMux                        218              3614   1976  FALL       1
add_70_5_lut_LC_2_9_3/in1    LogicCell40_SEQ_MODE_0000      0              3614   1976  FALL       1
add_70_5_lut_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_0000    380              3994   1976  FALL       1
I__396/I                     LocalMux                       0              3994   1976  FALL       1
I__396/O                     LocalMux                     309              4303   1976  FALL       1
I__397/I                     InMux                          0              4303   1976  FALL       1
I__397/O                     InMux                        218              4521   1976  FALL       1
t0on_i0_i3_LC_3_9_3/in3      LogicCell40_SEQ_MODE_1000      0              4521   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i10_LC_3_9_2/lcout
Path End         : t0on_i0_i10_LC_3_9_2/in3
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i10_LC_3_9_2/lcout     LogicCell40_SEQ_MODE_1000    541              3087   1884  FALL       2
I__399/I                       LocalMux                       0              3087   1884  FALL       1
I__399/O                       LocalMux                     309              3396   1884  FALL       1
I__401/I                       InMux                          0              3396   1884  FALL       1
I__401/O                       InMux                        218              3614   1884  FALL       1
add_70_12_lut_LC_2_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3614   1884  FALL       1
add_70_12_lut_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    380              3994   1976  FALL       1
I__402/I                       LocalMux                       0              3994   1976  FALL       1
I__402/O                       LocalMux                     309              4303   1976  FALL       1
I__403/I                       InMux                          0              4303   1976  FALL       1
I__403/O                       InMux                        218              4521   1976  FALL       1
t0on_i0_i10_LC_3_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4521   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i7_LC_3_9_1/lcout
Path End         : t0on_i0_i7_LC_3_9_1/in3
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i7_LC_3_9_1/lcout    LogicCell40_SEQ_MODE_1000    541              3087   1976  FALL       2
I__405/I                     LocalMux                       0              3087   1976  FALL       1
I__405/O                     LocalMux                     309              3396   1976  FALL       1
I__407/I                     InMux                          0              3396   1976  FALL       1
I__407/O                     InMux                        218              3614   1976  FALL       1
add_70_9_lut_LC_2_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3614   1976  FALL       1
add_70_9_lut_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_0000    380              3994   1976  FALL       1
I__408/I                     LocalMux                       0              3994   1976  FALL       1
I__408/O                     LocalMux                     309              4303   1976  FALL       1
I__409/I                     InMux                          0              4303   1976  FALL       1
I__409/O                     InMux                        218              4521   1976  FALL       1
t0on_i0_i7_LC_3_9_1/in3      LogicCell40_SEQ_MODE_1000      0              4521   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i14_LC_1_9_0/lcout
Path End         : t0on_i0_i14_LC_1_9_0/in0
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i14_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    541              3087   1463  FALL       3
I__311/I                    LocalMux                       0              3087   1976  FALL       1
I__311/O                    LocalMux                     309              3396   1976  FALL       1
I__314/I                    InMux                          0              3396   1976  FALL       1
I__314/O                    InMux                        218              3614   1976  FALL       1
i21_4_lut_LC_1_8_7/in1      LogicCell40_SEQ_MODE_0000      0              3614   1976  FALL       1
i21_4_lut_LC_1_8_7/lcout    LogicCell40_SEQ_MODE_0000    380              3994   1976  FALL       1
I__216/I                    LocalMux                       0              3994   1976  FALL       1
I__216/O                    LocalMux                     309              4303   1976  FALL       1
I__217/I                    InMux                          0              4303   1976  FALL       1
I__217/O                    InMux                        218              4521   1976  FALL       1
t0on_i0_i14_LC_1_9_0/in0    LogicCell40_SEQ_MODE_1000      0              4521   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i14_LC_1_9_0/lcout
Path End         : t0on_i0_i14_LC_1_9_0/in3
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2545
+ Clock To Q                                   541
+ Data Path Delay                             1434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i14_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    541              3087   1463  FALL       3
I__312/I                       LocalMux                       0              3087   1463  FALL       1
I__312/O                       LocalMux                     309              3396   1463  FALL       1
I__315/I                       InMux                          0              3396   1463  FALL       1
I__315/O                       InMux                        218              3614   1463  FALL       1
add_70_16_lut_LC_2_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3614   1463  FALL       1
add_70_16_lut_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    380              3994   1976  FALL       1
I__308/I                       LocalMux                       0              3994   1976  FALL       1
I__308/O                       LocalMux                     309              4303   1976  FALL       1
I__309/I                       InMux                          0              4303   1976  FALL       1
I__309/O                       InMux                        218              4521   1976  FALL       1
t0on_i0_i14_LC_1_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4521   1976  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : state0_i0_LC_1_7_0/in0
Capture Clock    : state0_i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 2067p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1716
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4964
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout         LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__626/I                         Odrv4                          0              3248   1090  FALL       1
I__626/O                         Odrv4                        373              3621   1090  FALL       1
I__633/I                         LocalMux                       0              3621   1413  FALL       1
I__633/O                         LocalMux                     309              3931   1413  FALL       1
I__643/I                         InMux                          0              3931   2067  FALL       1
I__643/O                         InMux                        218              4149   2067  FALL       1
i747_2_lut_3_lut_LC_1_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4149   2067  FALL       1
i747_2_lut_3_lut_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              4437   2067  FALL       2
I__271/I                         LocalMux                       0              4437   2067  FALL       1
I__271/O                         LocalMux                     309              4746   2067  FALL       1
I__273/I                         InMux                          0              4746   2067  FALL       1
I__273/O                         InMux                        218              4964   2067  FALL       1
state0_i0_LC_1_7_0/in0           LogicCell40_SEQ_MODE_1010      0              4964   2067  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i13_LC_3_10_3/in0
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Hold Constraint  : 0p
Path slack       : 2095p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout   LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                   Odrv4                          0              3438   2095  FALL       1
I__478/O                   Odrv4                        373              3811   2095  FALL       1
I__491/I                   Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                   Span4Mux_v                   373              4184   2095  FALL       1
I__497/I                   LocalMux                       0              4184   2095  FALL       1
I__497/O                   LocalMux                     309              4493   2095  FALL       1
I__501/I                   InMux                          0              4493   2095  FALL       1
I__501/O                   InMux                        218              4711   2095  FALL       1
t0on_i0_i13_LC_3_10_3/in0  LogicCell40_SEQ_MODE_1000      0              4711   2095  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i2_LC_3_10_1/in0
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 2095p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__497/I                  LocalMux                       0              4184   2095  FALL       1
I__497/O                  LocalMux                     309              4493   2095  FALL       1
I__502/I                  InMux                          0              4493   2095  FALL       1
I__502/O                  InMux                        218              4711   2095  FALL       1
t0on_i0_i2_LC_3_10_1/in0  LogicCell40_SEQ_MODE_1000      0              4711   2095  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i6_LC_3_10_5/in0
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 2095p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__497/I                  LocalMux                       0              4184   2095  FALL       1
I__497/O                  LocalMux                     309              4493   2095  FALL       1
I__503/I                  InMux                          0              4493   2095  FALL       1
I__503/O                  InMux                        218              4711   2095  FALL       1
t0on_i0_i6_LC_3_10_5/in0  LogicCell40_SEQ_MODE_1000      0              4711   2095  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i11_LC_3_10_4/in1
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 2095p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout   LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                   Odrv4                          0              3438   2095  FALL       1
I__478/O                   Odrv4                        373              3811   2095  FALL       1
I__491/I                   Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                   Span4Mux_v                   373              4184   2095  FALL       1
I__497/I                   LocalMux                       0              4184   2095  FALL       1
I__497/O                   LocalMux                     309              4493   2095  FALL       1
I__504/I                   InMux                          0              4493   2095  FALL       1
I__504/O                   InMux                        218              4711   2095  FALL       1
t0on_i0_i11_LC_3_10_4/in1  LogicCell40_SEQ_MODE_1000      0              4711   2095  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i9_LC_3_10_2/in3
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 2095p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__497/I                  LocalMux                       0              4184   2095  FALL       1
I__497/O                  LocalMux                     309              4493   2095  FALL       1
I__505/I                  InMux                          0              4493   2095  FALL       1
I__505/O                  InMux                        218              4711   2095  FALL       1
t0on_i0_i9_LC_3_10_2/in3  LogicCell40_SEQ_MODE_1000      0              4711   2095  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i11_LC_5_7_1/in0
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                   Odrv4                          0              3248   2116  FALL       1
I__631/O                   Odrv4                        373              3621   2116  FALL       1
I__641/I                   Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                   Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                   LocalMux                       0              3994   2116  FALL       1
I__651/O                   LocalMux                     309              4303   2116  FALL       1
I__658/I                   InMux                          0              4303   2116  FALL       1
I__658/O                   InMux                        218              4521   2116  FALL       1
t0off_i0_i11_LC_5_7_1/in0  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i5_LC_5_6_0/in0
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__652/I                  LocalMux                       0              3994   2116  FALL       1
I__652/O                  LocalMux                     309              4303   2116  FALL       1
I__665/I                  InMux                          0              4303   2116  FALL       1
I__665/O                  InMux                        218              4521   2116  FALL       1
t0off_i0_i5_LC_5_6_0/in0  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i13_LC_5_7_5/in0
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                   Odrv4                          0              3248   2116  FALL       1
I__631/O                   Odrv4                        373              3621   2116  FALL       1
I__641/I                   Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                   Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                   LocalMux                       0              3994   2116  FALL       1
I__651/O                   LocalMux                     309              4303   2116  FALL       1
I__659/I                   InMux                          0              4303   2116  FALL       1
I__659/O                   InMux                        218              4521   2116  FALL       1
t0off_i0_i13_LC_5_7_5/in0  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i1_LC_5_7_6/in1
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                  LocalMux                       0              3994   2116  FALL       1
I__651/O                  LocalMux                     309              4303   2116  FALL       1
I__660/I                  InMux                          0              4303   2116  FALL       1
I__660/O                  InMux                        218              4521   2116  FALL       1
t0off_i0_i1_LC_5_7_6/in1  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i14_LC_5_7_3/in2
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                   Odrv4                          0              3248   2116  FALL       1
I__631/O                   Odrv4                        373              3621   2116  FALL       1
I__641/I                   Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                   Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                   LocalMux                       0              3994   2116  FALL       1
I__651/O                   LocalMux                     309              4303   2116  FALL       1
I__661/I                   InMux                          0              4303   2116  FALL       1
I__661/O                   InMux                        218              4521   2116  FALL       1
I__668/I                   CascadeMux                     0              4521   2116  FALL       1
I__668/O                   CascadeMux                     0              4521   2116  FALL       1
t0off_i0_i14_LC_5_7_3/in2  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i3_LC_5_7_7/in2
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                  LocalMux                       0              3994   2116  FALL       1
I__651/O                  LocalMux                     309              4303   2116  FALL       1
I__662/I                  InMux                          0              4303   2116  FALL       1
I__662/O                  InMux                        218              4521   2116  FALL       1
I__669/I                  CascadeMux                     0              4521   2116  FALL       1
I__669/O                  CascadeMux                     0              4521   2116  FALL       1
t0off_i0_i3_LC_5_7_7/in2  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i0_LC_5_7_4/in3
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                  LocalMux                       0              3994   2116  FALL       1
I__651/O                  LocalMux                     309              4303   2116  FALL       1
I__663/I                  InMux                          0              4303   2116  FALL       1
I__663/O                  InMux                        218              4521   2116  FALL       1
t0off_i0_i0_LC_5_7_4/in3  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i9_LC_5_7_2/in3
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__651/I                  LocalMux                       0              3994   2116  FALL       1
I__651/O                  LocalMux                     309              4303   2116  FALL       1
I__664/I                  InMux                          0              4303   2116  FALL       1
I__664/O                  InMux                        218              4521   2116  FALL       1
t0off_i0_i9_LC_5_7_2/in3  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i8_LC_5_6_2/in0
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__652/I                  LocalMux                       0              3994   2116  FALL       1
I__652/O                  LocalMux                     309              4303   2116  FALL       1
I__666/I                  InMux                          0              4303   2116  FALL       1
I__666/O                  InMux                        218              4521   2116  FALL       1
t0off_i0_i8_LC_5_6_2/in0  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i6_LC_5_6_1/in1
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 2116p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4521
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__631/I                  Odrv4                          0              3248   2116  FALL       1
I__631/O                  Odrv4                        373              3621   2116  FALL       1
I__641/I                  Span4Mux_v                     0              3621   2116  FALL       1
I__641/O                  Span4Mux_v                   373              3994   2116  FALL       1
I__652/I                  LocalMux                       0              3994   2116  FALL       1
I__652/O                  LocalMux                     309              4303   2116  FALL       1
I__667/I                  InMux                          0              4303   2116  FALL       1
I__667/O                  InMux                        218              4521   2116  FALL       1
t0off_i0_i6_LC_5_6_1/in1  LogicCell40_SEQ_MODE_1000      0              4521   2116  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i1_LC_5_7_6/lcout
Path End         : t0off_i0_i2_LC_3_7_2/in1
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 2159p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2180
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5126
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i1_LC_5_7_6/lcout      LogicCell40_SEQ_MODE_1000    541              2946   2159  FALL       2
I__920/I                        LocalMux                       0              2946   2159  FALL       1
I__920/O                        LocalMux                     309              3256   2159  FALL       1
I__922/I                        InMux                          0              3256   2159  FALL       1
I__922/O                        InMux                        218              3474   2159  FALL       1
add_71_3_lut_LC_6_7_1/in1       LogicCell40_SEQ_MODE_0000      0              3474   2159  FALL       1
add_71_3_lut_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    246              3720   2159  FALL       2
I__1173/I                       InMux                          0              3720   2159  FALL       1
I__1173/O                       InMux                        218              3938   2159  FALL       1
add_71_4_lut_LC_6_7_2/in3       LogicCell40_SEQ_MODE_0000      0              3938   2159  FALL       1
add_71_4_lut_LC_6_7_2/lcout     LogicCell40_SEQ_MODE_0000    288              4226   2159  FALL       1
I__1174/I                       Odrv4                          0              4226   2159  FALL       1
I__1174/O                       Odrv4                        373              4599   2159  FALL       1
I__1175/I                       LocalMux                       0              4599   2159  FALL       1
I__1175/O                       LocalMux                     309              4908   2159  FALL       1
I__1176/I                       InMux                          0              4908   2159  FALL       1
I__1176/O                       InMux                        218              5126   2159  FALL       1
t0off_i0_i2_LC_3_7_2/in1        LogicCell40_SEQ_MODE_1000      0              5126   2159  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i6_LC_5_6_1/lcout
Path End         : t0off_i0_i7_LC_3_7_4/in3
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 2159p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2180
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5126
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i6_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__1140/I                       LocalMux                       0              2946   1976  FALL       1
I__1140/O                       LocalMux                     309              3256   1976  FALL       1
I__1142/I                       InMux                          0              3256   1976  FALL       1
I__1142/O                       InMux                        218              3474   1976  FALL       1
add_71_8_lut_LC_6_7_6/in1       LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_8_lut_LC_6_7_6/carryout  LogicCell40_SEQ_MODE_0000    246              3720   2159  FALL       2
I__1126/I                       InMux                          0              3720   2159  FALL       1
I__1126/O                       InMux                        218              3938   2159  FALL       1
add_71_9_lut_LC_6_7_7/in3       LogicCell40_SEQ_MODE_0000      0              3938   2159  FALL       1
add_71_9_lut_LC_6_7_7/lcout     LogicCell40_SEQ_MODE_0000    288              4226   2159  FALL       1
I__1127/I                       Odrv4                          0              4226   2159  FALL       1
I__1127/O                       Odrv4                        373              4599   2159  FALL       1
I__1128/I                       LocalMux                       0              4599   2159  FALL       1
I__1128/O                       LocalMux                     309              4908   2159  FALL       1
I__1129/I                       InMux                          0              4908   2159  FALL       1
I__1129/O                       InMux                        218              5126   2159  FALL       1
t0off_i0_i7_LC_3_7_4/in3        LogicCell40_SEQ_MODE_1000      0              5126   2159  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i3_LC_5_7_7/lcout
Path End         : t0off_i0_i4_LC_3_7_6/in3
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 2159p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2180
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5126
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i3_LC_5_7_7/lcout      LogicCell40_SEQ_MODE_1000    541              2946   1976  FALL       2
I__1169/I                       LocalMux                       0              2946   1976  FALL       1
I__1169/O                       LocalMux                     309              3256   1976  FALL       1
I__1171/I                       InMux                          0              3256   1976  FALL       1
I__1171/O                       InMux                        218              3474   1976  FALL       1
add_71_5_lut_LC_6_7_3/in1       LogicCell40_SEQ_MODE_0000      0              3474   1976  FALL       1
add_71_5_lut_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    246              3720   2159  FALL       2
I__1154/I                       InMux                          0              3720   2159  FALL       1
I__1154/O                       InMux                        218              3938   2159  FALL       1
add_71_6_lut_LC_6_7_4/in3       LogicCell40_SEQ_MODE_0000      0              3938   2159  FALL       1
add_71_6_lut_LC_6_7_4/lcout     LogicCell40_SEQ_MODE_0000    288              4226   2159  FALL       1
I__1155/I                       Odrv4                          0              4226   2159  FALL       1
I__1155/O                       Odrv4                        373              4599   2159  FALL       1
I__1156/I                       LocalMux                       0              4599   2159  FALL       1
I__1156/O                       LocalMux                     309              4908   2159  FALL       1
I__1157/I                       InMux                          0              4908   2159  FALL       1
I__1157/O                       InMux                        218              5126   2159  FALL       1
t0off_i0_i4_LC_3_7_6/in3        LogicCell40_SEQ_MODE_1000      0              5126   2159  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : state0_i0_LC_1_7_0/in3
Capture Clock    : state0_i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 2159p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2897
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2897

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             1808
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5056
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__629/I                  Odrv4                          0              3248   2159  FALL       1
I__629/O                  Odrv4                        373              3621   2159  FALL       1
I__638/I                  LocalMux                       0              3621   2159  FALL       1
I__638/O                  LocalMux                     309              3931   2159  FALL       1
I__648/I                  InMux                          0              3931   2159  FALL       1
I__648/O                  InMux                        218              4149   2159  FALL       1
i26_3_lut_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              4149   2159  FALL       1
i26_3_lut_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              4528   2159  FALL       1
I__274/I                  LocalMux                       0              4528   2159  FALL       1
I__274/O                  LocalMux                     309              4838   2159  FALL       1
I__275/I                  InMux                          0              4838   2159  FALL       1
I__275/O                  InMux                        218              5056   2159  FALL       1
state0_i0_LC_1_7_0/in3    LogicCell40_SEQ_MODE_1010      0              5056   2159  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i10_LC_3_9_2/in0
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 2166p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__498/I                  LocalMux                       0              4184   2166  FALL       1
I__498/O                  LocalMux                     309              4493   2166  FALL       1
I__506/I                  InMux                          0              4493   2166  FALL       1
I__506/O                  InMux                        218              4711   2166  FALL       1
t0on_i0_i10_LC_3_9_2/in0  LogicCell40_SEQ_MODE_1000      0              4711   2166  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i12_LC_3_9_4/in0
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 2166p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__498/I                  LocalMux                       0              4184   2166  FALL       1
I__498/O                  LocalMux                     309              4493   2166  FALL       1
I__507/I                  InMux                          0              4493   2166  FALL       1
I__507/O                  InMux                        218              4711   2166  FALL       1
t0on_i0_i12_LC_3_9_4/in0  LogicCell40_SEQ_MODE_1000      0              4711   2166  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i3_LC_3_9_3/in1
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 2166p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__498/I                  LocalMux                       0              4184   2166  FALL       1
I__498/O                  LocalMux                     309              4493   2166  FALL       1
I__508/I                  InMux                          0              4493   2166  FALL       1
I__508/O                  InMux                        218              4711   2166  FALL       1
t0on_i0_i3_LC_3_9_3/in1   LogicCell40_SEQ_MODE_1000      0              4711   2166  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i7_LC_3_9_1/in1
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 2166p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__498/I                  LocalMux                       0              4184   2166  FALL       1
I__498/O                  LocalMux                     309              4493   2166  FALL       1
I__509/I                  InMux                          0              4493   2166  FALL       1
I__509/O                  InMux                        218              4711   2166  FALL       1
t0on_i0_i7_LC_3_9_1/in1   LogicCell40_SEQ_MODE_1000      0              4711   2166  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i0_LC_3_9_5/in3
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 2166p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4711
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__491/I                  Span4Mux_v                     0              3811   2095  FALL       1
I__491/O                  Span4Mux_v                   373              4184   2095  FALL       1
I__498/I                  LocalMux                       0              4184   2166  FALL       1
I__498/O                  LocalMux                     309              4493   2166  FALL       1
I__510/I                  InMux                          0              4493   2166  FALL       1
I__510/O                  InMux                        218              4711   2166  FALL       1
t0on_i0_i0_LC_3_9_5/in3   LogicCell40_SEQ_MODE_1000      0              4711   2166  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i13_LC_5_7_5/lcout
Path End         : t0off_i0_i15_LC_5_9_7/in2
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 2201p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2918
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2918

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2173
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5119
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i13_LC_5_7_5/lcout      LogicCell40_SEQ_MODE_1000    541              2946   1948  FALL       2
I__1266/I                        LocalMux                       0              2946   1948  FALL       1
I__1266/O                        LocalMux                     309              3256   1948  FALL       1
I__1268/I                        InMux                          0              3256   1948  FALL       1
I__1268/O                        InMux                        218              3474   1948  FALL       1
I__1270/I                        CascadeMux                     0              3474   1948  FALL       1
I__1270/O                        CascadeMux                     0              3474   1948  FALL       1
add_71_15_lut_LC_6_8_5/in2       LogicCell40_SEQ_MODE_0000      0              3474   1948  FALL       1
add_71_15_lut_LC_6_8_5/carryout  LogicCell40_SEQ_MODE_0000    134              3607   2201  FALL       2
add_71_16_lut_LC_6_8_6/carryin   LogicCell40_SEQ_MODE_0000      0              3607   2201  FALL       1
add_71_16_lut_LC_6_8_6/carryout  LogicCell40_SEQ_MODE_0000    105              3713   2201  FALL       1
I__1186/I                        InMux                          0              3713   2201  FALL       1
I__1186/O                        InMux                        218              3931   2201  FALL       1
add_71_17_lut_LC_6_8_7/in3       LogicCell40_SEQ_MODE_0000      0              3931   2201  FALL       1
add_71_17_lut_LC_6_8_7/lcout     LogicCell40_SEQ_MODE_0000    288              4219   2201  FALL       1
I__1182/I                        Odrv4                          0              4219   2201  FALL       1
I__1182/O                        Odrv4                        373              4591   2201  FALL       1
I__1183/I                        LocalMux                       0              4591   2201  FALL       1
I__1183/O                        LocalMux                     309              4901   2201  FALL       1
I__1184/I                        InMux                          0              4901   2201  FALL       1
I__1184/O                        InMux                        218              5119   2201  FALL       1
I__1185/I                        CascadeMux                     0              5119   2201  FALL       1
I__1185/O                        CascadeMux                     0              5119   2201  FALL       1
t0off_i0_i15_LC_5_9_7/in2        LogicCell40_SEQ_MODE_1000      0              5119   2201  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i9_LC_5_7_2/lcout
Path End         : t0off_i0_i9_LC_5_7_2/in0
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 2320p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1779
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4725
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i9_LC_5_7_2/lcout    LogicCell40_SEQ_MODE_1000    541              2946   2320  FALL       2
I__1110/I                     Odrv4                          0              2946   2320  FALL       1
I__1110/O                     Odrv4                        373              3319   2320  FALL       1
I__1112/I                     LocalMux                       0              3319   2320  FALL       1
I__1112/O                     LocalMux                     309              3628   2320  FALL       1
I__1113/I                     InMux                          0              3628   2320  FALL       1
I__1113/O                     InMux                        218              3846   2320  FALL       1
I__1114/I                     CascadeMux                     0              3846   2320  FALL       1
I__1114/O                     CascadeMux                     0              3846   2320  FALL       1
add_71_11_lut_LC_6_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3846   2320  FALL       1
add_71_11_lut_LC_6_8_1/lcout  LogicCell40_SEQ_MODE_0000    352              4198   2320  FALL       1
I__1107/I                     LocalMux                       0              4198   2320  FALL       1
I__1107/O                     LocalMux                     309              4507   2320  FALL       1
I__1108/I                     InMux                          0              4507   2320  FALL       1
I__1108/O                     InMux                        218              4725   2320  FALL       1
t0off_i0_i9_LC_5_7_2/in0      LogicCell40_SEQ_MODE_1000      0              4725   2320  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i1_LC_5_7_6/lcout
Path End         : t0off_i0_i1_LC_5_7_6/in3
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 2348p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1807
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4753
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i1_LC_5_7_6/lcout   LogicCell40_SEQ_MODE_1000    541              2946   2159  FALL       2
I__920/I                     LocalMux                       0              2946   2159  FALL       1
I__920/O                     LocalMux                     309              3256   2159  FALL       1
I__922/I                     InMux                          0              3256   2159  FALL       1
I__922/O                     InMux                        218              3474   2159  FALL       1
add_71_3_lut_LC_6_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3474   2159  FALL       1
add_71_3_lut_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_0000    380              3853   2348  FALL       1
I__916/I                     Odrv4                          0              3853   2348  FALL       1
I__916/O                     Odrv4                        373              4226   2348  FALL       1
I__917/I                     LocalMux                       0              4226   2348  FALL       1
I__917/O                     LocalMux                     309              4535   2348  FALL       1
I__918/I                     InMux                          0              4535   2348  FALL       1
I__918/O                     InMux                        218              4753   2348  FALL       1
t0off_i0_i1_LC_5_7_6/in3     LogicCell40_SEQ_MODE_1000      0              4753   2348  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i11_LC_5_7_1/lcout
Path End         : t0off_i0_i12_LC_3_7_3/in3
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 2363p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2384
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5330
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i11_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_1000    541              2946   1948  FALL       2
I__1287/I                        LocalMux                       0              2946   1948  FALL       1
I__1287/O                        LocalMux                     309              3256   1948  FALL       1
I__1289/I                        InMux                          0              3256   1948  FALL       1
I__1289/O                        InMux                        218              3474   1948  FALL       1
I__1290/I                        CascadeMux                     0              3474   1948  FALL       1
I__1290/O                        CascadeMux                     0              3474   1948  FALL       1
add_71_13_lut_LC_6_8_3/in2       LogicCell40_SEQ_MODE_0000      0              3474   1948  FALL       1
add_71_13_lut_LC_6_8_3/carryout  LogicCell40_SEQ_MODE_0000    134              3607   2341  FALL       2
I__1272/I                        InMux                          0              3607   2363  FALL       1
I__1272/O                        InMux                        218              3825   2363  FALL       1
add_71_14_lut_LC_6_8_4/in3       LogicCell40_SEQ_MODE_0000      0              3825   2363  FALL       1
add_71_14_lut_LC_6_8_4/lcout     LogicCell40_SEQ_MODE_0000    288              4113   2363  FALL       1
I__1273/I                        Odrv4                          0              4113   2363  FALL       1
I__1273/O                        Odrv4                        373              4486   2363  FALL       1
I__1274/I                        Span4Mux_h                     0              4486   2363  FALL       1
I__1274/O                        Span4Mux_h                   316              4802   2363  FALL       1
I__1275/I                        LocalMux                       0              4802   2363  FALL       1
I__1275/O                        LocalMux                     309              5112   2363  FALL       1
I__1276/I                        InMux                          0              5112   2363  FALL       1
I__1276/O                        InMux                        218              5330   2363  FALL       1
t0off_i0_i12_LC_3_7_3/in3        LogicCell40_SEQ_MODE_1000      0              5330   2363  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i8_LC_5_6_2/lcout
Path End         : t0off_i0_i8_LC_5_6_2/in3
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 2721p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2180
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5126
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i8_LC_5_6_2/lcout    LogicCell40_SEQ_MODE_1000    541              2946   2721  FALL       2
I__1120/I                     Odrv4                          0              2946   2721  FALL       1
I__1120/O                     Odrv4                        373              3319   2721  FALL       1
I__1122/I                     LocalMux                       0              3319   2721  FALL       1
I__1122/O                     LocalMux                     309              3628   2721  FALL       1
I__1124/I                     InMux                          0              3628   2721  FALL       1
I__1124/O                     InMux                        218              3846   2721  FALL       1
add_71_10_lut_LC_6_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3846   2721  FALL       1
add_71_10_lut_LC_6_8_0/lcout  LogicCell40_SEQ_MODE_0000    380              4226   2721  FALL       1
I__1116/I                     Odrv4                          0              4226   2721  FALL       1
I__1116/O                     Odrv4                        373              4599   2721  FALL       1
I__1117/I                     LocalMux                       0              4599   2721  FALL       1
I__1117/O                     LocalMux                     309              4908   2721  FALL       1
I__1118/I                     InMux                          0              4908   2721  FALL       1
I__1118/O                     InMux                        218              5126   2721  FALL       1
t0off_i0_i8_LC_5_6_2/in3      LogicCell40_SEQ_MODE_1000      0              5126   2721  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_i8_LC_2_8_2/lcout
Path End         : t0on_i0_i8_LC_2_8_2/in3
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 2721p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2180
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5428
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_i8_LC_2_8_2/lcout      LogicCell40_SEQ_MODE_1000    541              3248   2630  FALL       2
I__328/I                       Odrv4                          0              3248   2630  FALL       1
I__328/O                       Odrv4                        373              3621   2630  FALL       1
I__330/I                       LocalMux                       0              3621   2630  FALL       1
I__330/O                       LocalMux                     309              3931   2630  FALL       1
I__331/I                       InMux                          0              3931   2630  FALL       1
I__331/O                       InMux                        218              4149   2630  FALL       1
add_70_10_lut_LC_2_10_0/in1    LogicCell40_SEQ_MODE_0000      0              4149   2630  FALL       1
add_70_10_lut_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_0000    380              4528   2721  FALL       1
I__324/I                       Odrv4                          0              4528   2721  FALL       1
I__324/O                       Odrv4                        373              4901   2721  FALL       1
I__325/I                       LocalMux                       0              4901   2721  FALL       1
I__325/O                       LocalMux                     309              5210   2721  FALL       1
I__326/I                       InMux                          0              5210   2721  FALL       1
I__326/O                       InMux                        218              5428   2721  FALL       1
t0on_i0_i8_LC_2_8_2/in3        LogicCell40_SEQ_MODE_1000      0              5428   2721  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0off_i0_i15_LC_5_9_7/in1
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 2735p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2918
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2918

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2405
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5653
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout   LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__630/I                   Odrv4                          0              3248   1554  FALL       1
I__630/O                   Odrv4                        373              3621   1554  FALL       1
I__639/I                   LocalMux                       0              3621   2735  FALL       1
I__639/O                   LocalMux                     309              3931   2735  FALL       1
I__649/I                   InMux                          0              3931   2735  FALL       1
I__649/O                   InMux                        218              4149   2735  FALL       1
i2_1_lut_LC_3_8_1/in3      LogicCell40_SEQ_MODE_0000      0              4149   2735  FALL       1
i2_1_lut_LC_3_8_1/lcout    LogicCell40_SEQ_MODE_0000    288              4437   2735  FALL       1
I__895/I                   Odrv4                          0              4437   2735  FALL       1
I__895/O                   Odrv4                        373              4809   2735  FALL       1
I__896/I                   Span4Mux_h                     0              4809   2735  FALL       1
I__896/O                   Span4Mux_h                   316              5126   2735  FALL       1
I__897/I                   LocalMux                       0              5126   2735  FALL       1
I__897/O                   LocalMux                     309              5435   2735  FALL       1
I__898/I                   InMux                          0              5435   2735  FALL       1
I__898/O                   InMux                        218              5653   2735  FALL       1
t0off_i0_i15_LC_5_9_7/in1  LogicCell40_SEQ_MODE_1000      0              5653   2735  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_i9_LC_5_7_2/lcout
Path End         : t0off_i0_i10_LC_3_7_1/in3
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2813
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5759
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_i9_LC_5_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              2946   2320  FALL       2
I__1110/I                        Odrv4                          0              2946   2320  FALL       1
I__1110/O                        Odrv4                        373              3319   2320  FALL       1
I__1112/I                        LocalMux                       0              3319   2320  FALL       1
I__1112/O                        LocalMux                     309              3628   2320  FALL       1
I__1113/I                        InMux                          0              3628   2320  FALL       1
I__1113/O                        InMux                        218              3846   2320  FALL       1
I__1114/I                        CascadeMux                     0              3846   2320  FALL       1
I__1114/O                        CascadeMux                     0              3846   2320  FALL       1
add_71_11_lut_LC_6_8_1/in2       LogicCell40_SEQ_MODE_0000      0              3846   2320  FALL       1
add_71_11_lut_LC_6_8_1/carryout  LogicCell40_SEQ_MODE_0000    134              3980   2714  FALL       2
I__1291/I                        InMux                          0              3980   2791  FALL       1
I__1291/O                        InMux                        218              4198   2791  FALL       1
add_71_12_lut_LC_6_8_2/in3       LogicCell40_SEQ_MODE_0000      0              4198   2791  FALL       1
add_71_12_lut_LC_6_8_2/lcout     LogicCell40_SEQ_MODE_0000    288              4486   2791  FALL       1
I__1292/I                        Odrv4                          0              4486   2791  FALL       1
I__1292/O                        Odrv4                        373              4859   2791  FALL       1
I__1293/I                        Span4Mux_v                     0              4859   2791  FALL       1
I__1293/O                        Span4Mux_v                   373              5231   2791  FALL       1
I__1294/I                        LocalMux                       0              5231   2791  FALL       1
I__1294/O                        LocalMux                     309              5541   2791  FALL       1
I__1295/I                        InMux                          0              5541   2791  FALL       1
I__1295/O                        InMux                        218              5759   2791  FALL       1
t0off_i0_i10_LC_3_7_1/in3        LogicCell40_SEQ_MODE_1000      0              5759   2791  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i5_LC_2_8_6/ce
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2461
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5709
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__452/I                       Odrv4                          0              4156   3002  FALL       1
I__452/O                       Odrv4                        373              4528   3002  FALL       1
I__454/I                       Span4Mux_h                     0              4528   3002  FALL       1
I__454/O                       Span4Mux_h                   316              4845   3002  FALL       1
I__457/I                       LocalMux                       0              4845   3002  FALL       1
I__457/O                       LocalMux                     309              5154   3002  FALL       1
I__461/I                       CEMux                          0              5154   3002  FALL       1
I__461/O                       CEMux                        555              5709   3002  FALL       1
t0on_i0_i5_LC_2_8_6/ce         LogicCell40_SEQ_MODE_1000      0              5709   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i4_LC_2_8_3/ce
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2461
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5709
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__452/I                       Odrv4                          0              4156   3002  FALL       1
I__452/O                       Odrv4                        373              4528   3002  FALL       1
I__454/I                       Span4Mux_h                     0              4528   3002  FALL       1
I__454/O                       Span4Mux_h                   316              4845   3002  FALL       1
I__457/I                       LocalMux                       0              4845   3002  FALL       1
I__457/O                       LocalMux                     309              5154   3002  FALL       1
I__461/I                       CEMux                          0              5154   3002  FALL       1
I__461/O                       CEMux                        555              5709   3002  FALL       1
t0on_i0_i4_LC_2_8_3/ce         LogicCell40_SEQ_MODE_1000      0              5709   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i8_LC_2_8_2/ce
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2461
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5709
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__452/I                       Odrv4                          0              4156   3002  FALL       1
I__452/O                       Odrv4                        373              4528   3002  FALL       1
I__454/I                       Span4Mux_h                     0              4528   3002  FALL       1
I__454/O                       Span4Mux_h                   316              4845   3002  FALL       1
I__457/I                       LocalMux                       0              4845   3002  FALL       1
I__457/O                       LocalMux                     309              5154   3002  FALL       1
I__461/I                       CEMux                          0              5154   3002  FALL       1
I__461/O                       CEMux                        555              5709   3002  FALL       1
t0on_i0_i8_LC_2_8_2/ce         LogicCell40_SEQ_MODE_1000      0              5709   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i1_LC_2_8_1/ce
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2461
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5709
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__452/I                       Odrv4                          0              4156   3002  FALL       1
I__452/O                       Odrv4                        373              4528   3002  FALL       1
I__454/I                       Span4Mux_h                     0              4528   3002  FALL       1
I__454/O                       Span4Mux_h                   316              4845   3002  FALL       1
I__457/I                       LocalMux                       0              4845   3002  FALL       1
I__457/O                       LocalMux                     309              5154   3002  FALL       1
I__461/I                       CEMux                          0              5154   3002  FALL       1
I__461/O                       CEMux                        555              5709   3002  FALL       1
t0on_i0_i1_LC_2_8_1/ce         LogicCell40_SEQ_MODE_1000      0              5709   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i15_LC_2_10_7/ce
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3150p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5766
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__455/I                       Span4Mux_v                     0              4528   3150  FALL       1
I__455/O                       Span4Mux_v                   373              4901   3150  FALL       1
I__458/I                       LocalMux                       0              4901   3150  FALL       1
I__458/O                       LocalMux                     309              5210   3150  FALL       1
I__462/I                       CEMux                          0              5210   3150  FALL       1
I__462/O                       CEMux                        555              5766   3150  FALL       1
t0on_i0_i15_LC_2_10_7/ce       LogicCell40_SEQ_MODE_1000      0              5766   3150  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0on_i0_i15_LC_2_10_7/sr
Capture Clock    : t0on_i0_i15_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3193p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2418

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2173
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5611
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout   LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__476/I                   LocalMux                       0              3438   1259  FALL       1
I__476/O                   LocalMux                     309              3748   1259  FALL       1
I__484/I                   InMux                          0              3748   3193  FALL       1
I__484/O                   InMux                        218              3966   3193  FALL       1
i387_2_lut_LC_2_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3966   3193  FALL       1
i387_2_lut_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3193  FALL       1
I__359/I                   Odrv4                          0              4254   3193  FALL       1
I__359/O                   Odrv4                        373              4627   3193  FALL       1
I__360/I                   Span4Mux_h                     0              4627   3193  FALL       1
I__360/O                   Span4Mux_h                   316              4943   3193  FALL       1
I__361/I                   LocalMux                       0              4943   3193  FALL       1
I__361/O                   LocalMux                     309              5252   3193  FALL       1
I__362/I                   SRMux                          0              5252   3193  FALL       1
I__362/O                   SRMux                        359              5611   3193  FALL       1
t0on_i0_i15_LC_2_10_7/sr   LogicCell40_SEQ_MODE_1000      0              5611   3193  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__875/I                       LocalMux                       0              1976  RISE       1
I__875/O                       LocalMux                     330              2306  RISE       1
I__886/I                       ClkMux                         0              2306  RISE       1
I__886/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i15_LC_2_10_7/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i4_LC_3_7_6/ce
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 3214p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2743
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__834/I                        Odrv4                          0              4254   3213  FALL       1
I__834/O                        Odrv4                        373              4627   3213  FALL       1
I__836/I                        Span4Mux_h                     0              4627   3213  FALL       1
I__836/O                        Span4Mux_h                   316              4943   3213  FALL       1
I__839/I                        Span4Mux_v                     0              4943   3213  FALL       1
I__839/O                        Span4Mux_v                   373              5316   3213  FALL       1
I__842/I                        LocalMux                       0              5316   3213  FALL       1
I__842/O                        LocalMux                     309              5625   3213  FALL       1
I__845/I                        CEMux                          0              5625   3213  FALL       1
I__845/O                        CEMux                        555              6181   3213  FALL       1
t0off_i0_i4_LC_3_7_6/ce         LogicCell40_SEQ_MODE_1000      0              6181   3213  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i7_LC_3_7_4/ce
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 3214p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2743
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__834/I                        Odrv4                          0              4254   3213  FALL       1
I__834/O                        Odrv4                        373              4627   3213  FALL       1
I__836/I                        Span4Mux_h                     0              4627   3213  FALL       1
I__836/O                        Span4Mux_h                   316              4943   3213  FALL       1
I__839/I                        Span4Mux_v                     0              4943   3213  FALL       1
I__839/O                        Span4Mux_v                   373              5316   3213  FALL       1
I__842/I                        LocalMux                       0              5316   3213  FALL       1
I__842/O                        LocalMux                     309              5625   3213  FALL       1
I__845/I                        CEMux                          0              5625   3213  FALL       1
I__845/O                        CEMux                        555              6181   3213  FALL       1
t0off_i0_i7_LC_3_7_4/ce         LogicCell40_SEQ_MODE_1000      0              6181   3213  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i12_LC_3_7_3/ce
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 3214p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2743
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__834/I                        Odrv4                          0              4254   3213  FALL       1
I__834/O                        Odrv4                        373              4627   3213  FALL       1
I__836/I                        Span4Mux_h                     0              4627   3213  FALL       1
I__836/O                        Span4Mux_h                   316              4943   3213  FALL       1
I__839/I                        Span4Mux_v                     0              4943   3213  FALL       1
I__839/O                        Span4Mux_v                   373              5316   3213  FALL       1
I__842/I                        LocalMux                       0              5316   3213  FALL       1
I__842/O                        LocalMux                     309              5625   3213  FALL       1
I__845/I                        CEMux                          0              5625   3213  FALL       1
I__845/O                        CEMux                        555              6181   3213  FALL       1
t0off_i0_i12_LC_3_7_3/ce        LogicCell40_SEQ_MODE_1000      0              6181   3213  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i2_LC_3_7_2/ce
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 3214p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2743
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__834/I                        Odrv4                          0              4254   3213  FALL       1
I__834/O                        Odrv4                        373              4627   3213  FALL       1
I__836/I                        Span4Mux_h                     0              4627   3213  FALL       1
I__836/O                        Span4Mux_h                   316              4943   3213  FALL       1
I__839/I                        Span4Mux_v                     0              4943   3213  FALL       1
I__839/O                        Span4Mux_v                   373              5316   3213  FALL       1
I__842/I                        LocalMux                       0              5316   3213  FALL       1
I__842/O                        LocalMux                     309              5625   3213  FALL       1
I__845/I                        CEMux                          0              5625   3213  FALL       1
I__845/O                        CEMux                        555              6181   3213  FALL       1
t0off_i0_i2_LC_3_7_2/ce         LogicCell40_SEQ_MODE_1000      0              6181   3213  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i10_LC_3_7_1/ce
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 3214p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2967
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2967

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2743
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__834/I                        Odrv4                          0              4254   3213  FALL       1
I__834/O                        Odrv4                        373              4627   3213  FALL       1
I__836/I                        Span4Mux_h                     0              4627   3213  FALL       1
I__836/O                        Span4Mux_h                   316              4943   3213  FALL       1
I__839/I                        Span4Mux_v                     0              4943   3213  FALL       1
I__839/O                        Span4Mux_v                   373              5316   3213  FALL       1
I__842/I                        LocalMux                       0              5316   3213  FALL       1
I__842/O                        LocalMux                     309              5625   3213  FALL       1
I__845/I                        CEMux                          0              5625   3213  FALL       1
I__845/O                        CEMux                        555              6181   3213  FALL       1
t0off_i0_i10_LC_3_7_1/ce        LogicCell40_SEQ_MODE_1000      0              6181   3213  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i14_LC_1_9_0/ce
Capture Clock    : t0on_i0_i14_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 3228p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2525
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5773
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout    LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__629/I                    Odrv4                          0              3248   2159  FALL       1
I__629/O                    Odrv4                        373              3621   2159  FALL       1
I__637/I                    LocalMux                       0              3621   3227  FALL       1
I__637/O                    LocalMux                     309              3931   3227  FALL       1
I__647/I                    InMux                          0              3931   3227  FALL       1
I__647/O                    InMux                        218              4149   3227  FALL       1
i798_2_lut_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              4149   3227  FALL       1
i798_2_lut_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    387              4535   3227  FALL       1
I__211/I                    Odrv4                          0              4535   3227  FALL       1
I__211/O                    Odrv4                        373              4908   3227  FALL       1
I__212/I                    LocalMux                       0              4908   3227  FALL       1
I__212/O                    LocalMux                     309              5217   3227  FALL       1
I__213/I                    CEMux                          0              5217   3227  FALL       1
I__213/O                    CEMux                        555              5773   3227  FALL       1
t0on_i0_i14_LC_1_9_0/ce     LogicCell40_SEQ_MODE_1000      0              5773   3227  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__862/I                       LocalMux                       0              1906  RISE       1
I__862/O                       LocalMux                     330              2236  RISE       1
I__869/I                       ClkMux                         0              2236  RISE       1
I__869/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i14_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i8_LC_5_6_2/ce
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 3255p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2222
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5660
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__837/I                        LocalMux                       0              4795   3256  FALL       1
I__837/O                        LocalMux                     309              5105   3256  FALL       1
I__840/I                        CEMux                          0              5105   3256  FALL       1
I__840/O                        CEMux                        555              5660   3256  FALL       1
t0off_i0_i8_LC_5_6_2/ce         LogicCell40_SEQ_MODE_1000      0              5660   3256  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i6_LC_5_6_1/ce
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 3255p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2222
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5660
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__837/I                        LocalMux                       0              4795   3256  FALL       1
I__837/O                        LocalMux                     309              5105   3256  FALL       1
I__840/I                        CEMux                          0              5105   3256  FALL       1
I__840/O                        CEMux                        555              5660   3256  FALL       1
t0off_i0_i6_LC_5_6_1/ce         LogicCell40_SEQ_MODE_1000      0              5660   3256  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i5_LC_5_6_0/ce
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 3255p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2222
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5660
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__837/I                        LocalMux                       0              4795   3256  FALL       1
I__837/O                        LocalMux                     309              5105   3256  FALL       1
I__840/I                        CEMux                          0              5105   3256  FALL       1
I__840/O                        CEMux                        555              5660   3256  FALL       1
t0off_i0_i5_LC_5_6_0/ce         LogicCell40_SEQ_MODE_1000      0              5660   3256  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : state0_i1_LC_1_8_1/ce
Capture Clock    : state0_i1_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 3530p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2707
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2707

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             2799
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6237
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__478/I                  Odrv4                          0              3438   2095  FALL       1
I__478/O                  Odrv4                        373              3811   2095  FALL       1
I__490/I                  LocalMux                       0              3811   3530  FALL       1
I__490/O                  LocalMux                     309              4120   3530  FALL       1
I__496/I                  InMux                          0              4120   3530  FALL       1
I__496/O                  InMux                        218              4338   3530  FALL       1
i25_3_lut_LC_2_7_5/in3    LogicCell40_SEQ_MODE_0000      0              4338   3530  FALL       1
i25_3_lut_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4627   3530  FALL       1
I__265/I                  Odrv4                          0              4627   3530  FALL       1
I__265/O                  Odrv4                        373              4999   3530  FALL       1
I__266/I                  Span4Mux_v                     0              4999   3530  FALL       1
I__266/O                  Span4Mux_v                   373              5372   3530  FALL       1
I__267/I                  LocalMux                       0              5372   3530  FALL       1
I__267/O                  LocalMux                     309              5681   3530  FALL       1
I__268/I                  CEMux                          0              5681   3530  FALL       1
I__268/O                  CEMux                        555              6237   3530  FALL       1
state0_i1_LC_1_8_1/ce     LogicCell40_SEQ_MODE_1010      0              6237   3530  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i0_LC_3_9_5/ce
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 3537p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2834
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6082
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__456/I                       Span4Mux_h                     0              4528   3537  FALL       1
I__456/O                       Span4Mux_h                   316              4845   3537  FALL       1
I__460/I                       Span4Mux_v                     0              4845   3537  FALL       1
I__460/O                       Span4Mux_v                   373              5217   3537  FALL       1
I__464/I                       LocalMux                       0              5217   3537  FALL       1
I__464/O                       LocalMux                     309              5527   3537  FALL       1
I__466/I                       CEMux                          0              5527   3537  FALL       1
I__466/O                       CEMux                        555              6082   3537  FALL       1
t0on_i0_i0_LC_3_9_5/ce         LogicCell40_SEQ_MODE_1000      0              6082   3537  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i12_LC_3_9_4/ce
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 3537p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2834
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6082
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__456/I                       Span4Mux_h                     0              4528   3537  FALL       1
I__456/O                       Span4Mux_h                   316              4845   3537  FALL       1
I__460/I                       Span4Mux_v                     0              4845   3537  FALL       1
I__460/O                       Span4Mux_v                   373              5217   3537  FALL       1
I__464/I                       LocalMux                       0              5217   3537  FALL       1
I__464/O                       LocalMux                     309              5527   3537  FALL       1
I__466/I                       CEMux                          0              5527   3537  FALL       1
I__466/O                       CEMux                        555              6082   3537  FALL       1
t0on_i0_i12_LC_3_9_4/ce        LogicCell40_SEQ_MODE_1000      0              6082   3537  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i3_LC_3_9_3/ce
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 3537p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2834
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6082
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__456/I                       Span4Mux_h                     0              4528   3537  FALL       1
I__456/O                       Span4Mux_h                   316              4845   3537  FALL       1
I__460/I                       Span4Mux_v                     0              4845   3537  FALL       1
I__460/O                       Span4Mux_v                   373              5217   3537  FALL       1
I__464/I                       LocalMux                       0              5217   3537  FALL       1
I__464/O                       LocalMux                     309              5527   3537  FALL       1
I__466/I                       CEMux                          0              5527   3537  FALL       1
I__466/O                       CEMux                        555              6082   3537  FALL       1
t0on_i0_i3_LC_3_9_3/ce         LogicCell40_SEQ_MODE_1000      0              6082   3537  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i10_LC_3_9_2/ce
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 3537p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2834
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6082
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__456/I                       Span4Mux_h                     0              4528   3537  FALL       1
I__456/O                       Span4Mux_h                   316              4845   3537  FALL       1
I__460/I                       Span4Mux_v                     0              4845   3537  FALL       1
I__460/O                       Span4Mux_v                   373              5217   3537  FALL       1
I__464/I                       LocalMux                       0              5217   3537  FALL       1
I__464/O                       LocalMux                     309              5527   3537  FALL       1
I__466/I                       CEMux                          0              5527   3537  FALL       1
I__466/O                       CEMux                        555              6082   3537  FALL       1
t0on_i0_i10_LC_3_9_2/ce        LogicCell40_SEQ_MODE_1000      0              6082   3537  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i7_LC_3_9_1/ce
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 3537p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2545
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2545

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             2834
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6082
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__456/I                       Span4Mux_h                     0              4528   3537  FALL       1
I__456/O                       Span4Mux_h                   316              4845   3537  FALL       1
I__460/I                       Span4Mux_v                     0              4845   3537  FALL       1
I__460/O                       Span4Mux_v                   373              5217   3537  FALL       1
I__464/I                       LocalMux                       0              5217   3537  FALL       1
I__464/O                       LocalMux                     309              5527   3537  FALL       1
I__466/I                       CEMux                          0              5527   3537  FALL       1
I__466/O                       CEMux                        555              6082   3537  FALL       1
t0on_i0_i7_LC_3_9_1/ce         LogicCell40_SEQ_MODE_1000      0              6082   3537  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i15_LC_5_9_7/ce
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 3565p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2918
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2918

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__844/I                        LocalMux                       0              5618   3565  FALL       1
I__844/O                        LocalMux                     309              5927   3565  FALL       1
I__847/I                        CEMux                          0              5927   3565  FALL       1
I__847/O                        CEMux                        555              6483   3565  FALL       1
t0off_i0_i15_LC_5_9_7/ce        LogicCell40_SEQ_MODE_1000      0              6483   3565  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i6_LC_3_10_5/ce
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 3839p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3207
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6455
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__455/I                       Span4Mux_v                     0              4528   3150  FALL       1
I__455/O                       Span4Mux_v                   373              4901   3150  FALL       1
I__459/I                       Span4Mux_h                     0              4901   3839  FALL       1
I__459/O                       Span4Mux_h                   316              5217   3839  FALL       1
I__463/I                       Span4Mux_v                     0              5217   3839  FALL       1
I__463/O                       Span4Mux_v                   373              5590   3839  FALL       1
I__465/I                       LocalMux                       0              5590   3839  FALL       1
I__465/O                       LocalMux                     309              5899   3839  FALL       1
I__467/I                       CEMux                          0              5899   3839  FALL       1
I__467/O                       CEMux                        555              6455   3839  FALL       1
t0on_i0_i6_LC_3_10_5/ce        LogicCell40_SEQ_MODE_1000      0              6455   3839  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i11_LC_3_10_4/ce
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 3839p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3207
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6455
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__455/I                       Span4Mux_v                     0              4528   3150  FALL       1
I__455/O                       Span4Mux_v                   373              4901   3150  FALL       1
I__459/I                       Span4Mux_h                     0              4901   3839  FALL       1
I__459/O                       Span4Mux_h                   316              5217   3839  FALL       1
I__463/I                       Span4Mux_v                     0              5217   3839  FALL       1
I__463/O                       Span4Mux_v                   373              5590   3839  FALL       1
I__465/I                       LocalMux                       0              5590   3839  FALL       1
I__465/O                       LocalMux                     309              5899   3839  FALL       1
I__467/I                       CEMux                          0              5899   3839  FALL       1
I__467/O                       CEMux                        555              6455   3839  FALL       1
t0on_i0_i11_LC_3_10_4/ce       LogicCell40_SEQ_MODE_1000      0              6455   3839  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i13_LC_3_10_3/ce
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Hold Constraint  : 0p
Path slack       : 3839p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3207
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6455
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__455/I                       Span4Mux_v                     0              4528   3150  FALL       1
I__455/O                       Span4Mux_v                   373              4901   3150  FALL       1
I__459/I                       Span4Mux_h                     0              4901   3839  FALL       1
I__459/O                       Span4Mux_h                   316              5217   3839  FALL       1
I__463/I                       Span4Mux_v                     0              5217   3839  FALL       1
I__463/O                       Span4Mux_v                   373              5590   3839  FALL       1
I__465/I                       LocalMux                       0              5590   3839  FALL       1
I__465/O                       LocalMux                     309              5899   3839  FALL       1
I__467/I                       CEMux                          0              5899   3839  FALL       1
I__467/O                       CEMux                        555              6455   3839  FALL       1
t0on_i0_i13_LC_3_10_3/ce       LogicCell40_SEQ_MODE_1000      0              6455   3839  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i9_LC_3_10_2/ce
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 3839p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3207
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6455
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__455/I                       Span4Mux_v                     0              4528   3150  FALL       1
I__455/O                       Span4Mux_v                   373              4901   3150  FALL       1
I__459/I                       Span4Mux_h                     0              4901   3839  FALL       1
I__459/O                       Span4Mux_h                   316              5217   3839  FALL       1
I__463/I                       Span4Mux_v                     0              5217   3839  FALL       1
I__463/O                       Span4Mux_v                   373              5590   3839  FALL       1
I__465/I                       LocalMux                       0              5590   3839  FALL       1
I__465/O                       LocalMux                     309              5899   3839  FALL       1
I__467/I                       CEMux                          0              5899   3839  FALL       1
I__467/O                       CEMux                        555              6455   3839  FALL       1
t0on_i0_i9_LC_3_10_2/ce        LogicCell40_SEQ_MODE_1000      0              6455   3839  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i1_LC_1_8_1/lcout
Path End         : t0on_i0_i2_LC_3_10_1/ce
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 3839p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2616
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2616

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2707
+ Clock To Q                                   541
+ Data Path Delay                             3207
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6455
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i1_LC_1_8_1/lcout       LogicCell40_SEQ_MODE_1010    541              3248   1069  FALL      24
I__628/I                       LocalMux                       0              3248   3002  FALL       1
I__628/O                       LocalMux                     309              3558   3002  FALL       1
I__636/I                       InMux                          0              3558   3002  FALL       1
I__636/O                       InMux                        218              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3776   3002  FALL       1
i1_2_lut_4_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4156   3002  FALL      15
I__453/I                       Odrv4                          0              4156   3150  FALL       1
I__453/O                       Odrv4                        373              4528   3150  FALL       1
I__455/I                       Span4Mux_v                     0              4528   3150  FALL       1
I__455/O                       Span4Mux_v                   373              4901   3150  FALL       1
I__459/I                       Span4Mux_h                     0              4901   3839  FALL       1
I__459/O                       Span4Mux_h                   316              5217   3839  FALL       1
I__463/I                       Span4Mux_v                     0              5217   3839  FALL       1
I__463/O                       Span4Mux_v                   373              5590   3839  FALL       1
I__465/I                       LocalMux                       0              5590   3839  FALL       1
I__465/O                       LocalMux                     309              5899   3839  FALL       1
I__467/I                       CEMux                          0              5899   3839  FALL       1
I__467/O                       CEMux                        555              6455   3839  FALL       1
t0on_i0_i2_LC_3_10_1/ce        LogicCell40_SEQ_MODE_1000      0              6455   3839  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i3_LC_5_7_7/ce
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i3_LC_5_7_7/ce         LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i1_LC_5_7_6/ce
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i1_LC_5_7_6/ce         LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i13_LC_5_7_5/ce
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i13_LC_5_7_5/ce        LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i0_LC_5_7_4/ce
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i0_LC_5_7_4/ce         LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i14_LC_5_7_3/ce
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i14_LC_5_7_3/ce        LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i9_LC_5_7_2/ce
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i9_LC_5_7_2/ce         LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state0_i0_LC_1_7_0/lcout
Path End         : t0off_i0_i11_LC_5_7_1/ce
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 4078p

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (CLK_DIV|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2897
+ Clock To Q                                   541
+ Data Path Delay                             3045
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6483
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state0_i0_LC_1_7_0/lcout        LogicCell40_SEQ_MODE_1010    541              3438   1069  FALL      22
I__477/I                        LocalMux                       0              3438   3213  FALL       1
I__477/O                        LocalMux                     309              3748   3213  FALL       1
I__489/I                        InMux                          0              3748   3213  FALL       1
I__489/O                        InMux                        218              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3966   3213  FALL       1
i1_4_lut_adj_12_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4254   3213  FALL      16
I__835/I                        Odrv12                         0              4254   3256  FALL       1
I__835/O                        Odrv12                       541              4795   3256  FALL       1
I__838/I                        Sp12to4                        0              4795   3565  FALL       1
I__838/O                        Sp12to4                      450              5245   3565  FALL       1
I__841/I                        Span4Mux_v                     0              5245   3565  FALL       1
I__841/O                        Span4Mux_v                   373              5618   3565  FALL       1
I__843/I                        LocalMux                       0              5618   4078  FALL       1
I__843/O                        LocalMux                     309              5927   4078  FALL       1
I__846/I                        CEMux                          0              5927   4078  FALL       1
I__846/O                        CEMux                        555              6483   4078  FALL       1
t0off_i0_i11_LC_5_7_1/ce        LogicCell40_SEQ_MODE_1000      0              6483   4078  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : CLKOUT
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9970
---------------------------------------   ---- 
End-of-path arrival time (ps)             9970
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                       CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT             IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0             PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                    Odrv4                          0              1054   +INF  FALL       1
I__954/O                                    Odrv4                        373              1427   +INF  FALL       1
I__956/I                                    Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                    Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                    Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                    Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                    Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                    Span4Mux_h                   316              2488   +INF  FALL       1
I__963/I                                    LocalMux                       0              2488   +INF  FALL       1
I__963/O                                    LocalMux                     309              2798   +INF  FALL       1
I__971/I                                    InMux                          0              2798   +INF  FALL       1
I__971/O                                    InMux                        218              3016   +INF  FALL       1
i1_4_lut_LC_1_11_4/in1                      LogicCell40_SEQ_MODE_0000      0              3016   +INF  FALL       1
i1_4_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000    380              3396   +INF  FALL       1
I__242/I                                    LocalMux                       0              3396   +INF  FALL       1
I__242/O                                    LocalMux                     309              3705   +INF  FALL       1
I__243/I                                    InMux                          0              3705   +INF  FALL       1
I__243/O                                    InMux                        218              3923   +INF  FALL       1
mux_138_i1_4_lut_LC_1_11_7/in3              LogicCell40_SEQ_MODE_0000      0              3923   +INF  FALL       1
mux_138_i1_4_lut_LC_1_11_7/lcout            LogicCell40_SEQ_MODE_0000    288              4211   +INF  FALL       1
I__237/I                                    Odrv4                          0              4211   +INF  FALL       1
I__237/O                                    Odrv4                        373              4584   +INF  FALL       1
I__238/I                                    Span4Mux_s2_h                  0              4584   +INF  FALL       1
I__238/O                                    Span4Mux_s2_h                204              4788   +INF  FALL       1
I__239/I                                    IoSpan4Mux                     0              4788   +INF  FALL       1
I__239/O                                    IoSpan4Mux                   323              5111   +INF  FALL       1
I__240/I                                    LocalMux                       0              5111   +INF  FALL       1
I__240/O                                    LocalMux                     309              5421   +INF  FALL       1
I__241/I                                    IoInMux                        0              5421   +INF  FALL       1
I__241/O                                    IoInMux                      218              5639   +INF  FALL       1
ipInertedIOPad_CLKOUT_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5639   +INF  FALL       1
ipInertedIOPad_CLKOUT_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7882   +INF  FALL       1
ipInertedIOPad_CLKOUT_iopad/DIN             IO_PAD                         0              7882   +INF  FALL       1
ipInertedIOPad_CLKOUT_iopad/PACKAGEPIN:out  IO_PAD                      2088              9970   +INF  FALL       1
CLKOUT                                      CLK_DIV                        0              9970   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : t0on_i0_i4_LC_2_8_3/in0
Capture Clock    : t0on_i0_i4_LC_2_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4689
---------------------------------------   ---- 
End-of-path arrival time (ps)             4689
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                  Odrv4                          0              1054   +INF  FALL       1
I__954/O                                  Odrv4                        373              1427   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2488   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2488   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2805   +INF  FALL       1
I__973/I                                  LocalMux                       0              2805   +INF  FALL       1
I__973/O                                  LocalMux                     309              3114   +INF  FALL       1
I__982/I                                  InMux                          0              3114   +INF  FALL       1
I__982/O                                  InMux                        218              3332   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/in3              LogicCell40_SEQ_MODE_0000      0              3332   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/lcout            LogicCell40_SEQ_MODE_0000    288              3621   +INF  FALL       2
I__770/I                                  Odrv12                         0              3621   +INF  FALL       1
I__770/O                                  Odrv12                       541              4162   +INF  FALL       1
I__772/I                                  LocalMux                       0              4162   +INF  FALL       1
I__772/O                                  LocalMux                     309              4471   +INF  FALL       1
I__774/I                                  InMux                          0              4471   +INF  FALL       1
I__774/O                                  InMux                        218              4689   +INF  FALL       1
t0on_i0_i4_LC_2_8_3/in0                   LogicCell40_SEQ_MODE_1000      0              4689   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i4_LC_2_8_3/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : t0off_i0_i15_LC_5_9_7/in3
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2918
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6320
---------------------------------------   ---- 
End-of-path arrival time (ps)             6320
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__973/I                                  LocalMux                       0              2755   +INF  FALL       1
I__973/O                                  LocalMux                     309              3064   +INF  FALL       1
I__982/I                                  InMux                          0              3064   +INF  FALL       1
I__982/O                                  InMux                        218              3282   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/in3              LogicCell40_SEQ_MODE_0000      0              3282   +INF  FALL       1
i1_2_lut_adj_1_LC_2_11_2/lcout            LogicCell40_SEQ_MODE_0000    288              3571   +INF  FALL       2
I__771/I                                  Odrv4                          0              3571   +INF  FALL       1
I__771/O                                  Odrv4                        373              3943   +INF  FALL       1
I__773/I                                  Span4Mux_v                     0              3943   +INF  FALL       1
I__773/O                                  Span4Mux_v                   373              4316   +INF  FALL       1
I__775/I                                  LocalMux                       0              4316   +INF  FALL       1
I__775/O                                  LocalMux                     309              4625   +INF  FALL       1
I__776/I                                  InMux                          0              4625   +INF  FALL       1
I__776/O                                  InMux                        218              4843   +INF  FALL       1
I__777/I                                  CascadeMux                     0              4843   +INF  FALL       1
I__777/O                                  CascadeMux                     0              4843   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/in2           LogicCell40_SEQ_MODE_0000      0              4843   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/carryout      LogicCell40_SEQ_MODE_0000    134              4977   +INF  FALL       2
sub_72_add_2_8_lut_LC_5_8_6/carryin       LogicCell40_SEQ_MODE_0000      0              4977   +INF  FALL       1
sub_72_add_2_8_lut_LC_5_8_6/carryout      LogicCell40_SEQ_MODE_0000    105              5082   +INF  FALL       2
sub_72_add_2_9_lut_LC_5_8_7/carryin       LogicCell40_SEQ_MODE_0000      0              5082   +INF  FALL       1
sub_72_add_2_9_lut_LC_5_8_7/carryout      LogicCell40_SEQ_MODE_0000    105              5188   +INF  FALL       1
IN_MUX_bfv_5_9_0_/carryinitin             ICE_CARRY_IN_MUX               0              5188   +INF  FALL       1
IN_MUX_bfv_5_9_0_/carryinitout            ICE_CARRY_IN_MUX             176              5364   +INF  FALL       2
sub_72_add_2_10_lut_LC_5_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              5364   +INF  FALL       1
sub_72_add_2_10_lut_LC_5_9_0/carryout     LogicCell40_SEQ_MODE_0000    105              5469   +INF  FALL       2
sub_72_add_2_11_lut_LC_5_9_1/carryin      LogicCell40_SEQ_MODE_0000      0              5469   +INF  FALL       1
sub_72_add_2_11_lut_LC_5_9_1/carryout     LogicCell40_SEQ_MODE_0000    105              5574   +INF  FALL       2
sub_72_add_2_12_lut_LC_5_9_2/carryin      LogicCell40_SEQ_MODE_0000      0              5574   +INF  FALL       1
sub_72_add_2_12_lut_LC_5_9_2/carryout     LogicCell40_SEQ_MODE_0000    105              5680   +INF  FALL       2
sub_72_add_2_13_lut_LC_5_9_3/carryin      LogicCell40_SEQ_MODE_0000      0              5680   +INF  FALL       1
sub_72_add_2_13_lut_LC_5_9_3/carryout     LogicCell40_SEQ_MODE_0000    105              5785   +INF  FALL       2
sub_72_add_2_14_lut_LC_5_9_4/carryin      LogicCell40_SEQ_MODE_0000      0              5785   +INF  FALL       1
sub_72_add_2_14_lut_LC_5_9_4/carryout     LogicCell40_SEQ_MODE_0000    105              5891   +INF  FALL       2
sub_72_add_2_15_lut_LC_5_9_5/carryin      LogicCell40_SEQ_MODE_0000      0              5891   +INF  FALL       1
sub_72_add_2_15_lut_LC_5_9_5/carryout     LogicCell40_SEQ_MODE_0000    105              5996   +INF  FALL       2
sub_72_add_2_16_lut_LC_5_9_6/carryin      LogicCell40_SEQ_MODE_0000      0              5996   +INF  FALL       1
sub_72_add_2_16_lut_LC_5_9_6/carryout     LogicCell40_SEQ_MODE_0000    105              6102   +INF  FALL       1
I__894/I                                  InMux                          0              6102   +INF  FALL       1
I__894/O                                  InMux                        218              6320   +INF  FALL       1
t0off_i0_i15_LC_5_9_7/in3                 LogicCell40_SEQ_MODE_1000      0              6320   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[15]
Path End         : t0off_i0_i14_LC_5_7_3/in3
Capture Clock    : t0off_i0_i14_LC_5_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5228
---------------------------------------   ---- 
End-of-path arrival time (ps)             5228
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[15]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1091/I                                   Odrv12                         0               974   +INF  FALL       1
I__1091/O                                   Odrv12                       541              1515   +INF  FALL       1
I__1093/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__1093/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__1097/I                                   Sp12to4                        0              2057   +INF  FALL       1
I__1097/O                                   Sp12to4                      450              2507   +INF  FALL       1
I__1101/I                                   LocalMux                       0              2507   +INF  FALL       1
I__1101/O                                   LocalMux                     309              2816   +INF  FALL       1
I__1104/I                                   InMux                          0              2816   +INF  FALL       1
I__1104/O                                   InMux                        218              3034   +INF  FALL       1
i1_2_lut_adj_13_LC_5_10_5/in0               LogicCell40_SEQ_MODE_0000      0              3034   +INF  FALL       1
i1_2_lut_adj_13_LC_5_10_5/lcout             LogicCell40_SEQ_MODE_0000    387              3421   +INF  FALL       1
I__800/I                                    LocalMux                       0              3421   +INF  FALL       1
I__800/O                                    LocalMux                     309              3730   +INF  FALL       1
I__801/I                                    InMux                          0              3730   +INF  FALL       1
I__801/O                                    InMux                        218              3948   +INF  FALL       1
sub_72_add_2_16_lut_LC_5_9_6/in1            LogicCell40_SEQ_MODE_0000      0              3948   +INF  FALL       1
sub_72_add_2_16_lut_LC_5_9_6/lcout          LogicCell40_SEQ_MODE_0000    380              4328   +INF  FALL       1
I__900/I                                    Odrv4                          0              4328   +INF  FALL       1
I__900/O                                    Odrv4                        373              4701   +INF  FALL       1
I__901/I                                    LocalMux                       0              4701   +INF  FALL       1
I__901/O                                    LocalMux                     309              5010   +INF  FALL       1
I__902/I                                    InMux                          0              5010   +INF  FALL       1
I__902/O                                    InMux                        218              5228   +INF  FALL       1
t0off_i0_i14_LC_5_7_3/in3                   LogicCell40_SEQ_MODE_1000      0              5228   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i14_LC_5_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[15]
Path End         : t0off_i0_i15_LC_5_9_7/in0
Capture Clock    : t0off_i0_i15_LC_5_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2918
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3898
---------------------------------------   ---- 
End-of-path arrival time (ps)             3898
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[15]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_15_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1091/I                                   Odrv12                         0               924   +INF  FALL       1
I__1091/O                                   Odrv12                       541              1465   +INF  FALL       1
I__1093/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__1093/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__1097/I                                   Sp12to4                        0              2007   +INF  FALL       1
I__1097/O                                   Sp12to4                      450              2457   +INF  FALL       1
I__1101/I                                   LocalMux                       0              2457   +INF  FALL       1
I__1101/O                                   LocalMux                     309              2766   +INF  FALL       1
I__1105/I                                   InMux                          0              2766   +INF  FALL       1
I__1105/O                                   InMux                        218              2984   +INF  FALL       1
i452_1_lut_2_lut_LC_5_10_7/in0              LogicCell40_SEQ_MODE_0000      0              2984   +INF  FALL       1
i452_1_lut_2_lut_LC_5_10_7/lcout            LogicCell40_SEQ_MODE_0000    387              3371   +INF  FALL       1
I__1088/I                                   LocalMux                       0              3371   +INF  FALL       1
I__1088/O                                   LocalMux                     309              3680   +INF  FALL       1
I__1089/I                                   InMux                          0              3680   +INF  FALL       1
I__1089/O                                   InMux                        218              3898   +INF  FALL       1
t0off_i0_i15_LC_5_9_7/in0                   LogicCell40_SEQ_MODE_1000      0              3898   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__878/I                       Span4Mux_h                     0              1976  RISE       1
I__878/O                       Span4Mux_h                   302              2278  RISE       1
I__889/I                       LocalMux                       0              2278  RISE       1
I__889/O                       LocalMux                     330              2609  RISE       1
I__893/I                       ClkMux                         0              2609  RISE       1
I__893/O                       ClkMux                       309              2918  RISE       1
t0off_i0_i15_LC_5_9_7/clk      LogicCell40_SEQ_MODE_1000      0              2918  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[14]
Path End         : t0on_i0_i13_LC_3_10_3/in1
Capture Clock    : t0on_i0_i13_LC_3_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5080
---------------------------------------   ---- 
End-of-path arrival time (ps)             5080
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[14]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1033/I                                   Odrv12                         0               974   +INF  FALL       1
I__1033/O                                   Odrv12                       541              1515   +INF  FALL       1
I__1034/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__1034/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__1035/I                                   Span12Mux_h                    0              2057   +INF  FALL       1
I__1035/O                                   Span12Mux_h                  541              2598   +INF  FALL       1
I__1038/I                                   Sp12to4                        0              2598   +INF  FALL       1
I__1038/O                                   Sp12to4                      450              3048   +INF  FALL       1
I__1041/I                                   LocalMux                       0              3048   +INF  FALL       1
I__1041/O                                   LocalMux                     309              3358   +INF  FALL       1
I__1042/I                                   InMux                          0              3358   +INF  FALL       1
I__1042/O                                   InMux                        218              3576   +INF  FALL       1
i1_2_lut_adj_6_LC_5_11_3/in3                LogicCell40_SEQ_MODE_0000      0              3576   +INF  FALL       1
i1_2_lut_adj_6_LC_5_11_3/lcout              LogicCell40_SEQ_MODE_0000    288              3864   +INF  FALL       2
I__1045/I                                   Odrv4                          0              3864   +INF  FALL       1
I__1045/O                                   Odrv4                        373              4237   +INF  FALL       1
I__1047/I                                   Span4Mux_h                     0              4237   +INF  FALL       1
I__1047/O                                   Span4Mux_h                   316              4553   +INF  FALL       1
I__1049/I                                   LocalMux                       0              4553   +INF  FALL       1
I__1049/O                                   LocalMux                     309              4862   +INF  FALL       1
I__1051/I                                   InMux                          0              4862   +INF  FALL       1
I__1051/O                                   InMux                        218              5080   +INF  FALL       1
t0on_i0_i13_LC_3_10_3/in1                   LogicCell40_SEQ_MODE_1000      0              5080   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i13_LC_3_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[14]
Path End         : t0off_i0_i13_LC_5_7_5/in1
Capture Clock    : t0off_i0_i13_LC_5_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6380
---------------------------------------   ---- 
End-of-path arrival time (ps)             6380
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[14]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_14_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1033/I                                   Odrv12                         0               924   +INF  FALL       1
I__1033/O                                   Odrv12                       541              1465   +INF  FALL       1
I__1034/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__1034/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__1035/I                                   Span12Mux_h                    0              2007   +INF  FALL       1
I__1035/O                                   Span12Mux_h                  541              2548   +INF  FALL       1
I__1038/I                                   Sp12to4                        0              2548   +INF  FALL       1
I__1038/O                                   Sp12to4                      450              2998   +INF  FALL       1
I__1041/I                                   LocalMux                       0              2998   +INF  FALL       1
I__1041/O                                   LocalMux                     309              3308   +INF  FALL       1
I__1043/I                                   InMux                          0              3308   +INF  FALL       1
I__1043/O                                   InMux                        218              3526   +INF  FALL       1
i444_1_lut_2_lut_LC_5_11_6/in0              LogicCell40_SEQ_MODE_0000      0              3526   +INF  FALL       1
i444_1_lut_2_lut_LC_5_11_6/lcout            LogicCell40_SEQ_MODE_0000    387              3912   +INF  FALL       1
I__1029/I                                   Odrv4                          0              3912   +INF  FALL       1
I__1029/O                                   Odrv4                        373              4285   +INF  FALL       1
I__1030/I                                   LocalMux                       0              4285   +INF  FALL       1
I__1030/O                                   LocalMux                     309              4594   +INF  FALL       1
I__1031/I                                   InMux                          0              4594   +INF  FALL       1
I__1031/O                                   InMux                        218              4812   +INF  FALL       1
I__1032/I                                   CascadeMux                     0              4812   +INF  FALL       1
I__1032/O                                   CascadeMux                     0              4812   +INF  FALL       1
sub_72_add_2_15_lut_LC_5_9_5/in2            LogicCell40_SEQ_MODE_0000      0              4812   +INF  FALL       1
sub_72_add_2_15_lut_LC_5_9_5/lcout          LogicCell40_SEQ_MODE_0000    352              5164   +INF  FALL       1
I__904/I                                    Odrv4                          0              5164   +INF  FALL       1
I__904/O                                    Odrv4                        373              5537   +INF  FALL       1
I__905/I                                    Span4Mux_h                     0              5537   +INF  FALL       1
I__905/O                                    Span4Mux_h                   316              5853   +INF  FALL       1
I__906/I                                    LocalMux                       0              5853   +INF  FALL       1
I__906/O                                    LocalMux                     309              6162   +INF  FALL       1
I__907/I                                    InMux                          0              6162   +INF  FALL       1
I__907/O                                    InMux                        218              6380   +INF  FALL       1
t0off_i0_i13_LC_5_7_5/in1                   LogicCell40_SEQ_MODE_1000      0              6380   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i13_LC_5_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[13]
Path End         : t0on_i0_i12_LC_3_9_4/in1
Capture Clock    : t0on_i0_i12_LC_3_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3379
---------------------------------------   ---- 
End-of-path arrival time (ps)             3379
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[13]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_13_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__410/I                                    Odrv4                          0               974   +INF  FALL       1
I__410/O                                    Odrv4                        373              1347   +INF  FALL       1
I__412/I                                    Span4Mux_h                     0              1347   +INF  FALL       1
I__412/O                                    Span4Mux_h                   316              1663   +INF  FALL       1
I__414/I                                    Span4Mux_v                     0              1663   +INF  FALL       1
I__414/O                                    Span4Mux_v                   373              2036   +INF  FALL       1
I__417/I                                    LocalMux                       0              2036   +INF  FALL       1
I__417/O                                    LocalMux                     309              2345   +INF  FALL       1
I__420/I                                    InMux                          0              2345   +INF  FALL       1
I__420/O                                    InMux                        218              2563   +INF  FALL       1
i553_2_lut_LC_3_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              2563   +INF  FALL       1
i553_2_lut_LC_3_8_6/lcout                   LogicCell40_SEQ_MODE_0000    288              2851   +INF  FALL       2
I__908/I                                    LocalMux                       0              2851   +INF  FALL       1
I__908/O                                    LocalMux                     309              3161   +INF  FALL       1
I__910/I                                    InMux                          0              3161   +INF  FALL       1
I__910/O                                    InMux                        218              3379   +INF  FALL       1
t0on_i0_i12_LC_3_9_4/in1                    LogicCell40_SEQ_MODE_1000      0              3379   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i12_LC_3_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[13]
Path End         : t0off_i0_i12_LC_3_7_3/in0
Capture Clock    : t0off_i0_i12_LC_3_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5741
---------------------------------------   ---- 
End-of-path arrival time (ps)             5741
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[13]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_13_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_13_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_13_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_13_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__410/I                                     Odrv4                          0               924   +INF  FALL       1
I__410/O                                     Odrv4                        373              1297   +INF  FALL       1
I__412/I                                     Span4Mux_h                     0              1297   +INF  FALL       1
I__412/O                                     Span4Mux_h                   316              1613   +INF  FALL       1
I__414/I                                     Span4Mux_v                     0              1613   +INF  FALL       1
I__414/O                                     Span4Mux_v                   373              1986   +INF  FALL       1
I__417/I                                     LocalMux                       0              1986   +INF  FALL       1
I__417/O                                     LocalMux                     309              2295   +INF  FALL       1
I__421/I                                     InMux                          0              2295   +INF  FALL       1
I__421/O                                     InMux                        218              2513   +INF  FALL       1
sub_72_inv_0_i13_1_lut_2_lut_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              2513   +INF  FALL       1
sub_72_inv_0_i13_1_lut_2_lut_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    387              2900   +INF  FALL       1
I__674/I                                     Odrv4                          0              2900   +INF  FALL       1
I__674/O                                     Odrv4                        373              3273   +INF  FALL       1
I__675/I                                     Span4Mux_h                     0              3273   +INF  FALL       1
I__675/O                                     Span4Mux_h                   316              3589   +INF  FALL       1
I__676/I                                     LocalMux                       0              3589   +INF  FALL       1
I__676/O                                     LocalMux                     309              3898   +INF  FALL       1
I__677/I                                     InMux                          0              3898   +INF  FALL       1
I__677/O                                     InMux                        218              4116   +INF  FALL       1
I__678/I                                     CascadeMux                     0              4116   +INF  FALL       1
I__678/O                                     CascadeMux                     0              4116   +INF  FALL       1
sub_72_add_2_14_lut_LC_5_9_4/in2             LogicCell40_SEQ_MODE_0000      0              4116   +INF  FALL       1
sub_72_add_2_14_lut_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_0000    352              4468   +INF  FALL       1
I__670/I                                     Odrv4                          0              4468   +INF  FALL       1
I__670/O                                     Odrv4                        373              4841   +INF  FALL       1
I__671/I                                     Span4Mux_v                     0              4841   +INF  FALL       1
I__671/O                                     Span4Mux_v                   373              5213   +INF  FALL       1
I__672/I                                     LocalMux                       0              5213   +INF  FALL       1
I__672/O                                     LocalMux                     309              5523   +INF  FALL       1
I__673/I                                     InMux                          0              5523   +INF  FALL       1
I__673/O                                     InMux                        218              5741   +INF  FALL       1
t0off_i0_i12_LC_3_7_3/in0                    LogicCell40_SEQ_MODE_1000      0              5741   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i12_LC_3_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[12]
Path End         : t0on_i0_i11_LC_3_10_4/in0
Capture Clock    : t0on_i0_i11_LC_3_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3773
---------------------------------------   ---- 
End-of-path arrival time (ps)             3773
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[12]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_12_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1056/I                                   Odrv12                         0               974   +INF  FALL       1
I__1056/O                                   Odrv12                       541              1515   +INF  FALL       1
I__1059/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__1059/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__1063/I                                   Span4Mux_v                     0              1965   +INF  FALL       1
I__1063/O                                   Span4Mux_v                   373              2338   +INF  FALL       1
I__1067/I                                   LocalMux                       0              2338   +INF  FALL       1
I__1067/O                                   LocalMux                     309              2648   +INF  FALL       1
I__1071/I                                   InMux                          0              2648   +INF  FALL       1
I__1071/O                                   InMux                        218              2866   +INF  FALL       1
i552_2_lut_LC_3_11_2/in1                    LogicCell40_SEQ_MODE_0000      0              2866   +INF  FALL       1
i552_2_lut_LC_3_11_2/lcout                  LogicCell40_SEQ_MODE_0000    380              3245   +INF  FALL       2
I__679/I                                    LocalMux                       0              3245   +INF  FALL       1
I__679/O                                    LocalMux                     309              3555   +INF  FALL       1
I__681/I                                    InMux                          0              3555   +INF  FALL       1
I__681/O                                    InMux                        218              3773   +INF  FALL       1
t0on_i0_i11_LC_3_10_4/in0                   LogicCell40_SEQ_MODE_1000      0              3773   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i11_LC_3_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[12]
Path End         : t0off_i0_i11_LC_5_7_1/in1
Capture Clock    : t0off_i0_i11_LC_5_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5424
---------------------------------------   ---- 
End-of-path arrival time (ps)             5424
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[12]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_12_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_12_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_12_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_12_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1056/I                                     Odrv12                         0               924   +INF  FALL       1
I__1056/O                                     Odrv12                       541              1465   +INF  FALL       1
I__1060/I                                     Sp12to4                        0              1465   +INF  FALL       1
I__1060/O                                     Sp12to4                      450              1915   +INF  FALL       1
I__1064/I                                     Span4Mux_v                     0              1915   +INF  FALL       1
I__1064/O                                     Span4Mux_v                   373              2288   +INF  FALL       1
I__1068/I                                     LocalMux                       0              2288   +INF  FALL       1
I__1068/O                                     LocalMux                     309              2598   +INF  FALL       1
I__1072/I                                     InMux                          0              2598   +INF  FALL       1
I__1072/O                                     InMux                        218              2816   +INF  FALL       1
sub_72_inv_0_i12_1_lut_2_lut_LC_5_11_2/in3    LogicCell40_SEQ_MODE_0000      0              2816   +INF  FALL       1
sub_72_inv_0_i12_1_lut_2_lut_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    288              3104   +INF  FALL       1
I__1052/I                                     Odrv12                         0              3104   +INF  FALL       1
I__1052/O                                     Odrv12                       541              3645   +INF  FALL       1
I__1053/I                                     LocalMux                       0              3645   +INF  FALL       1
I__1053/O                                     LocalMux                     309              3955   +INF  FALL       1
I__1054/I                                     InMux                          0              3955   +INF  FALL       1
I__1054/O                                     InMux                        218              4173   +INF  FALL       1
I__1055/I                                     CascadeMux                     0              4173   +INF  FALL       1
I__1055/O                                     CascadeMux                     0              4173   +INF  FALL       1
sub_72_add_2_13_lut_LC_5_9_3/in2              LogicCell40_SEQ_MODE_0000      0              4173   +INF  FALL       1
sub_72_add_2_13_lut_LC_5_9_3/lcout            LogicCell40_SEQ_MODE_0000    352              4524   +INF  FALL       1
I__686/I                                      Odrv4                          0              4524   +INF  FALL       1
I__686/O                                      Odrv4                        373              4897   +INF  FALL       1
I__687/I                                      LocalMux                       0              4897   +INF  FALL       1
I__687/O                                      LocalMux                     309              5206   +INF  FALL       1
I__688/I                                      InMux                          0              5206   +INF  FALL       1
I__688/O                                      InMux                        218              5424   +INF  FALL       1
t0off_i0_i11_LC_5_7_1/in1                     LogicCell40_SEQ_MODE_1000      0              5424   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i11_LC_5_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[11]
Path End         : t0on_i0_i10_LC_3_9_2/in1
Capture Clock    : t0on_i0_i10_LC_3_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3695
---------------------------------------   ---- 
End-of-path arrival time (ps)             3695
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[11]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_11_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__805/I                                    Odrv12                         0               974   +INF  FALL       1
I__805/O                                    Odrv12                       541              1515   +INF  FALL       1
I__806/I                                    LocalMux                       0              1515   +INF  FALL       1
I__806/O                                    LocalMux                     309              1825   +INF  FALL       1
I__810/I                                    InMux                          0              1825   +INF  FALL       1
I__810/O                                    InMux                        218              2043   +INF  FALL       1
i551_2_lut_LC_1_10_0/in1                    LogicCell40_SEQ_MODE_0000      0              2043   +INF  FALL       1
i551_2_lut_LC_1_10_0/lcout                  LogicCell40_SEQ_MODE_0000    380              2423   +INF  FALL       2
I__689/I                                    Odrv4                          0              2423   +INF  FALL       1
I__689/O                                    Odrv4                        373              2795   +INF  FALL       1
I__691/I                                    Span4Mux_v                     0              2795   +INF  FALL       1
I__691/O                                    Span4Mux_v                   373              3168   +INF  FALL       1
I__693/I                                    LocalMux                       0              3168   +INF  FALL       1
I__693/O                                    LocalMux                     309              3477   +INF  FALL       1
I__695/I                                    InMux                          0              3477   +INF  FALL       1
I__695/O                                    InMux                        218              3695   +INF  FALL       1
t0on_i0_i10_LC_3_9_2/in1                    LogicCell40_SEQ_MODE_1000      0              3695   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i10_LC_3_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[11]
Path End         : t0off_i0_i10_LC_3_7_1/in0
Capture Clock    : t0off_i0_i10_LC_3_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4974
---------------------------------------   ---- 
End-of-path arrival time (ps)             4974
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[11]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_11_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_11_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_11_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_11_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__805/I                                      Odrv12                         0               924   +INF  FALL       1
I__805/O                                      Odrv12                       541              1465   +INF  FALL       1
I__809/I                                      Span12Mux_h                    0              1465   +INF  FALL       1
I__809/O                                      Span12Mux_h                  541              2007   +INF  FALL       1
I__813/I                                      LocalMux                       0              2007   +INF  FALL       1
I__813/O                                      LocalMux                     309              2316   +INF  FALL       1
I__816/I                                      InMux                          0              2316   +INF  FALL       1
I__816/O                                      InMux                        218              2534   +INF  FALL       1
sub_72_inv_0_i11_1_lut_2_lut_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              2534   +INF  FALL       1
sub_72_inv_0_i11_1_lut_2_lut_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              2823   +INF  FALL       1
I__802/I                                      LocalMux                       0              2823   +INF  FALL       1
I__802/O                                      LocalMux                     309              3132   +INF  FALL       1
I__803/I                                      InMux                          0              3132   +INF  FALL       1
I__803/O                                      InMux                        218              3350   +INF  FALL       1
I__804/I                                      CascadeMux                     0              3350   +INF  FALL       1
I__804/O                                      CascadeMux                     0              3350   +INF  FALL       1
sub_72_add_2_12_lut_LC_5_9_2/in2              LogicCell40_SEQ_MODE_0000      0              3350   +INF  FALL       1
sub_72_add_2_12_lut_LC_5_9_2/lcout            LogicCell40_SEQ_MODE_0000    352              3701   +INF  FALL       1
I__698/I                                      Odrv4                          0              3701   +INF  FALL       1
I__698/O                                      Odrv4                        373              4074   +INF  FALL       1
I__699/I                                      Span4Mux_v                     0              4074   +INF  FALL       1
I__699/O                                      Span4Mux_v                   373              4447   +INF  FALL       1
I__700/I                                      LocalMux                       0              4447   +INF  FALL       1
I__700/O                                      LocalMux                     309              4756   +INF  FALL       1
I__701/I                                      InMux                          0              4756   +INF  FALL       1
I__701/O                                      InMux                        218              4974   +INF  FALL       1
t0off_i0_i10_LC_3_7_1/in0                     LogicCell40_SEQ_MODE_1000      0              4974   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i10_LC_3_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[10]
Path End         : t0on_i0_i9_LC_3_10_2/in0
Capture Clock    : t0on_i0_i9_LC_3_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4525
---------------------------------------   ---- 
End-of-path arrival time (ps)             4525
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[10]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_10_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__423/I                                    Odrv12                         0               974   +INF  FALL       1
I__423/O                                    Odrv12                       541              1515   +INF  FALL       1
I__424/I                                    Sp12to4                        0              1515   +INF  FALL       1
I__424/O                                    Sp12to4                      450              1965   +INF  FALL       1
I__426/I                                    Span4Mux_v                     0              1965   +INF  FALL       1
I__426/O                                    Span4Mux_v                   373              2338   +INF  FALL       1
I__428/I                                    Span4Mux_v                     0              2338   +INF  FALL       1
I__428/O                                    Span4Mux_v                   373              2711   +INF  FALL       1
I__430/I                                    LocalMux                       0              2711   +INF  FALL       1
I__430/O                                    LocalMux                     309              3020   +INF  FALL       1
I__433/I                                    InMux                          0              3020   +INF  FALL       1
I__433/O                                    InMux                        218              3238   +INF  FALL       1
i550_2_lut_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_0000      0              3238   +INF  FALL       1
i550_2_lut_LC_1_10_6/lcout                  LogicCell40_SEQ_MODE_0000    387              3625   +INF  FALL       2
I__702/I                                    Odrv4                          0              3625   +INF  FALL       1
I__702/O                                    Odrv4                        373              3998   +INF  FALL       1
I__704/I                                    LocalMux                       0              3998   +INF  FALL       1
I__704/O                                    LocalMux                     309              4307   +INF  FALL       1
I__706/I                                    InMux                          0              4307   +INF  FALL       1
I__706/O                                    InMux                        218              4525   +INF  FALL       1
t0on_i0_i9_LC_3_10_2/in0                    LogicCell40_SEQ_MODE_1000      0              4525   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i9_LC_3_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[10]
Path End         : t0off_i0_i9_LC_5_7_2/in1
Capture Clock    : t0off_i0_i9_LC_5_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6275
---------------------------------------   ---- 
End-of-path arrival time (ps)             6275
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[10]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_10_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_10_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_10_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_10_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__423/I                                     Odrv12                         0               924   +INF  FALL       1
I__423/O                                     Odrv12                       541              1465   +INF  FALL       1
I__425/I                                     Sp12to4                        0              1465   +INF  FALL       1
I__425/O                                     Sp12to4                      450              1915   +INF  FALL       1
I__427/I                                     Span4Mux_v                     0              1915   +INF  FALL       1
I__427/O                                     Span4Mux_v                   373              2288   +INF  FALL       1
I__429/I                                     LocalMux                       0              2288   +INF  FALL       1
I__429/O                                     LocalMux                     309              2598   +INF  FALL       1
I__431/I                                     InMux                          0              2598   +INF  FALL       1
I__431/O                                     InMux                        218              2816   +INF  FALL       1
sub_72_inv_0_i10_1_lut_2_lut_LC_3_8_5/in3    LogicCell40_SEQ_MODE_0000      0              2816   +INF  FALL       1
sub_72_inv_0_i10_1_lut_2_lut_LC_3_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3104   +INF  FALL       1
I__721/I                                     Odrv12                         0              3104   +INF  FALL       1
I__721/O                                     Odrv12                       541              3645   +INF  FALL       1
I__722/I                                     Sp12to4                        0              3645   +INF  FALL       1
I__722/O                                     Sp12to4                      450              4095   +INF  FALL       1
I__723/I                                     Span4Mux_v                     0              4095   +INF  FALL       1
I__723/O                                     Span4Mux_v                   373              4468   +INF  FALL       1
I__724/I                                     LocalMux                       0              4468   +INF  FALL       1
I__724/O                                     LocalMux                     309              4777   +INF  FALL       1
I__725/I                                     InMux                          0              4777   +INF  FALL       1
I__725/O                                     InMux                        218              4995   +INF  FALL       1
sub_72_add_2_11_lut_LC_5_9_1/in1             LogicCell40_SEQ_MODE_0000      0              4995   +INF  FALL       1
sub_72_add_2_11_lut_LC_5_9_1/lcout           LogicCell40_SEQ_MODE_0000    380              5375   +INF  FALL       1
I__710/I                                     Odrv4                          0              5375   +INF  FALL       1
I__710/O                                     Odrv4                        373              5748   +INF  FALL       1
I__711/I                                     LocalMux                       0              5748   +INF  FALL       1
I__711/O                                     LocalMux                     309              6057   +INF  FALL       1
I__712/I                                     InMux                          0              6057   +INF  FALL       1
I__712/O                                     InMux                        218              6275   +INF  FALL       1
t0off_i0_i9_LC_5_7_2/in1                     LogicCell40_SEQ_MODE_1000      0              6275   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i9_LC_5_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[9]
Path End         : t0on_i0_i8_LC_2_8_2/in1
Capture Clock    : t0on_i0_i8_LC_2_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3231
---------------------------------------   ---- 
End-of-path arrival time (ps)             3231
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[9]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_9_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__1079/I                                  Odrv12                         0               974   +INF  FALL       1
I__1079/O                                  Odrv12                       541              1515   +INF  FALL       1
I__1081/I                                  LocalMux                       0              1515   +INF  FALL       1
I__1081/O                                  LocalMux                     309              1825   +INF  FALL       1
I__1084/I                                  InMux                          0              1825   +INF  FALL       1
I__1084/O                                  InMux                        218              2043   +INF  FALL       1
i545_2_lut_LC_2_11_5/in3                   LogicCell40_SEQ_MODE_0000      0              2043   +INF  FALL       1
i545_2_lut_LC_2_11_5/lcout                 LogicCell40_SEQ_MODE_0000    288              2331   +INF  FALL       2
I__713/I                                   Odrv4                          0              2331   +INF  FALL       1
I__713/O                                   Odrv4                        373              2704   +INF  FALL       1
I__715/I                                   LocalMux                       0              2704   +INF  FALL       1
I__715/O                                   LocalMux                     309              3013   +INF  FALL       1
I__717/I                                   InMux                          0              3013   +INF  FALL       1
I__717/O                                   InMux                        218              3231   +INF  FALL       1
t0on_i0_i8_LC_2_8_2/in1                    LogicCell40_SEQ_MODE_1000      0              3231   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i8_LC_2_8_2/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[9]
Path End         : t0off_i0_i8_LC_5_6_2/in1
Capture Clock    : t0off_i0_i8_LC_5_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             4601
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[9]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_9_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_9_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_9_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_9_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__1079/I                                    Odrv12                         0               924   +INF  FALL       1
I__1079/O                                    Odrv12                       541              1465   +INF  FALL       1
I__1082/I                                    LocalMux                       0              1465   +INF  FALL       1
I__1082/O                                    LocalMux                     309              1775   +INF  FALL       1
I__1086/I                                    InMux                          0              1775   +INF  FALL       1
I__1086/O                                    InMux                        218              1993   +INF  FALL       1
sub_72_inv_0_i9_1_lut_2_lut_LC_5_11_1/in3    LogicCell40_SEQ_MODE_0000      0              1993   +INF  FALL       1
sub_72_inv_0_i9_1_lut_2_lut_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              2281   +INF  FALL       1
I__1075/I                                    Odrv4                          0              2281   +INF  FALL       1
I__1075/O                                    Odrv4                        373              2654   +INF  FALL       1
I__1076/I                                    LocalMux                       0              2654   +INF  FALL       1
I__1076/O                                    LocalMux                     309              2963   +INF  FALL       1
I__1077/I                                    InMux                          0              2963   +INF  FALL       1
I__1077/O                                    InMux                        218              3181   +INF  FALL       1
I__1078/I                                    CascadeMux                     0              3181   +INF  FALL       1
I__1078/O                                    CascadeMux                     0              3181   +INF  FALL       1
sub_72_add_2_10_lut_LC_5_9_0/in2             LogicCell40_SEQ_MODE_0000      0              3181   +INF  FALL       1
sub_72_add_2_10_lut_LC_5_9_0/lcout           LogicCell40_SEQ_MODE_0000    352              3533   +INF  FALL       1
I__727/I                                     Odrv12                         0              3533   +INF  FALL       1
I__727/O                                     Odrv12                       541              4074   +INF  FALL       1
I__728/I                                     LocalMux                       0              4074   +INF  FALL       1
I__728/O                                     LocalMux                     309              4384   +INF  FALL       1
I__729/I                                     InMux                          0              4384   +INF  FALL       1
I__729/O                                     InMux                        218              4601   +INF  FALL       1
t0off_i0_i8_LC_5_6_2/in1                     LogicCell40_SEQ_MODE_1000      0              4601   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i8_LC_5_6_2/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[8]
Path End         : t0off_i0_i7_LC_3_7_4/in1
Capture Clock    : t0off_i0_i7_LC_3_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5636
---------------------------------------   ---- 
End-of-path arrival time (ps)             5636
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[8]                                      CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_8_iopad/DOUT             IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_8_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_8_preio/DIN0             PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__786/I                                     Odrv4                          0               974   +INF  FALL       1
I__786/O                                     Odrv4                        373              1347   +INF  FALL       1
I__788/I                                     Span4Mux_v                     0              1347   +INF  FALL       1
I__788/O                                     Span4Mux_v                   373              1719   +INF  FALL       1
I__790/I                                     Span4Mux_h                     0              1719   +INF  FALL       1
I__790/O                                     Span4Mux_h                   316              2036   +INF  FALL       1
I__793/I                                     Span4Mux_h                     0              2036   +INF  FALL       1
I__793/O                                     Span4Mux_h                   316              2352   +INF  FALL       1
I__797/I                                     LocalMux                       0              2352   +INF  FALL       1
I__797/O                                     LocalMux                     309              2662   +INF  FALL       1
I__799/I                                     InMux                          0              2662   +INF  FALL       1
I__799/O                                     InMux                        218              2880   +INF  FALL       1
sub_72_inv_0_i8_1_lut_2_lut_LC_5_10_6/in3    LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
sub_72_inv_0_i8_1_lut_2_lut_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3168   +INF  FALL       1
I__782/I                                     Odrv4                          0              3168   +INF  FALL       1
I__782/O                                     Odrv4                        373              3541   +INF  FALL       1
I__783/I                                     LocalMux                       0              3541   +INF  FALL       1
I__783/O                                     LocalMux                     309              3850   +INF  FALL       1
I__784/I                                     InMux                          0              3850   +INF  FALL       1
I__784/O                                     InMux                        218              4068   +INF  FALL       1
I__785/I                                     CascadeMux                     0              4068   +INF  FALL       1
I__785/O                                     CascadeMux                     0              4068   +INF  FALL       1
sub_72_add_2_9_lut_LC_5_8_7/in2              LogicCell40_SEQ_MODE_0000      0              4068   +INF  FALL       1
sub_72_add_2_9_lut_LC_5_8_7/lcout            LogicCell40_SEQ_MODE_0000    352              4419   +INF  FALL       1
I__738/I                                     Odrv4                          0              4419   +INF  FALL       1
I__738/O                                     Odrv4                        373              4792   +INF  FALL       1
I__739/I                                     Span4Mux_h                     0              4792   +INF  FALL       1
I__739/O                                     Span4Mux_h                   316              5109   +INF  FALL       1
I__740/I                                     LocalMux                       0              5109   +INF  FALL       1
I__740/O                                     LocalMux                     309              5418   +INF  FALL       1
I__741/I                                     InMux                          0              5418   +INF  FALL       1
I__741/O                                     InMux                        218              5636   +INF  FALL       1
t0off_i0_i7_LC_3_7_4/in1                     LogicCell40_SEQ_MODE_1000      0              5636   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i7_LC_3_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[8]
Path End         : t0on_i0_i7_LC_3_9_1/in0
Capture Clock    : t0on_i0_i7_LC_3_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3701
---------------------------------------   ---- 
End-of-path arrival time (ps)             3701
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[8]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_8_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__787/I                                   Odrv4                          0               924   +INF  FALL       1
I__787/O                                   Odrv4                        373              1297   +INF  FALL       1
I__789/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__789/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__791/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__791/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__794/I                                   LocalMux                       0              1986   +INF  FALL       1
I__794/O                                   LocalMux                     309              2295   +INF  FALL       1
I__798/I                                   InMux                          0              2295   +INF  FALL       1
I__798/O                                   InMux                        218              2513   +INF  FALL       1
i536_2_lut_LC_3_11_6/in3                   LogicCell40_SEQ_MODE_0000      0              2513   +INF  FALL       1
i536_2_lut_LC_3_11_6/lcout                 LogicCell40_SEQ_MODE_0000    288              2801   +INF  FALL       2
I__730/I                                   Odrv4                          0              2801   +INF  FALL       1
I__730/O                                   Odrv4                        373              3174   +INF  FALL       1
I__732/I                                   LocalMux                       0              3174   +INF  FALL       1
I__732/O                                   LocalMux                     309              3483   +INF  FALL       1
I__734/I                                   InMux                          0              3483   +INF  FALL       1
I__734/O                                   InMux                        218              3701   +INF  FALL       1
t0on_i0_i7_LC_3_9_1/in0                    LogicCell40_SEQ_MODE_1000      0              3701   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i7_LC_3_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[7]
Path End         : t0on_i0_i6_LC_3_10_5/in2
Capture Clock    : t0on_i0_i6_LC_3_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4232
---------------------------------------   ---- 
End-of-path arrival time (ps)             4232
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[7]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_7_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DCNT_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DCNT_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__540/I                                   Odrv12                         0              1054   +INF  FALL       1
I__540/O                                   Odrv12                       541              1595   +INF  FALL       1
I__542/I                                   Sp12to4                        0              1595   +INF  FALL       1
I__542/O                                   Sp12to4                      450              2045   +INF  FALL       1
I__544/I                                   Span4Mux_v                     0              2045   +INF  FALL       1
I__544/O                                   Span4Mux_v                   373              2418   +INF  FALL       1
I__546/I                                   Span4Mux_v                     0              2418   +INF  FALL       1
I__546/O                                   Span4Mux_v                   373              2791   +INF  FALL       1
I__549/I                                   LocalMux                       0              2791   +INF  FALL       1
I__549/O                                   LocalMux                     309              3100   +INF  FALL       1
I__552/I                                   InMux                          0              3100   +INF  FALL       1
I__552/O                                   InMux                        218              3318   +INF  FALL       1
i539_2_lut_LC_3_11_4/in0                   LogicCell40_SEQ_MODE_0000      0              3318   +INF  FALL       1
i539_2_lut_LC_3_11_4/lcout                 LogicCell40_SEQ_MODE_0000    387              3705   +INF  FALL       2
I__742/I                                   LocalMux                       0              3705   +INF  FALL       1
I__742/O                                   LocalMux                     309              4014   +INF  FALL       1
I__744/I                                   InMux                          0              4014   +INF  FALL       1
I__744/O                                   InMux                        218              4232   +INF  FALL       1
I__746/I                                   CascadeMux                     0              4232   +INF  FALL       1
I__746/O                                   CascadeMux                     0              4232   +INF  FALL       1
t0on_i0_i6_LC_3_10_5/in2                   LogicCell40_SEQ_MODE_1000      0              4232   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i6_LC_3_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[7]
Path End         : t0off_i0_i6_LC_5_6_1/in0
Capture Clock    : t0off_i0_i6_LC_5_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6172
---------------------------------------   ---- 
End-of-path arrival time (ps)             6172
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[7]                                      CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_7_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_7_iopad/DOUT             IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DCNT_7_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DCNT_7_preio/DIN0             PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__540/I                                     Odrv12                         0              1004   +INF  FALL       1
I__540/O                                     Odrv12                       541              1545   +INF  FALL       1
I__542/I                                     Sp12to4                        0              1545   +INF  FALL       1
I__542/O                                     Sp12to4                      450              1995   +INF  FALL       1
I__544/I                                     Span4Mux_v                     0              1995   +INF  FALL       1
I__544/O                                     Span4Mux_v                   373              2368   +INF  FALL       1
I__546/I                                     Span4Mux_v                     0              2368   +INF  FALL       1
I__546/O                                     Span4Mux_v                   373              2741   +INF  FALL       1
I__549/I                                     LocalMux                       0              2741   +INF  FALL       1
I__549/O                                     LocalMux                     309              3050   +INF  FALL       1
I__553/I                                     InMux                          0              3050   +INF  FALL       1
I__553/O                                     InMux                        218              3268   +INF  FALL       1
sub_72_inv_0_i7_1_lut_2_lut_LC_3_11_7/in1    LogicCell40_SEQ_MODE_0000      0              3268   +INF  FALL       1
sub_72_inv_0_i7_1_lut_2_lut_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_0000    380              3648   +INF  FALL       1
I__754/I                                     Odrv4                          0              3648   +INF  FALL       1
I__754/O                                     Odrv4                        373              4021   +INF  FALL       1
I__755/I                                     Span4Mux_v                     0              4021   +INF  FALL       1
I__755/O                                     Span4Mux_v                   373              4393   +INF  FALL       1
I__756/I                                     LocalMux                       0              4393   +INF  FALL       1
I__756/O                                     LocalMux                     309              4703   +INF  FALL       1
I__757/I                                     InMux                          0              4703   +INF  FALL       1
I__757/O                                     InMux                        218              4921   +INF  FALL       1
I__758/I                                     CascadeMux                     0              4921   +INF  FALL       1
I__758/O                                     CascadeMux                     0              4921   +INF  FALL       1
sub_72_add_2_8_lut_LC_5_8_6/in2              LogicCell40_SEQ_MODE_0000      0              4921   +INF  FALL       1
sub_72_add_2_8_lut_LC_5_8_6/lcout            LogicCell40_SEQ_MODE_0000    352              5272   +INF  FALL       1
I__751/I                                     Odrv4                          0              5272   +INF  FALL       1
I__751/O                                     Odrv4                        373              5645   +INF  FALL       1
I__752/I                                     LocalMux                       0              5645   +INF  FALL       1
I__752/O                                     LocalMux                     309              5954   +INF  FALL       1
I__753/I                                     InMux                          0              5954   +INF  FALL       1
I__753/O                                     InMux                        218              6172   +INF  FALL       1
t0off_i0_i6_LC_5_6_1/in0                     LogicCell40_SEQ_MODE_1000      0              6172   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i6_LC_5_6_1/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[6]
Path End         : t0on_i0_i5_LC_2_8_6/in1
Capture Clock    : t0on_i0_i5_LC_2_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3941
---------------------------------------   ---- 
End-of-path arrival time (ps)             3941
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[6]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_6_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__228/I                                   Odrv12                         0               974   +INF  FALL       1
I__228/O                                   Odrv12                       541              1515   +INF  FALL       1
I__229/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__229/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__230/I                                   LocalMux                       0              2057   +INF  FALL       1
I__230/O                                   LocalMux                     309              2366   +INF  FALL       1
I__232/I                                   InMux                          0              2366   +INF  FALL       1
I__232/O                                   InMux                        218              2584   +INF  FALL       1
i542_2_lut_LC_2_6_0/in3                    LogicCell40_SEQ_MODE_0000      0              2584   +INF  FALL       1
i542_2_lut_LC_2_6_0/lcout                  LogicCell40_SEQ_MODE_0000    288              2873   +INF  FALL       2
I__759/I                                   Odrv12                         0              2873   +INF  FALL       1
I__759/O                                   Odrv12                       541              3414   +INF  FALL       1
I__761/I                                   LocalMux                       0              3414   +INF  FALL       1
I__761/O                                   LocalMux                     309              3723   +INF  FALL       1
I__763/I                                   InMux                          0              3723   +INF  FALL       1
I__763/O                                   InMux                        218              3941   +INF  FALL       1
t0on_i0_i5_LC_2_8_6/in1                    LogicCell40_SEQ_MODE_1000      0              3941   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i5_LC_2_8_6/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[6]
Path End         : t0off_i0_i5_LC_5_6_0/in1
Capture Clock    : t0off_i0_i5_LC_5_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5375
---------------------------------------   ---- 
End-of-path arrival time (ps)             5375
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[6]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_6_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_6_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_6_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_6_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__228/I                                    Odrv12                         0               924   +INF  FALL       1
I__228/O                                    Odrv12                       541              1465   +INF  FALL       1
I__229/I                                    Span12Mux_v                    0              1465   +INF  FALL       1
I__229/O                                    Span12Mux_v                  541              2007   +INF  FALL       1
I__230/I                                    LocalMux                       0              2007   +INF  FALL       1
I__230/O                                    LocalMux                     309              2316   +INF  FALL       1
I__233/I                                    InMux                          0              2316   +INF  FALL       1
I__233/O                                    InMux                        218              2534   +INF  FALL       1
sub_72_inv_0_i6_1_lut_2_lut_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              2534   +INF  FALL       1
sub_72_inv_0_i6_1_lut_2_lut_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              2823   +INF  FALL       1
I__778/I                                    Odrv4                          0              2823   +INF  FALL       1
I__778/O                                    Odrv4                        373              3195   +INF  FALL       1
I__779/I                                    Span4Mux_v                     0              3195   +INF  FALL       1
I__779/O                                    Span4Mux_v                   373              3568   +INF  FALL       1
I__780/I                                    LocalMux                       0              3568   +INF  FALL       1
I__780/O                                    LocalMux                     309              3877   +INF  FALL       1
I__781/I                                    InMux                          0              3877   +INF  FALL       1
I__781/O                                    InMux                        218              4095   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/in1             LogicCell40_SEQ_MODE_0000      0              4095   +INF  FALL       1
sub_72_add_2_7_lut_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_0000    380              4475   +INF  FALL       1
I__767/I                                    Odrv4                          0              4475   +INF  FALL       1
I__767/O                                    Odrv4                        373              4848   +INF  FALL       1
I__768/I                                    LocalMux                       0              4848   +INF  FALL       1
I__768/O                                    LocalMux                     309              5157   +INF  FALL       1
I__769/I                                    InMux                          0              5157   +INF  FALL       1
I__769/O                                    InMux                        218              5375   +INF  FALL       1
t0off_i0_i5_LC_5_6_0/in1                    LogicCell40_SEQ_MODE_1000      0              5375   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__861/I                       Span4Mux_v                     0              1413  RISE       1
I__861/O                       Span4Mux_v                   352              1765  RISE       1
I__868/I                       LocalMux                       0              1765  RISE       1
I__868/O                       LocalMux                     330              2095  RISE       1
I__880/I                       ClkMux                         0              2095  RISE       1
I__880/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i5_LC_5_6_0/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[5]
Path End         : t0off_i0_i4_LC_3_7_6/in1
Capture Clock    : t0off_i0_i4_LC_3_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5692
---------------------------------------   ---- 
End-of-path arrival time (ps)             5692
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[5]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_5_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__821/I                                   Odrv4                          0               974   +INF  FALL       1
I__821/O                                   Odrv4                        373              1347   +INF  FALL       1
I__823/I                                   Span4Mux_v                     0              1347   +INF  FALL       1
I__823/O                                   Span4Mux_v                   373              1719   +INF  FALL       1
I__825/I                                   Span4Mux_h                     0              1719   +INF  FALL       1
I__825/O                                   Span4Mux_h                   316              2036   +INF  FALL       1
I__828/I                                   Span4Mux_h                     0              2036   +INF  FALL       1
I__828/O                                   Span4Mux_h                   316              2352   +INF  FALL       1
I__832/I                                   LocalMux                       0              2352   +INF  FALL       1
I__832/O                                   LocalMux                     309              2662   +INF  FALL       1
I__833/I                                   InMux                          0              2662   +INF  FALL       1
I__833/O                                   InMux                        218              2880   +INF  FALL       1
i453_1_lut_2_lut_LC_5_10_2/in3             LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
i453_1_lut_2_lut_LC_5_10_2/lcout           LogicCell40_SEQ_MODE_0000    288              3168   +INF  FALL       1
I__817/I                                   Odrv4                          0              3168   +INF  FALL       1
I__817/O                                   Odrv4                        373              3541   +INF  FALL       1
I__818/I                                   LocalMux                       0              3541   +INF  FALL       1
I__818/O                                   LocalMux                     309              3850   +INF  FALL       1
I__819/I                                   InMux                          0              3850   +INF  FALL       1
I__819/O                                   InMux                        218              4068   +INF  FALL       1
I__820/I                                   CascadeMux                     0              4068   +INF  FALL       1
I__820/O                                   CascadeMux                     0              4068   +INF  FALL       1
sub_72_add_2_6_lut_LC_5_8_4/in2            LogicCell40_SEQ_MODE_0000      0              4068   +INF  FALL       1
sub_72_add_2_6_lut_LC_5_8_4/lcout          LogicCell40_SEQ_MODE_0000    352              4419   +INF  FALL       1
I__555/I                                   Odrv4                          0              4419   +INF  FALL       1
I__555/O                                   Odrv4                        373              4792   +INF  FALL       1
I__556/I                                   Span4Mux_v                     0              4792   +INF  FALL       1
I__556/O                                   Span4Mux_v                   373              5165   +INF  FALL       1
I__557/I                                   LocalMux                       0              5165   +INF  FALL       1
I__557/O                                   LocalMux                     309              5474   +INF  FALL       1
I__558/I                                   InMux                          0              5474   +INF  FALL       1
I__558/O                                   InMux                        218              5692   +INF  FALL       1
t0off_i0_i4_LC_3_7_6/in1                   LogicCell40_SEQ_MODE_1000      0              5692   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i4_LC_3_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[4]
Path End         : t0off_i0_i3_LC_5_7_7/in3
Capture Clock    : t0off_i0_i3_LC_5_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5544
---------------------------------------   ---- 
End-of-path arrival time (ps)             5544
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[4]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_4_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__435/I                                   Odrv4                          0               974   +INF  FALL       1
I__435/O                                   Odrv4                        373              1347   +INF  FALL       1
I__437/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__437/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__439/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__439/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__441/I                                   LocalMux                       0              2036   +INF  FALL       1
I__441/O                                   LocalMux                     309              2345   +INF  FALL       1
I__445/I                                   InMux                          0              2345   +INF  FALL       1
I__445/O                                   InMux                        218              2563   +INF  FALL       1
i455_1_lut_2_lut_LC_3_8_4/in3              LogicCell40_SEQ_MODE_0000      0              2563   +INF  FALL       1
i455_1_lut_2_lut_LC_3_8_4/lcout            LogicCell40_SEQ_MODE_0000    288              2851   +INF  FALL       1
I__570/I                                   Odrv12                         0              2851   +INF  FALL       1
I__570/O                                   Odrv12                       541              3393   +INF  FALL       1
I__571/I                                   LocalMux                       0              3393   +INF  FALL       1
I__571/O                                   LocalMux                     309              3702   +INF  FALL       1
I__572/I                                   InMux                          0              3702   +INF  FALL       1
I__572/O                                   InMux                        218              3920   +INF  FALL       1
I__573/I                                   CascadeMux                     0              3920   +INF  FALL       1
I__573/O                                   CascadeMux                     0              3920   +INF  FALL       1
sub_72_add_2_5_lut_LC_5_8_3/in2            LogicCell40_SEQ_MODE_0000      0              3920   +INF  FALL       1
sub_72_add_2_5_lut_LC_5_8_3/lcout          LogicCell40_SEQ_MODE_0000    352              4272   +INF  FALL       1
I__566/I                                   Odrv4                          0              4272   +INF  FALL       1
I__566/O                                   Odrv4                        373              4644   +INF  FALL       1
I__567/I                                   Span4Mux_v                     0              4644   +INF  FALL       1
I__567/O                                   Span4Mux_v                   373              5017   +INF  FALL       1
I__568/I                                   LocalMux                       0              5017   +INF  FALL       1
I__568/O                                   LocalMux                     309              5326   +INF  FALL       1
I__569/I                                   InMux                          0              5326   +INF  FALL       1
I__569/O                                   InMux                        218              5544   +INF  FALL       1
t0off_i0_i3_LC_5_7_7/in3                   LogicCell40_SEQ_MODE_1000      0              5544   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i3_LC_5_7_7/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[4]
Path End         : t0on_i0_i3_LC_3_9_3/in0
Capture Clock    : t0on_i0_i3_LC_3_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4074
---------------------------------------   ---- 
End-of-path arrival time (ps)             4074
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[4]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_4_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__435/I                                   Odrv4                          0               924   +INF  FALL       1
I__435/O                                   Odrv4                        373              1297   +INF  FALL       1
I__437/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__437/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__439/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__439/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__443/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__443/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__447/I                                   LocalMux                       0              2358   +INF  FALL       1
I__447/O                                   LocalMux                     309              2668   +INF  FALL       1
I__450/I                                   InMux                          0              2668   +INF  FALL       1
I__450/O                                   InMux                        218              2886   +INF  FALL       1
i1_2_lut_LC_3_11_3/in3                     LogicCell40_SEQ_MODE_0000      0              2886   +INF  FALL       1
i1_2_lut_LC_3_11_3/lcout                   LogicCell40_SEQ_MODE_0000    288              3174   +INF  FALL       2
I__559/I                                   Odrv4                          0              3174   +INF  FALL       1
I__559/O                                   Odrv4                        373              3547   +INF  FALL       1
I__560/I                                   LocalMux                       0              3547   +INF  FALL       1
I__560/O                                   LocalMux                     309              3856   +INF  FALL       1
I__562/I                                   InMux                          0              3856   +INF  FALL       1
I__562/O                                   InMux                        218              4074   +INF  FALL       1
t0on_i0_i3_LC_3_9_3/in0                    LogicCell40_SEQ_MODE_1000      0              4074   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i3_LC_3_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[3]
Path End         : t0on_i0_i2_LC_3_10_1/in1
Capture Clock    : t0on_i0_i2_LC_3_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2616
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3681
---------------------------------------   ---- 
End-of-path arrival time (ps)             3681
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[3]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_3_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__937/I                                   Odrv12                         0               974   +INF  FALL       1
I__937/O                                   Odrv12                       541              1515   +INF  FALL       1
I__940/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__940/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__944/I                                   Span4Mux_v                     0              1965   +INF  FALL       1
I__944/O                                   Span4Mux_v                   373              2338   +INF  FALL       1
I__948/I                                   LocalMux                       0              2338   +INF  FALL       1
I__948/O                                   LocalMux                     309              2648   +INF  FALL       1
I__952/I                                   InMux                          0              2648   +INF  FALL       1
I__952/O                                   InMux                        218              2866   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/in3               LogicCell40_SEQ_MODE_0000      0              2866   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/lcout             LogicCell40_SEQ_MODE_0000    288              3154   +INF  FALL       2
I__579/I                                   LocalMux                       0              3154   +INF  FALL       1
I__579/O                                   LocalMux                     309              3463   +INF  FALL       1
I__581/I                                   InMux                          0              3463   +INF  FALL       1
I__581/O                                   InMux                        218              3681   +INF  FALL       1
t0on_i0_i2_LC_3_10_1/in1                   LogicCell40_SEQ_MODE_1000      0              3681   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__876/I                       LocalMux                       0              1976  RISE       1
I__876/O                       LocalMux                     330              2306  RISE       1
I__887/I                       ClkMux                         0              2306  RISE       1
I__887/O                       ClkMux                       309              2616  RISE       1
t0on_i0_i2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[3]
Path End         : t0off_i0_i2_LC_3_7_2/in3
Capture Clock    : t0off_i0_i2_LC_3_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2967
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6001
---------------------------------------   ---- 
End-of-path arrival time (ps)             6001
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[3]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_3_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__937/I                                   Odrv12                         0               924   +INF  FALL       1
I__937/O                                   Odrv12                       541              1465   +INF  FALL       1
I__940/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__940/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__944/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__944/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__948/I                                   LocalMux                       0              2288   +INF  FALL       1
I__948/O                                   LocalMux                     309              2598   +INF  FALL       1
I__952/I                                   InMux                          0              2598   +INF  FALL       1
I__952/O                                   InMux                        218              2816   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/in3               LogicCell40_SEQ_MODE_0000      0              2816   +INF  FALL       1
i1_2_lut_adj_2_LC_3_11_1/lcout             LogicCell40_SEQ_MODE_0000    288              3104   +INF  FALL       2
I__580/I                                   Odrv4                          0              3104   +INF  FALL       1
I__580/O                                   Odrv4                        373              3476   +INF  FALL       1
I__582/I                                   Span4Mux_v                     0              3476   +INF  FALL       1
I__582/O                                   Span4Mux_v                   373              3849   +INF  FALL       1
I__583/I                                   LocalMux                       0              3849   +INF  FALL       1
I__583/O                                   LocalMux                     309              4159   +INF  FALL       1
I__584/I                                   InMux                          0              4159   +INF  FALL       1
I__584/O                                   InMux                        218              4376   +INF  FALL       1
I__585/I                                   CascadeMux                     0              4376   +INF  FALL       1
I__585/O                                   CascadeMux                     0              4376   +INF  FALL       1
sub_72_add_2_4_lut_LC_5_8_2/in2            LogicCell40_SEQ_MODE_0000      0              4376   +INF  FALL       1
sub_72_add_2_4_lut_LC_5_8_2/lcout          LogicCell40_SEQ_MODE_0000    352              4728   +INF  FALL       1
I__575/I                                   Odrv4                          0              4728   +INF  FALL       1
I__575/O                                   Odrv4                        373              5101   +INF  FALL       1
I__576/I                                   Span4Mux_v                     0              5101   +INF  FALL       1
I__576/O                                   Span4Mux_v                   373              5473   +INF  FALL       1
I__577/I                                   LocalMux                       0              5473   +INF  FALL       1
I__577/O                                   LocalMux                     309              5783   +INF  FALL       1
I__578/I                                   InMux                          0              5783   +INF  FALL       1
I__578/O                                   InMux                        218              6001   +INF  FALL       1
t0off_i0_i2_LC_3_7_2/in3                   LogicCell40_SEQ_MODE_1000      0              6001   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__851/I                       Sp12to4                        0               492  RISE       1
I__851/O                       Sp12to4                      429               921  RISE       1
I__855/I                       Span4Mux_v                     0               921  RISE       1
I__855/O                       Span4Mux_v                   352              1273  RISE       1
I__859/I                       Span4Mux_v                     0              1273  RISE       1
I__859/O                       Span4Mux_v                   352              1624  RISE       1
I__866/I                       Span4Mux_v                     0              1624  RISE       1
I__866/O                       Span4Mux_v                   352              1976  RISE       1
I__877/I                       Span4Mux_v                     0              1976  RISE       1
I__877/O                       Span4Mux_v                   352              2327  RISE       1
I__888/I                       LocalMux                       0              2327  RISE       1
I__888/O                       LocalMux                     330              2658  RISE       1
I__892/I                       ClkMux                         0              2658  RISE       1
I__892/O                       ClkMux                       309              2967  RISE       1
t0off_i0_i2_LC_3_7_2/clk       LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[2]
Path End         : t0on_i0_i1_LC_2_8_1/in0
Capture Clock    : t0on_i0_i1_LC_2_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4223
---------------------------------------   ---- 
End-of-path arrival time (ps)             4223
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[2]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_2_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__333/I                                   Odrv12                         0               974   +INF  FALL       1
I__333/O                                   Odrv12                       541              1515   +INF  FALL       1
I__334/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__334/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__335/I                                   Sp12to4                        0              2057   +INF  FALL       1
I__335/O                                   Sp12to4                      450              2507   +INF  FALL       1
I__337/I                                   LocalMux                       0              2507   +INF  FALL       1
I__337/O                                   LocalMux                     309              2816   +INF  FALL       1
I__339/I                                   InMux                          0              2816   +INF  FALL       1
I__339/O                                   InMux                        218              3034   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/in3                LogicCell40_SEQ_MODE_0000      0              3034   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/lcout              LogicCell40_SEQ_MODE_0000    288              3323   +INF  FALL       2
I__593/I                                   Odrv4                          0              3323   +INF  FALL       1
I__593/O                                   Odrv4                        373              3695   +INF  FALL       1
I__594/I                                   LocalMux                       0              3695   +INF  FALL       1
I__594/O                                   LocalMux                     309              4005   +INF  FALL       1
I__596/I                                   InMux                          0              4005   +INF  FALL       1
I__596/O                                   InMux                        218              4223   +INF  FALL       1
t0on_i0_i1_LC_2_8_1/in0                    LogicCell40_SEQ_MODE_1000      0              4223   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__873/I                       LocalMux                       0              2067  RISE       1
I__873/O                       LocalMux                     330              2398  RISE       1
I__883/I                       ClkMux                         0              2398  RISE       1
I__883/O                       ClkMux                       309              2707  RISE       1
t0on_i0_i1_LC_2_8_1/clk        LogicCell40_SEQ_MODE_1000      0              2707  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[2]
Path End         : t0off_i0_i1_LC_5_7_6/in0
Capture Clock    : t0off_i0_i1_LC_5_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5741
---------------------------------------   ---- 
End-of-path arrival time (ps)             5741
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[2]                                    CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_2_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__333/I                                   Odrv12                         0               924   +INF  FALL       1
I__333/O                                   Odrv12                       541              1465   +INF  FALL       1
I__334/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__334/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__335/I                                   Sp12to4                        0              2007   +INF  FALL       1
I__335/O                                   Sp12to4                      450              2457   +INF  FALL       1
I__337/I                                   LocalMux                       0              2457   +INF  FALL       1
I__337/O                                   LocalMux                     309              2766   +INF  FALL       1
I__339/I                                   InMux                          0              2766   +INF  FALL       1
I__339/O                                   InMux                        218              2984   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/in3                LogicCell40_SEQ_MODE_0000      0              2984   +INF  FALL       1
i1_2_lut_adj_4_LC_3_6_4/lcout              LogicCell40_SEQ_MODE_0000    288              3273   +INF  FALL       2
I__593/I                                   Odrv4                          0              3273   +INF  FALL       1
I__593/O                                   Odrv4                        373              3645   +INF  FALL       1
I__595/I                                   Span4Mux_v                     0              3645   +INF  FALL       1
I__595/O                                   Span4Mux_v                   373              4018   +INF  FALL       1
I__597/I                                   Span4Mux_h                     0              4018   +INF  FALL       1
I__597/O                                   Span4Mux_h                   316              4334   +INF  FALL       1
I__598/I                                   LocalMux                       0              4334   +INF  FALL       1
I__598/O                                   LocalMux                     309              4644   +INF  FALL       1
I__599/I                                   InMux                          0              4644   +INF  FALL       1
I__599/O                                   InMux                        218              4862   +INF  FALL       1
I__600/I                                   CascadeMux                     0              4862   +INF  FALL       1
I__600/O                                   CascadeMux                     0              4862   +INF  FALL       1
sub_72_add_2_3_lut_LC_5_8_1/in2            LogicCell40_SEQ_MODE_0000      0              4862   +INF  FALL       1
sub_72_add_2_3_lut_LC_5_8_1/lcout          LogicCell40_SEQ_MODE_0000    352              5213   +INF  FALL       1
I__591/I                                   LocalMux                       0              5213   +INF  FALL       1
I__591/O                                   LocalMux                     309              5523   +INF  FALL       1
I__592/I                                   InMux                          0              5523   +INF  FALL       1
I__592/O                                   InMux                        218              5741   +INF  FALL       1
t0off_i0_i1_LC_5_7_6/in0                   LogicCell40_SEQ_MODE_1000      0              5741   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i1_LC_5_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[1]
Path End         : t0on_i0_i0_LC_3_9_5/in0
Capture Clock    : t0on_i0_i0_LC_3_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2545
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4595
---------------------------------------   ---- 
End-of-path arrival time (ps)             4595
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[1]                                    CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DCNT_1_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DCNT_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DCNT_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__346/I                                   Odrv12                         0               974   +INF  FALL       1
I__346/O                                   Odrv12                       541              1515   +INF  FALL       1
I__347/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__347/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__348/I                                   Sp12to4                        0              2057   +INF  FALL       1
I__348/O                                   Sp12to4                      450              2507   +INF  FALL       1
I__349/I                                   LocalMux                       0              2507   +INF  FALL       1
I__349/O                                   LocalMux                     309              2816   +INF  FALL       1
I__351/I                                   InMux                          0              2816   +INF  FALL       1
I__351/O                                   InMux                        218              3034   +INF  FALL       1
i544_2_lut_LC_1_5_1/in3                    LogicCell40_SEQ_MODE_0000      0              3034   +INF  FALL       1
i544_2_lut_LC_1_5_1/lcout                  LogicCell40_SEQ_MODE_0000    288              3323   +INF  FALL       3
I__602/I                                   Odrv4                          0              3323   +INF  FALL       1
I__602/O                                   Odrv4                        373              3695   +INF  FALL       1
I__605/I                                   Span4Mux_v                     0              3695   +INF  FALL       1
I__605/O                                   Span4Mux_v                   373              4068   +INF  FALL       1
I__607/I                                   LocalMux                       0              4068   +INF  FALL       1
I__607/O                                   LocalMux                     309              4377   +INF  FALL       1
I__609/I                                   InMux                          0              4377   +INF  FALL       1
I__609/O                                   InMux                        218              4595   +INF  FALL       1
t0on_i0_i0_LC_3_9_5/in0                    LogicCell40_SEQ_MODE_1000      0              4595   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__864/I                       LocalMux                       0              1906  RISE       1
I__864/O                       LocalMux                     330              2236  RISE       1
I__871/I                       ClkMux                         0              2236  RISE       1
I__871/O                       ClkMux                       309              2545  RISE       1
t0on_i0_i0_LC_3_9_5/clk        LogicCell40_SEQ_MODE_1000      0              2545  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DCNT[1]
Path End         : t0off_i0_i0_LC_5_7_4/in0
Capture Clock    : t0off_i0_i0_LC_5_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2405
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5741
---------------------------------------   ---- 
End-of-path arrival time (ps)             5741
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DCNT[1]                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_1_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DCNT_1_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DCNT_1_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DCNT_1_preio/DIN0            PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__346/I                                    Odrv12                         0               924   +INF  FALL       1
I__346/O                                    Odrv12                       541              1465   +INF  FALL       1
I__347/I                                    Span12Mux_v                    0              1465   +INF  FALL       1
I__347/O                                    Span12Mux_v                  541              2007   +INF  FALL       1
I__348/I                                    Sp12to4                        0              2007   +INF  FALL       1
I__348/O                                    Sp12to4                      450              2457   +INF  FALL       1
I__350/I                                    Span4Mux_h                     0              2457   +INF  FALL       1
I__350/O                                    Span4Mux_h                   316              2773   +INF  FALL       1
I__352/I                                    LocalMux                       0              2773   +INF  FALL       1
I__352/O                                    LocalMux                     309              3083   +INF  FALL       1
I__353/I                                    InMux                          0              3083   +INF  FALL       1
I__353/O                                    InMux                        218              3301   +INF  FALL       1
sub_72_inv_0_i1_1_lut_2_lut_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              3301   +INF  FALL       1
sub_72_inv_0_i1_1_lut_2_lut_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              3589   +INF  FALL       1
I__614/I                                    Odrv4                          0              3589   +INF  FALL       1
I__614/O                                    Odrv4                        373              3962   +INF  FALL       1
I__615/I                                    Span4Mux_v                     0              3962   +INF  FALL       1
I__615/O                                    Span4Mux_v                   373              4334   +INF  FALL       1
I__616/I                                    LocalMux                       0              4334   +INF  FALL       1
I__616/O                                    LocalMux                     309              4644   +INF  FALL       1
I__617/I                                    InMux                          0              4644   +INF  FALL       1
I__617/O                                    InMux                        218              4862   +INF  FALL       1
I__618/I                                    CascadeMux                     0              4862   +INF  FALL       1
I__618/O                                    CascadeMux                     0              4862   +INF  FALL       1
sub_72_add_2_2_lut_LC_5_8_0/in2             LogicCell40_SEQ_MODE_0000      0              4862   +INF  FALL       1
sub_72_add_2_2_lut_LC_5_8_0/lcout           LogicCell40_SEQ_MODE_0000    352              5213   +INF  FALL       1
I__612/I                                    LocalMux                       0              5213   +INF  FALL       1
I__612/O                                    LocalMux                     309              5523   +INF  FALL       1
I__613/I                                    InMux                          0              5523   +INF  FALL       1
I__613/O                                    InMux                        218              5741   +INF  FALL       1
t0off_i0_i0_LC_5_7_4/in0                    LogicCell40_SEQ_MODE_1000      0              5741   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__849/I                       Odrv12                         0                 0  RISE       1
I__849/O                       Odrv12                       492               492  RISE       1
I__852/I                       Span12Mux_v                    0               492  RISE       1
I__852/O                       Span12Mux_v                  492               984  RISE       1
I__856/I                       Sp12to4                        0               984  RISE       1
I__856/O                       Sp12to4                      429              1413  RISE       1
I__860/I                       Span4Mux_v                     0              1413  RISE       1
I__860/O                       Span4Mux_v                   352              1765  RISE       1
I__867/I                       LocalMux                       0              1765  RISE       1
I__867/O                       LocalMux                     330              2095  RISE       1
I__879/I                       ClkMux                         0              2095  RISE       1
I__879/O                       ClkMux                       309              2405  RISE       1
t0off_i0_i0_LC_5_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state0_i1_LC_1_8_1/sr
Capture Clock    : state0_i1_LC_1_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2707
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3846
---------------------------------------   ---- 
End-of-path arrival time (ps)             3846
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                  Odrv4                          0              1054   +INF  FALL       1
I__954/O                                  Odrv4                        373              1427   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2488   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2488   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2805   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2805   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3178   +INF  FALL       1
I__990/I                                  LocalMux                       0              3178   +INF  FALL       1
I__990/O                                  LocalMux                     309              3487   +INF  FALL       1
I__1004/I                                 SRMux                          0              3487   +INF  FALL       1
I__1004/O                                 SRMux                        359              3846   +INF  FALL       1
state0_i1_LC_1_8_1/sr                     LogicCell40_SEQ_MODE_1010      0              3846   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__872/I                       LocalMux                       0              2067  RISE       1
I__872/O                       LocalMux                     330              2398  RISE       1
I__882/I                       ClkMux                         0              2398  RISE       1
I__882/O                       ClkMux                       309              2707  RISE       1
state0_i1_LC_1_8_1/clk         LogicCell40_SEQ_MODE_1010      0              2707  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : cnt_148_157__i1_LC_1_7_3/sr
Capture Clock    : cnt_148_157__i1_LC_1_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
cnt_148_157__i1_LC_1_7_3/sr               LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_148_157__i1_LC_1_7_3/clk   LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : cnt_state_i0_LC_1_7_2/sr
Capture Clock    : cnt_state_i0_LC_1_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
cnt_state_i0_LC_1_7_2/sr                  LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i0_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : cnt_state_i1_LC_1_7_1/sr
Capture Clock    : cnt_state_i1_LC_1_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
cnt_state_i1_LC_1_7_1/sr                  LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
cnt_state_i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state0_i0_LC_1_7_0/sr
Capture Clock    : state0_i0_LC_1_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2897
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4112
---------------------------------------   ---- 
End-of-path arrival time (ps)             4112
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1006/I                                 LocalMux                       0              3444   +INF  FALL       1
I__1006/O                                 LocalMux                     309              3753   +INF  FALL       1
I__1015/I                                 SRMux                          0              3753   +INF  FALL       1
I__1015/O                                 SRMux                        359              4112   +INF  FALL       1
state0_i0_LC_1_7_0/sr                     LogicCell40_SEQ_MODE_1010      0              4112   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__853/I                       Span12Mux_h                    0               984  RISE       1
I__853/O                       Span12Mux_h                  492              1477  RISE       1
I__857/I                       Sp12to4                        0              1477  RISE       1
I__857/O                       Sp12to4                      429              1906  RISE       1
I__863/I                       Span4Mux_v                     0              1906  RISE       1
I__863/O                       Span4Mux_v                   352              2257  RISE       1
I__870/I                       LocalMux                       0              2257  RISE       1
I__870/O                       LocalMux                     330              2588  RISE       1
I__881/I                       ClkMux                         0              2588  RISE       1
I__881/O                       ClkMux                       309              2897  RISE       1
state0_i0_LC_1_7_0/clk         LogicCell40_SEQ_MODE_1010      0              2897  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : clk3_57_LC_1_6_7/in0
Capture Clock    : clk3_57_LC_1_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3059
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4394
---------------------------------------   ---- 
End-of-path arrival time (ps)             4394
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__954/I                                  Odrv4                          0              1054   +INF  FALL       1
I__954/O                                  Odrv4                        373              1427   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1427   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1799   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1799   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2172   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2172   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2488   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2488   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2805   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2805   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3178   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3178   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3494   +INF  FALL       1
I__1007/I                                 Span4Mux_v                     0              3494   +INF  FALL       1
I__1007/O                                 Span4Mux_v                   373              3867   +INF  FALL       1
I__1016/I                                 LocalMux                       0              3867   +INF  FALL       1
I__1016/O                                 LocalMux                     309              4176   +INF  FALL       1
I__1019/I                                 InMux                          0              4176   +INF  FALL       1
I__1019/O                                 InMux                        218              4394   +INF  FALL       1
clk3_57_LC_1_6_7/in0                      LogicCell40_SEQ_MODE_1000      0              4394   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
clk3_57_LC_1_6_7/clk           LogicCell40_SEQ_MODE_1000      0              3059  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : t_clk_59_LC_1_6_5/in0
Capture Clock    : t_clk_59_LC_1_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK_DIV|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3059
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4344
---------------------------------------   ---- 
End-of-path arrival time (ps)             4344
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                     CLK_DIV                        0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RESET_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RESET_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__954/I                                  Odrv4                          0              1004   +INF  FALL       1
I__954/O                                  Odrv4                        373              1377   +INF  FALL       1
I__956/I                                  Span4Mux_v                     0              1377   +INF  FALL       1
I__956/O                                  Span4Mux_v                   373              1749   +INF  FALL       1
I__958/I                                  Span4Mux_v                     0              1749   +INF  FALL       1
I__958/O                                  Span4Mux_v                   373              2122   +INF  FALL       1
I__960/I                                  Span4Mux_h                     0              2122   +INF  FALL       1
I__960/O                                  Span4Mux_h                   316              2438   +INF  FALL       1
I__964/I                                  Span4Mux_h                     0              2438   +INF  FALL       1
I__964/O                                  Span4Mux_h                   316              2755   +INF  FALL       1
I__975/I                                  Span4Mux_v                     0              2755   +INF  FALL       1
I__975/O                                  Span4Mux_v                   373              3128   +INF  FALL       1
I__991/I                                  Span4Mux_h                     0              3128   +INF  FALL       1
I__991/O                                  Span4Mux_h                   316              3444   +INF  FALL       1
I__1007/I                                 Span4Mux_v                     0              3444   +INF  FALL       1
I__1007/O                                 Span4Mux_v                   373              3817   +INF  FALL       1
I__1016/I                                 LocalMux                       0              3817   +INF  FALL       1
I__1016/O                                 LocalMux                     309              4126   +INF  FALL       1
I__1022/I                                 InMux                          0              4126   +INF  FALL       1
I__1022/O                                 InMux                        218              4344   +INF  FALL       1
t_clk_59_LC_1_6_5/in0                     LogicCell40_SEQ_MODE_1000      0              4344   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__848/I                       Odrv12                         0                 0  RISE       1
I__848/O                       Odrv12                       492               492  RISE       1
I__850/I                       Span12Mux_v                    0               492  RISE       1
I__850/O                       Span12Mux_v                  492               984  RISE       1
I__854/I                       Sp12to4                        0               984  RISE       1
I__854/O                       Sp12to4                      429              1413  RISE       1
I__858/I                       Span4Mux_h                     0              1413  RISE       1
I__858/O                       Span4Mux_h                   302              1716  RISE       1
I__865/I                       Span4Mux_v                     0              1716  RISE       1
I__865/O                       Span4Mux_v                   352              2067  RISE       1
I__874/I                       Span4Mux_v                     0              2067  RISE       1
I__874/O                       Span4Mux_v                   352              2419  RISE       1
I__884/I                       LocalMux                       0              2419  RISE       1
I__884/O                       LocalMux                     330              2749  RISE       1
I__890/I                       ClkMux                         0              2749  RISE       1
I__890/O                       ClkMux                       309              3059  RISE       1
t_clk_59_LC_1_6_5/clk          LogicCell40_SEQ_MODE_1000      0              3059  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

