INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/relu_conv_2d.hlsrun_impl_summary, at Mon Jul 15 13:48:55 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d -config /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg -cmdlineconfig /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:48:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jjos425/Desktop/P4P33-2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jjos425' on host 'en432999.uoa.auckland.ac.nz' (Linux_x86_64 version 5.15.0-113-generic) on Mon Jul 15 13:48:56 NZST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel'
INFO: [HLS 200-2005] Using work_dir /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.cpp' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.h' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/constants.h' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/constants.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/ReLUConv1TestBench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/ReLUConv1TestBench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=relu_conv_2d' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:48:58 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/hls_data.json outdir=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip srcdir=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/misc
INFO: Copied 15 verilog file(s) to /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/verilog
INFO: Copied 15 vhdl file(s) to /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/vhdl
Generating 3 subcores in /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/ip.tmp:
impl/misc/relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/verilog
INFO: Generating relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/vhdl/relu_conv_2d.vhd (relu_conv_2d)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface image_r
INFO: Add data interface weights
INFO: Add data interface biases
INFO: Add data interface output_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/component.xml
INFO: Created IP archive /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/xilinx_com_hls_relu_conv_2d_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:49:05 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:49:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module relu_conv_2d
## set language verilog
## set family zynquplus
## set device xczu9eg
## set package -ffvb1156
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:relu_conv_2d:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project relu_conv_2d
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "relu_conv_2d"
# dict set report_options funcmodules {relu_conv_2d_relu_conv_2d_Pipeline_1 relu_conv_2d_relu_conv_2d_Pipeline_2 relu_conv_2d_relu_conv_2d_Pipeline_3 relu_conv_2d_relu_conv_2d_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_66_3_VITIS_LOOP_70_4_VITIS_LOOP relu_conv_2d_relu_conv_2d_Pipeline_5}
# dict set report_options bindmodules {relu_conv_2d_flow_control_loop_pipe_sequential_init relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1 relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1 relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1 relu_conv_2d_mul_8ns_10ns_17_1_1 relu_conv_2d_image_to_convolve_RAM_AUTO_1R1W relu_conv_2d_output_buffer_RAM_AUTO_1R1W relu_conv_2d_weight_buffer_RAM_AUTO_1R1W relu_conv_2d_biases_buffer_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-07-15 13:49:20 NZST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jul 15 13:49:20 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jul 15 13:49:20 2024] Launched synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/runme.log
[Mon Jul 15 13:49:20 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:50:08 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 42411
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 22 day(s)
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.246 ; gain = 311.777 ; free physical = 16693 ; free virtual = 25756
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-104061-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-104061-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.215 ; gain = 391.746 ; free physical = 16524 ; free virtual = 25595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.152 ; gain = 397.684 ; free physical = 16524 ; free virtual = 25595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.152 ; gain = 397.684 ; free physical = 16524 ; free virtual = 25595
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.152 ; gain = 0.000 ; free physical = 16524 ; free virtual = 25595
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/relu_conv_2d.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/relu_conv_2d.xdc]
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.152 ; gain = 0.000 ; free physical = 16512 ; free virtual = 25577
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.152 ; gain = 0.000 ; free physical = 16512 ; free virtual = 25577
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.152 ; gain = 464.684 ; free physical = 16502 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.156 ; gain = 472.688 ; free physical = 16502 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.156 ; gain = 472.688 ; free physical = 16502 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.156 ; gain = 472.688 ; free physical = 16502 ; free virtual = 25579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2846.156 ; gain = 472.688 ; free physical = 16500 ; free virtual = 25575
---------------------------------------------------------------------------------
