
STM32F103C8T6_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c64  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08006d78  08006d78  00016d78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007114  08007114  00020254  2**0
                  CONTENTS
  4 .ARM          00000000  08007114  08007114  00020254  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007114  08007114  00020254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007114  08007114  00017114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007118  08007118  00017118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800711c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e0  20000254  08007370  00020254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000834  08007370  00020834  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002027d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d3ac  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002276  00000000  00000000  0002d66c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d68  00000000  00000000  0002f8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a71  00000000  00000000  00030650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018d7f  00000000  00000000  000310c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000112ec  00000000  00000000  00049e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c30b  00000000  00000000  0005b12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004724  00000000  00000000  000e7438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000ebb5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000254 	.word	0x20000254
 800012c:	00000000 	.word	0x00000000
 8000130:	08006d5c 	.word	0x08006d5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000258 	.word	0x20000258
 800014c:	08006d5c 	.word	0x08006d5c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <Set_Time>:
};

// ----------------------------------------------

void Set_Time()
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0

	uint8_t Comma_Trig=0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	71fb      	strb	r3, [r7, #7]
	uint16_t syc=0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	80bb      	strh	r3, [r7, #4]
/*  //ESKİ ALGORİTMA ++ÇALIŞIYOR
	Time.hh = ((GPGGA_Data[7]-'0')*10+(uint8_t)GPGGA_Data[8]-'0')+3; //GMT +3
	Time.mm = (GPGGA_Data[9]-'0')*10+(uint8_t)GPGGA_Data[10]-'0';
	Time.ss = (GPGGA_Data[11]-'0')*10+(uint8_t)GPGGA_Data[12]-'0';
*/
	Get_GGA();
 8000a96:	f000 f867 	bl	8000b68 <Get_GGA>

	while(Comma_Trig<=0)//GPGGA_Data bufferındaki verilerin analizi ',' e göre yapılmıştır
 8000a9a:	e058      	b.n	8000b4e <Set_Time+0xc6>
	{
		if(GPGGA_Data[syc]==',')
 8000a9c:	88bb      	ldrh	r3, [r7, #4]
 8000a9e:	4a30      	ldr	r2, [pc, #192]	; (8000b60 <Set_Time+0xd8>)
 8000aa0:	5cd3      	ldrb	r3, [r2, r3]
 8000aa2:	2b2c      	cmp	r3, #44	; 0x2c
 8000aa4:	d150      	bne.n	8000b48 <Set_Time+0xc0>
		{
			if(GPGGA_Data[syc+1] == ',')//No data has received yet
 8000aa6:	88bb      	ldrh	r3, [r7, #4]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	4a2d      	ldr	r2, [pc, #180]	; (8000b60 <Set_Time+0xd8>)
 8000aac:	5cd3      	ldrb	r3, [r2, r3]
 8000aae:	2b2c      	cmp	r3, #44	; 0x2c
 8000ab0:	d109      	bne.n	8000ac6 <Set_Time+0x3e>
			{
				Time.hh=0;
 8000ab2:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <Set_Time+0xdc>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
				Time.mm=0;
 8000ab8:	4b2a      	ldr	r3, [pc, #168]	; (8000b64 <Set_Time+0xdc>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	705a      	strb	r2, [r3, #1]
				Time.ss=0;
 8000abe:	4b29      	ldr	r3, [pc, #164]	; (8000b64 <Set_Time+0xdc>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	709a      	strb	r2, [r3, #2]
 8000ac4:	e03e      	b.n	8000b44 <Set_Time+0xbc>

			}

			else
			{
				Time.hh= ((GPGGA_Data[syc+1]-'0')*10+(uint8_t)GPGGA_Data[syc+2]-'0')+3;
 8000ac6:	88bb      	ldrh	r3, [r7, #4]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	4a25      	ldr	r2, [pc, #148]	; (8000b60 <Set_Time+0xd8>)
 8000acc:	5cd3      	ldrb	r3, [r2, r3]
 8000ace:	3b30      	subs	r3, #48	; 0x30
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	0092      	lsls	r2, r2, #2
 8000ad6:	4413      	add	r3, r2
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	88bb      	ldrh	r3, [r7, #4]
 8000ade:	3302      	adds	r3, #2
 8000ae0:	491f      	ldr	r1, [pc, #124]	; (8000b60 <Set_Time+0xd8>)
 8000ae2:	5ccb      	ldrb	r3, [r1, r3]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	3b2d      	subs	r3, #45	; 0x2d
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	4b1d      	ldr	r3, [pc, #116]	; (8000b64 <Set_Time+0xdc>)
 8000aee:	701a      	strb	r2, [r3, #0]
				Time.mm = (GPGGA_Data[syc+3]-'0')*10+(uint8_t)GPGGA_Data[syc+4]-'0';
 8000af0:	88bb      	ldrh	r3, [r7, #4]
 8000af2:	3303      	adds	r3, #3
 8000af4:	4a1a      	ldr	r2, [pc, #104]	; (8000b60 <Set_Time+0xd8>)
 8000af6:	5cd3      	ldrb	r3, [r2, r3]
 8000af8:	3b30      	subs	r3, #48	; 0x30
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	0092      	lsls	r2, r2, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	88bb      	ldrh	r3, [r7, #4]
 8000b08:	3304      	adds	r3, #4
 8000b0a:	4915      	ldr	r1, [pc, #84]	; (8000b60 <Set_Time+0xd8>)
 8000b0c:	5ccb      	ldrb	r3, [r1, r3]
 8000b0e:	4413      	add	r3, r2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	3b30      	subs	r3, #48	; 0x30
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b13      	ldr	r3, [pc, #76]	; (8000b64 <Set_Time+0xdc>)
 8000b18:	705a      	strb	r2, [r3, #1]
				Time.ss = (GPGGA_Data[syc+5]-'0')*10+(uint8_t)GPGGA_Data[syc+6]-'0';
 8000b1a:	88bb      	ldrh	r3, [r7, #4]
 8000b1c:	3305      	adds	r3, #5
 8000b1e:	4a10      	ldr	r2, [pc, #64]	; (8000b60 <Set_Time+0xd8>)
 8000b20:	5cd3      	ldrb	r3, [r2, r3]
 8000b22:	3b30      	subs	r3, #48	; 0x30
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	461a      	mov	r2, r3
 8000b28:	0092      	lsls	r2, r2, #2
 8000b2a:	4413      	add	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	88bb      	ldrh	r3, [r7, #4]
 8000b32:	3306      	adds	r3, #6
 8000b34:	490a      	ldr	r1, [pc, #40]	; (8000b60 <Set_Time+0xd8>)
 8000b36:	5ccb      	ldrb	r3, [r1, r3]
 8000b38:	4413      	add	r3, r2
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	3b30      	subs	r3, #48	; 0x30
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <Set_Time+0xdc>)
 8000b42:	709a      	strb	r2, [r3, #2]
			}

			Comma_Trig=1;
 8000b44:	2301      	movs	r3, #1
 8000b46:	71fb      	strb	r3, [r7, #7]
		}

		syc++;
 8000b48:	88bb      	ldrh	r3, [r7, #4]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	80bb      	strh	r3, [r7, #4]
	while(Comma_Trig<=0)//GPGGA_Data bufferındaki verilerin analizi ',' e göre yapılmıştır
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d0a3      	beq.n	8000a9c <Set_Time+0x14>
	}

}
 8000b54:	bf00      	nop
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200002d4 	.word	0x200002d4
 8000b64:	20000338 	.word	0x20000338

08000b68 <Get_GGA>:
	Reorder_data(Sp_finder(GPRMC),GPRMC);

}

void Get_GGA()//GLOBAL POSITIONING SYSTEM FIX DATA
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	//HAL_UART_Receive(&huart2,(uint8_t*)Buffer,500, 1000);
	Reorder_data(Sp_finder(GPGGA),GPGGA);
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f000 f807 	bl	8000b80 <Sp_finder>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2102      	movs	r1, #2
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 f890 	bl	8000c9c <Reorder_data>
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <Sp_finder>:

uint16_t Sp_finder(uint8_t s_case)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
	switch(s_case)
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	2b05      	cmp	r3, #5
 8000b8e:	d87b      	bhi.n	8000c88 <Sp_finder+0x108>
 8000b90:	a201      	add	r2, pc, #4	; (adr r2, 8000b98 <Sp_finder+0x18>)
 8000b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b96:	bf00      	nop
 8000b98:	08000bb1 	.word	0x08000bb1
 8000b9c:	08000c89 	.word	0x08000c89
 8000ba0:	08000c1d 	.word	0x08000c1d
 8000ba4:	08000c89 	.word	0x08000c89
 8000ba8:	08000c89 	.word	0x08000c89
 8000bac:	08000c89 	.word	0x08000c89
	{

		case 0:  //GPRMC
			for(int i=0;i<500;i++)
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	e02d      	b.n	8000c12 <Sp_finder+0x92>
			{
				if(Buffer[i]== '$')
 8000bb6:	4a37      	ldr	r2, [pc, #220]	; (8000c94 <Sp_finder+0x114>)
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4413      	add	r3, r2
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b24      	cmp	r3, #36	; 0x24
 8000bc0:	d124      	bne.n	8000c0c <Sp_finder+0x8c>
				{
					if(Buffer[i+1]== 'G')
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	4a33      	ldr	r2, [pc, #204]	; (8000c94 <Sp_finder+0x114>)
 8000bc8:	5cd3      	ldrb	r3, [r2, r3]
 8000bca:	2b47      	cmp	r3, #71	; 0x47
 8000bcc:	d11e      	bne.n	8000c0c <Sp_finder+0x8c>
					{
						if(Buffer[i+2]== 'P')
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	3302      	adds	r3, #2
 8000bd2:	4a30      	ldr	r2, [pc, #192]	; (8000c94 <Sp_finder+0x114>)
 8000bd4:	5cd3      	ldrb	r3, [r2, r3]
 8000bd6:	2b50      	cmp	r3, #80	; 0x50
 8000bd8:	d118      	bne.n	8000c0c <Sp_finder+0x8c>
						{
							if(Buffer[i+3]== 'R')
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3303      	adds	r3, #3
 8000bde:	4a2d      	ldr	r2, [pc, #180]	; (8000c94 <Sp_finder+0x114>)
 8000be0:	5cd3      	ldrb	r3, [r2, r3]
 8000be2:	2b52      	cmp	r3, #82	; 0x52
 8000be4:	d112      	bne.n	8000c0c <Sp_finder+0x8c>
							{
								if(Buffer[i+4]== 'M')
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3304      	adds	r3, #4
 8000bea:	4a2a      	ldr	r2, [pc, #168]	; (8000c94 <Sp_finder+0x114>)
 8000bec:	5cd3      	ldrb	r3, [r2, r3]
 8000bee:	2b4d      	cmp	r3, #77	; 0x4d
 8000bf0:	d10c      	bne.n	8000c0c <Sp_finder+0x8c>
								{
									if(Buffer[i+5]== 'C')
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3305      	adds	r3, #5
 8000bf6:	4a27      	ldr	r2, [pc, #156]	; (8000c94 <Sp_finder+0x114>)
 8000bf8:	5cd3      	ldrb	r3, [r2, r3]
 8000bfa:	2b43      	cmp	r3, #67	; 0x43
 8000bfc:	d106      	bne.n	8000c0c <Sp_finder+0x8c>
									{
										Strting_point=i;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	4b25      	ldr	r3, [pc, #148]	; (8000c98 <Sp_finder+0x118>)
 8000c04:	801a      	strh	r2, [r3, #0]
										return (uint16_t)i;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	e03e      	b.n	8000c8a <Sp_finder+0x10a>
			for(int i=0;i<500;i++)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000c18:	dbcd      	blt.n	8000bb6 <Sp_finder+0x36>
							}
						}
					}
				}
			}
			break;
 8000c1a:	e036      	b.n	8000c8a <Sp_finder+0x10a>

			return;
			break;

		case 2://GPGGA
			for(int i=0;i<500;i++)
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	e02d      	b.n	8000c7e <Sp_finder+0xfe>
			{
				if(Buffer[i]== '$')
 8000c22:	4a1c      	ldr	r2, [pc, #112]	; (8000c94 <Sp_finder+0x114>)
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	4413      	add	r3, r2
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b24      	cmp	r3, #36	; 0x24
 8000c2c:	d124      	bne.n	8000c78 <Sp_finder+0xf8>
				{
					if(Buffer[i+1]== 'G')
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	3301      	adds	r3, #1
 8000c32:	4a18      	ldr	r2, [pc, #96]	; (8000c94 <Sp_finder+0x114>)
 8000c34:	5cd3      	ldrb	r3, [r2, r3]
 8000c36:	2b47      	cmp	r3, #71	; 0x47
 8000c38:	d11e      	bne.n	8000c78 <Sp_finder+0xf8>
					{
						if(Buffer[i+2]== 'P')
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	3302      	adds	r3, #2
 8000c3e:	4a15      	ldr	r2, [pc, #84]	; (8000c94 <Sp_finder+0x114>)
 8000c40:	5cd3      	ldrb	r3, [r2, r3]
 8000c42:	2b50      	cmp	r3, #80	; 0x50
 8000c44:	d118      	bne.n	8000c78 <Sp_finder+0xf8>
						{
							if(Buffer[i+3]== 'G')
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	3303      	adds	r3, #3
 8000c4a:	4a12      	ldr	r2, [pc, #72]	; (8000c94 <Sp_finder+0x114>)
 8000c4c:	5cd3      	ldrb	r3, [r2, r3]
 8000c4e:	2b47      	cmp	r3, #71	; 0x47
 8000c50:	d112      	bne.n	8000c78 <Sp_finder+0xf8>
							{
								if(Buffer[i+4]== 'G')
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	3304      	adds	r3, #4
 8000c56:	4a0f      	ldr	r2, [pc, #60]	; (8000c94 <Sp_finder+0x114>)
 8000c58:	5cd3      	ldrb	r3, [r2, r3]
 8000c5a:	2b47      	cmp	r3, #71	; 0x47
 8000c5c:	d10c      	bne.n	8000c78 <Sp_finder+0xf8>
								{
									if(Buffer[i+5]== 'A')
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	3305      	adds	r3, #5
 8000c62:	4a0c      	ldr	r2, [pc, #48]	; (8000c94 <Sp_finder+0x114>)
 8000c64:	5cd3      	ldrb	r3, [r2, r3]
 8000c66:	2b41      	cmp	r3, #65	; 0x41
 8000c68:	d106      	bne.n	8000c78 <Sp_finder+0xf8>
									{
										Strting_point=i;
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <Sp_finder+0x118>)
 8000c70:	801a      	strh	r2, [r3, #0]
										return (uint16_t)i;
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	e008      	b.n	8000c8a <Sp_finder+0x10a>
			for(int i=0;i<500;i++)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000c84:	dbcd      	blt.n	8000c22 <Sp_finder+0xa2>
							}
						}
					}
				}
			}
			return;
 8000c86:	e000      	b.n	8000c8a <Sp_finder+0x10a>

			return;
			break;

		default:
			return;
 8000c88:	bf00      	nop
			break;

	}

}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3714      	adds	r7, #20
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	200004e8 	.word	0x200004e8
 8000c98:	20000348 	.word	0x20000348

08000c9c <Reorder_data>:

void Reorder_data(uint16_t sp,uint8_t s_case)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	460a      	mov	r2, r1
 8000ca6:	80fb      	strh	r3, [r7, #6]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	717b      	strb	r3, [r7, #5]
	uint16_t syc=0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	81fb      	strh	r3, [r7, #14]
	while(Buffer[sp]!='\r'&& Buffer[sp+1]!='\n')
 8000cb0:	e027      	b.n	8000d02 <Reorder_data+0x66>
	{

		syc++;
 8000cb2:	89fb      	ldrh	r3, [r7, #14]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	81fb      	strh	r3, [r7, #14]
		sp++;
 8000cb8:	88fb      	ldrh	r3, [r7, #6]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	80fb      	strh	r3, [r7, #6]

		switch(s_case)
 8000cbe:	797b      	ldrb	r3, [r7, #5]
 8000cc0:	2b05      	cmp	r3, #5
 8000cc2:	d81d      	bhi.n	8000d00 <Reorder_data+0x64>
 8000cc4:	a201      	add	r2, pc, #4	; (adr r2, 8000ccc <Reorder_data+0x30>)
 8000cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cca:	bf00      	nop
 8000ccc:	08000ce5 	.word	0x08000ce5
 8000cd0:	08000d03 	.word	0x08000d03
 8000cd4:	08000cf3 	.word	0x08000cf3
 8000cd8:	08000d03 	.word	0x08000d03
 8000cdc:	08000d03 	.word	0x08000d03
 8000ce0:	08000d03 	.word	0x08000d03
		{

			case 0:
				GPRMC_Data[syc]=Buffer[sp];
 8000ce4:	88fa      	ldrh	r2, [r7, #6]
 8000ce6:	89fb      	ldrh	r3, [r7, #14]
 8000ce8:	490e      	ldr	r1, [pc, #56]	; (8000d24 <Reorder_data+0x88>)
 8000cea:	5c89      	ldrb	r1, [r1, r2]
 8000cec:	4a0e      	ldr	r2, [pc, #56]	; (8000d28 <Reorder_data+0x8c>)
 8000cee:	54d1      	strb	r1, [r2, r3]
				break;
 8000cf0:	e007      	b.n	8000d02 <Reorder_data+0x66>


				break;

			case 2:
				GPGGA_Data[syc]=Buffer[sp];
 8000cf2:	88fa      	ldrh	r2, [r7, #6]
 8000cf4:	89fb      	ldrh	r3, [r7, #14]
 8000cf6:	490b      	ldr	r1, [pc, #44]	; (8000d24 <Reorder_data+0x88>)
 8000cf8:	5c89      	ldrb	r1, [r1, r2]
 8000cfa:	4a0c      	ldr	r2, [pc, #48]	; (8000d2c <Reorder_data+0x90>)
 8000cfc:	54d1      	strb	r1, [r2, r3]

				break;
 8000cfe:	e000      	b.n	8000d02 <Reorder_data+0x66>

				break;

			default:

				break;
 8000d00:	bf00      	nop
	while(Buffer[sp]!='\r'&& Buffer[sp+1]!='\n')
 8000d02:	88fb      	ldrh	r3, [r7, #6]
 8000d04:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <Reorder_data+0x88>)
 8000d06:	5cd3      	ldrb	r3, [r2, r3]
 8000d08:	2b0d      	cmp	r3, #13
 8000d0a:	d005      	beq.n	8000d18 <Reorder_data+0x7c>
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <Reorder_data+0x88>)
 8000d12:	5cd3      	ldrb	r3, [r2, r3]
 8000d14:	2b0a      	cmp	r3, #10
 8000d16:	d1cc      	bne.n	8000cb2 <Reorder_data+0x16>

		}

	}
}
 8000d18:	bf00      	nop
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bc80      	pop	{r7}
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	200004e8 	.word	0x200004e8
 8000d28:	20000270 	.word	0x20000270
 8000d2c:	200002d4 	.word	0x200002d4

08000d30 <SIM800_Init>:
;
//------------------------


void SIM800_Init()//HER BİR KOMUT İÇİN KONTROL MEKANİZMASI EKLENECEK
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSHUT --
 8000d34:	4876      	ldr	r0, [pc, #472]	; (8000f10 <SIM800_Init+0x1e0>)
 8000d36:	f7ff fa0b 	bl	8000150 <strlen>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4873      	ldr	r0, [pc, #460]	; (8000f10 <SIM800_Init+0x1e0>)
 8000d42:	f004 f8c8 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command5,strlen(Command5),1000);
 8000d46:	4873      	ldr	r0, [pc, #460]	; (8000f14 <SIM800_Init+0x1e4>)
 8000d48:	f7ff fa02 	bl	8000150 <strlen>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d54:	496f      	ldr	r1, [pc, #444]	; (8000f14 <SIM800_Init+0x1e4>)
 8000d56:	4870      	ldr	r0, [pc, #448]	; (8000f18 <SIM800_Init+0x1e8>)
 8000d58:	f002 fb44 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000d5c:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000d60:	f000 fd58 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT -- iletişim var
 8000d64:	486a      	ldr	r0, [pc, #424]	; (8000f10 <SIM800_Init+0x1e0>)
 8000d66:	f7ff f9f3 	bl	8000150 <strlen>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4867      	ldr	r0, [pc, #412]	; (8000f10 <SIM800_Init+0x1e0>)
 8000d72:	f004 f8b0 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command1,strlen(Command1),100);
 8000d76:	4869      	ldr	r0, [pc, #420]	; (8000f1c <SIM800_Init+0x1ec>)
 8000d78:	f7ff f9ea 	bl	8000150 <strlen>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	2364      	movs	r3, #100	; 0x64
 8000d82:	4966      	ldr	r1, [pc, #408]	; (8000f1c <SIM800_Init+0x1ec>)
 8000d84:	4864      	ldr	r0, [pc, #400]	; (8000f18 <SIM800_Init+0x1e8>)
 8000d86:	f002 fb2d 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000d8a:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000d8e:	f000 fd41 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CPIN? -- ready ise pin kodu istemiyor
 8000d92:	485f      	ldr	r0, [pc, #380]	; (8000f10 <SIM800_Init+0x1e0>)
 8000d94:	f7ff f9dc 	bl	8000150 <strlen>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	485c      	ldr	r0, [pc, #368]	; (8000f10 <SIM800_Init+0x1e0>)
 8000da0:	f004 f899 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command2,strlen(Command2),100);
 8000da4:	485e      	ldr	r0, [pc, #376]	; (8000f20 <SIM800_Init+0x1f0>)
 8000da6:	f7ff f9d3 	bl	8000150 <strlen>
 8000daa:	4603      	mov	r3, r0
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	2364      	movs	r3, #100	; 0x64
 8000db0:	495b      	ldr	r1, [pc, #364]	; (8000f20 <SIM800_Init+0x1f0>)
 8000db2:	4859      	ldr	r0, [pc, #356]	; (8000f18 <SIM800_Init+0x1e8>)
 8000db4:	f002 fb16 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000db8:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000dbc:	f000 fd2a 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CREG? --Ağ kayıtlı mı
 8000dc0:	4853      	ldr	r0, [pc, #332]	; (8000f10 <SIM800_Init+0x1e0>)
 8000dc2:	f7ff f9c5 	bl	8000150 <strlen>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	461a      	mov	r2, r3
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4850      	ldr	r0, [pc, #320]	; (8000f10 <SIM800_Init+0x1e0>)
 8000dce:	f004 f882 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command3,strlen(Command3),100);
 8000dd2:	4854      	ldr	r0, [pc, #336]	; (8000f24 <SIM800_Init+0x1f4>)
 8000dd4:	f7ff f9bc 	bl	8000150 <strlen>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	2364      	movs	r3, #100	; 0x64
 8000dde:	4951      	ldr	r1, [pc, #324]	; (8000f24 <SIM800_Init+0x1f4>)
 8000de0:	484d      	ldr	r0, [pc, #308]	; (8000f18 <SIM800_Init+0x1e8>)
 8000de2:	f002 faff 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000de6:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000dea:	f000 fd13 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CGATT? --internet bağlası (GPRS) var mı yok mu?
 8000dee:	4848      	ldr	r0, [pc, #288]	; (8000f10 <SIM800_Init+0x1e0>)
 8000df0:	f7ff f9ae 	bl	8000150 <strlen>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4845      	ldr	r0, [pc, #276]	; (8000f10 <SIM800_Init+0x1e0>)
 8000dfc:	f004 f86b 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command4,strlen(Command4),1000);
 8000e00:	4849      	ldr	r0, [pc, #292]	; (8000f28 <SIM800_Init+0x1f8>)
 8000e02:	f7ff f9a5 	bl	8000150 <strlen>
 8000e06:	4603      	mov	r3, r0
 8000e08:	b29a      	uxth	r2, r3
 8000e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e0e:	4946      	ldr	r1, [pc, #280]	; (8000f28 <SIM800_Init+0x1f8>)
 8000e10:	4841      	ldr	r0, [pc, #260]	; (8000f18 <SIM800_Init+0x1e8>)
 8000e12:	f002 fae7 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000e16:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000e1a:	f000 fcfb 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSHUT --
 8000e1e:	483c      	ldr	r0, [pc, #240]	; (8000f10 <SIM800_Init+0x1e0>)
 8000e20:	f7ff f996 	bl	8000150 <strlen>
 8000e24:	4603      	mov	r3, r0
 8000e26:	461a      	mov	r2, r3
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4839      	ldr	r0, [pc, #228]	; (8000f10 <SIM800_Init+0x1e0>)
 8000e2c:	f004 f853 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command5,strlen(Command5),1000);
 8000e30:	4838      	ldr	r0, [pc, #224]	; (8000f14 <SIM800_Init+0x1e4>)
 8000e32:	f7ff f98d 	bl	8000150 <strlen>
 8000e36:	4603      	mov	r3, r0
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3e:	4935      	ldr	r1, [pc, #212]	; (8000f14 <SIM800_Init+0x1e4>)
 8000e40:	4835      	ldr	r0, [pc, #212]	; (8000f18 <SIM800_Init+0x1e8>)
 8000e42:	f002 facf 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000e46:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000e4a:	f000 fce3 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSTATUS
 8000e4e:	4830      	ldr	r0, [pc, #192]	; (8000f10 <SIM800_Init+0x1e0>)
 8000e50:	f7ff f97e 	bl	8000150 <strlen>
 8000e54:	4603      	mov	r3, r0
 8000e56:	461a      	mov	r2, r3
 8000e58:	2100      	movs	r1, #0
 8000e5a:	482d      	ldr	r0, [pc, #180]	; (8000f10 <SIM800_Init+0x1e0>)
 8000e5c:	f004 f83b 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command6,strlen(Command6),1000);
 8000e60:	4832      	ldr	r0, [pc, #200]	; (8000f2c <SIM800_Init+0x1fc>)
 8000e62:	f7ff f975 	bl	8000150 <strlen>
 8000e66:	4603      	mov	r3, r0
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e6e:	492f      	ldr	r1, [pc, #188]	; (8000f2c <SIM800_Init+0x1fc>)
 8000e70:	4829      	ldr	r0, [pc, #164]	; (8000f18 <SIM800_Init+0x1e8>)
 8000e72:	f002 fab7 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000e76:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000e7a:	f000 fccb 	bl	8001814 <HAL_Delay>


	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPMUX=0 --çoklu bağlantı modu devre dışı
 8000e7e:	4824      	ldr	r0, [pc, #144]	; (8000f10 <SIM800_Init+0x1e0>)
 8000e80:	f7ff f966 	bl	8000150 <strlen>
 8000e84:	4603      	mov	r3, r0
 8000e86:	461a      	mov	r2, r3
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4821      	ldr	r0, [pc, #132]	; (8000f10 <SIM800_Init+0x1e0>)
 8000e8c:	f004 f823 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command7,strlen(Command7),100);
 8000e90:	4827      	ldr	r0, [pc, #156]	; (8000f30 <SIM800_Init+0x200>)
 8000e92:	f7ff f95d 	bl	8000150 <strlen>
 8000e96:	4603      	mov	r3, r0
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	2364      	movs	r3, #100	; 0x64
 8000e9c:	4924      	ldr	r1, [pc, #144]	; (8000f30 <SIM800_Init+0x200>)
 8000e9e:	481e      	ldr	r0, [pc, #120]	; (8000f18 <SIM800_Init+0x1e8>)
 8000ea0:	f002 faa0 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000ea4:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000ea8:	f000 fcb4 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CSTT=\"internet\" -- vodafone apn ayarı
 8000eac:	4818      	ldr	r0, [pc, #96]	; (8000f10 <SIM800_Init+0x1e0>)
 8000eae:	f7ff f94f 	bl	8000150 <strlen>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4815      	ldr	r0, [pc, #84]	; (8000f10 <SIM800_Init+0x1e0>)
 8000eba:	f004 f80c 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command8,strlen(Command8),1000);
 8000ebe:	481d      	ldr	r0, [pc, #116]	; (8000f34 <SIM800_Init+0x204>)
 8000ec0:	f7ff f946 	bl	8000150 <strlen>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ecc:	4919      	ldr	r1, [pc, #100]	; (8000f34 <SIM800_Init+0x204>)
 8000ece:	4812      	ldr	r0, [pc, #72]	; (8000f18 <SIM800_Init+0x1e8>)
 8000ed0:	f002 fa88 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000ed4:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000ed8:	f000 fc9c 	bl	8001814 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIICR -- GPRS Bağlantısı kurulmaya çalışılır.Başaralı bir şekilde kurulduğunda modül IP adresi alır.
 8000edc:	480c      	ldr	r0, [pc, #48]	; (8000f10 <SIM800_Init+0x1e0>)
 8000ede:	f7ff f937 	bl	8000150 <strlen>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4809      	ldr	r0, [pc, #36]	; (8000f10 <SIM800_Init+0x1e0>)
 8000eea:	f003 fff4 	bl	8004ed6 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command9,strlen(Command9),1000);
 8000eee:	4812      	ldr	r0, [pc, #72]	; (8000f38 <SIM800_Init+0x208>)
 8000ef0:	f7ff f92e 	bl	8000150 <strlen>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000efc:	490e      	ldr	r1, [pc, #56]	; (8000f38 <SIM800_Init+0x208>)
 8000efe:	4806      	ldr	r0, [pc, #24]	; (8000f18 <SIM800_Init+0x1e8>)
 8000f00:	f002 fa70 	bl	80033e4 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000f04:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000f08:	f000 fc84 	bl	8001814 <HAL_Delay>




}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000468 	.word	0x20000468
 8000f14:	2000002c 	.word	0x2000002c
 8000f18:	20000394 	.word	0x20000394
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000008 	.word	0x20000008
 8000f24:	20000014 	.word	0x20000014
 8000f28:	20000020 	.word	0x20000020
 8000f2c:	2000003c 	.word	0x2000003c
 8000f30:	2000004c 	.word	0x2000004c
 8000f34:	2000005c 	.word	0x2000005c
 8000f38:	20000074 	.word	0x20000074

08000f3c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	//if(htim->Instance == htim1.Instance)
	if(htim == &htim1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a0d      	ldr	r2, [pc, #52]	; (8000f7c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d113      	bne.n	8000f74 <HAL_TIM_PeriodElapsedCallback+0x38>
	{
		HAL_GPIO_TogglePin(Blink_GPIO_Port,Blink_Pin);
 8000f4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f50:	480b      	ldr	r0, [pc, #44]	; (8000f80 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000f52:	f001 f9cf 	bl	80022f4 <HAL_GPIO_TogglePin>



		tim_cntr++;
 8000f56:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f60:	701a      	strb	r2, [r3, #0]
		if(tim_cntr==3)
 8000f62:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d104      	bne.n	8000f74 <HAL_TIM_PeriodElapsedCallback+0x38>
		{
			Set_Time();
 8000f6a:	f7ff fd8d 	bl	8000a88 <Set_Time>
		//	Set_Location();
			tim_cntr=0;
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000034c 	.word	0x2000034c
 8000f80:	40011000 	.word	0x40011000
 8000f84:	200006dc 	.word	0x200006dc

08000f88 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
	{

	}
	HAL_UART_Receive_IT(&huart1, RxBuffer,20);
 8000f90:	2214      	movs	r2, #20
 8000f92:	4904      	ldr	r1, [pc, #16]	; (8000fa4 <HAL_UART_RxCpltCallback+0x1c>)
 8000f94:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <HAL_UART_RxCpltCallback+0x20>)
 8000f96:	f002 faa8 	bl	80034ea <HAL_UART_Receive_IT>

}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000468 	.word	0x20000468
 8000fa8:	20000394 	.word	0x20000394

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb0:	f000 fbce 	bl	8001750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb4:	f000 f830 	bl	8001018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb8:	f000 f938 	bl	800122c <MX_GPIO_Init>
  MX_DMA_Init();
 8000fbc:	f000 f918 	bl	80011f0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000fc0:	f000 f8c2 	bl	8001148 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000fc4:	f000 f86e 	bl	80010a4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000fc8:	f000 f8e8 	bl	800119c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart2, Buffer, 500);
 8000fcc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fd0:	490b      	ldr	r1, [pc, #44]	; (8001000 <main+0x54>)
 8000fd2:	480c      	ldr	r0, [pc, #48]	; (8001004 <main+0x58>)
 8000fd4:	f002 faae 	bl	8003534 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart1, RxBuffer,20);
 8000fd8:	2214      	movs	r2, #20
 8000fda:	490b      	ldr	r1, [pc, #44]	; (8001008 <main+0x5c>)
 8000fdc:	480b      	ldr	r0, [pc, #44]	; (800100c <main+0x60>)
 8000fde:	f002 fa84 	bl	80034ea <HAL_UART_Receive_IT>
  SIM800_Init();
 8000fe2:	f7ff fea5 	bl	8000d30 <SIM800_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8000fe6:	480a      	ldr	r0, [pc, #40]	; (8001010 <main+0x64>)
 8000fe8:	f001 fdfe 	bl	8002be8 <HAL_TIM_Base_Start_IT>

  memset(Data,0,100);
 8000fec:	2264      	movs	r2, #100	; 0x64
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4808      	ldr	r0, [pc, #32]	; (8001014 <main+0x68>)
 8000ff2:	f003 ff70 	bl	8004ed6 <memset>

    /* USER CODE BEGIN 3 */

	  //HAL_GPIO_TogglePin(Blink_GPIO_Port,Blink_Pin);

      HAL_Delay(2000);
 8000ff6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ffa:	f000 fc0b 	bl	8001814 <HAL_Delay>
 8000ffe:	e7fa      	b.n	8000ff6 <main+0x4a>
 8001000:	200004e8 	.word	0x200004e8
 8001004:	200003dc 	.word	0x200003dc
 8001008:	20000468 	.word	0x20000468
 800100c:	20000394 	.word	0x20000394
 8001010:	2000034c 	.word	0x2000034c
 8001014:	20000484 	.word	0x20000484

08001018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b090      	sub	sp, #64	; 0x40
 800101c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101e:	f107 0318 	add.w	r3, r7, #24
 8001022:	2228      	movs	r2, #40	; 0x28
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f003 ff55 	bl	8004ed6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
 8001038:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800103a:	2301      	movs	r3, #1
 800103c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800103e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001042:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001048:	2301      	movs	r3, #1
 800104a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104c:	2302      	movs	r3, #2
 800104e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001050:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001054:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001056:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800105a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105c:	f107 0318 	add.w	r3, r7, #24
 8001060:	4618      	mov	r0, r3
 8001062:	f001 f961 	bl	8002328 <HAL_RCC_OscConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800106c:	f000 f92a 	bl	80012c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001070:	230f      	movs	r3, #15
 8001072:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001074:	2302      	movs	r3, #2
 8001076:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800107c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001080:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	2102      	movs	r1, #2
 800108a:	4618      	mov	r0, r3
 800108c:	f001 fbce 	bl	800282c <HAL_RCC_ClockConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001096:	f000 f915 	bl	80012c4 <Error_Handler>
  }
}
 800109a:	bf00      	nop
 800109c:	3740      	adds	r7, #64	; 0x40
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b8:	463b      	mov	r3, r7
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010c0:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010c2:	4a20      	ldr	r2, [pc, #128]	; (8001144 <MX_TIM1_Init+0xa0>)
 80010c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 80010c6:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010c8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80010cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010d6:	f242 720f 	movw	r2, #9999	; 0x270f
 80010da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010ee:	4814      	ldr	r0, [pc, #80]	; (8001140 <MX_TIM1_Init+0x9c>)
 80010f0:	f001 fd2a 	bl	8002b48 <HAL_TIM_Base_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80010fa:	f000 f8e3 	bl	80012c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001102:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001104:	f107 0308 	add.w	r3, r7, #8
 8001108:	4619      	mov	r1, r3
 800110a:	480d      	ldr	r0, [pc, #52]	; (8001140 <MX_TIM1_Init+0x9c>)
 800110c:	f001 fec6 	bl	8002e9c <HAL_TIM_ConfigClockSource>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001116:	f000 f8d5 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001122:	463b      	mov	r3, r7
 8001124:	4619      	mov	r1, r3
 8001126:	4806      	ldr	r0, [pc, #24]	; (8001140 <MX_TIM1_Init+0x9c>)
 8001128:	f002 f89c 	bl	8003264 <HAL_TIMEx_MasterConfigSynchronization>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001132:	f000 f8c7 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2000034c 	.word	0x2000034c
 8001144:	40012c00 	.word	0x40012c00

08001148 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 800114e:	4a12      	ldr	r2, [pc, #72]	; (8001198 <MX_USART1_UART_Init+0x50>)
 8001150:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 8001154:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001158:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001160:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 8001162:	2200      	movs	r2, #0
 8001164:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001166:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800116c:	4b09      	ldr	r3, [pc, #36]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 800116e:	220c      	movs	r2, #12
 8001170:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 800117a:	2200      	movs	r2, #0
 800117c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800117e:	4805      	ldr	r0, [pc, #20]	; (8001194 <MX_USART1_UART_Init+0x4c>)
 8001180:	f002 f8e0 	bl	8003344 <HAL_UART_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800118a:	f000 f89b 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000394 	.word	0x20000394
 8001198:	40013800 	.word	0x40013800

0800119c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a0:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011a2:	4a12      	ldr	r2, [pc, #72]	; (80011ec <MX_USART2_UART_Init+0x50>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011d4:	f002 f8b6 	bl	8003344 <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011de:	f000 f871 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200003dc 	.word	0x200003dc
 80011ec:	40004400 	.word	0x40004400

080011f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011f6:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <MX_DMA_Init+0x38>)
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <MX_DMA_Init+0x38>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6153      	str	r3, [r2, #20]
 8001202:	4b09      	ldr	r3, [pc, #36]	; (8001228 <MX_DMA_Init+0x38>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	2100      	movs	r1, #0
 8001212:	2010      	movs	r0, #16
 8001214:	f000 fbf9 	bl	8001a0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001218:	2010      	movs	r0, #16
 800121a:	f000 fc12 	bl	8001a42 <HAL_NVIC_EnableIRQ>

}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000

0800122c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b088      	sub	sp, #32
 8001230:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001240:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <MX_GPIO_Init+0x90>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	4a1d      	ldr	r2, [pc, #116]	; (80012bc <MX_GPIO_Init+0x90>)
 8001246:	f043 0310 	orr.w	r3, r3, #16
 800124a:	6193      	str	r3, [r2, #24]
 800124c:	4b1b      	ldr	r3, [pc, #108]	; (80012bc <MX_GPIO_Init+0x90>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f003 0310 	and.w	r3, r3, #16
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001258:	4b18      	ldr	r3, [pc, #96]	; (80012bc <MX_GPIO_Init+0x90>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a17      	ldr	r2, [pc, #92]	; (80012bc <MX_GPIO_Init+0x90>)
 800125e:	f043 0320 	orr.w	r3, r3, #32
 8001262:	6193      	str	r3, [r2, #24]
 8001264:	4b15      	ldr	r3, [pc, #84]	; (80012bc <MX_GPIO_Init+0x90>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	f003 0320 	and.w	r3, r3, #32
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <MX_GPIO_Init+0x90>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a11      	ldr	r2, [pc, #68]	; (80012bc <MX_GPIO_Init+0x90>)
 8001276:	f043 0304 	orr.w	r3, r3, #4
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_GPIO_Init+0x90>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Blink_GPIO_Port, Blink_Pin, GPIO_PIN_RESET);
 8001288:	2200      	movs	r2, #0
 800128a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800128e:	480c      	ldr	r0, [pc, #48]	; (80012c0 <MX_GPIO_Init+0x94>)
 8001290:	f001 f818 	bl	80022c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blink_Pin */
  GPIO_InitStruct.Pin = Blink_Pin;
 8001294:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001298:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129a:	2301      	movs	r3, #1
 800129c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2302      	movs	r3, #2
 80012a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blink_GPIO_Port, &GPIO_InitStruct);
 80012a6:	f107 0310 	add.w	r3, r7, #16
 80012aa:	4619      	mov	r1, r3
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <MX_GPIO_Init+0x94>)
 80012ae:	f000 fe85 	bl	8001fbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012b2:	bf00      	nop
 80012b4:	3720      	adds	r7, #32
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40011000 	.word	0x40011000

080012c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c8:	b672      	cpsid	i
}
 80012ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012cc:	e7fe      	b.n	80012cc <Error_Handler+0x8>
	...

080012d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012d6:	4b15      	ldr	r3, [pc, #84]	; (800132c <HAL_MspInit+0x5c>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	4a14      	ldr	r2, [pc, #80]	; (800132c <HAL_MspInit+0x5c>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6193      	str	r3, [r2, #24]
 80012e2:	4b12      	ldr	r3, [pc, #72]	; (800132c <HAL_MspInit+0x5c>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ee:	4b0f      	ldr	r3, [pc, #60]	; (800132c <HAL_MspInit+0x5c>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a0e      	ldr	r2, [pc, #56]	; (800132c <HAL_MspInit+0x5c>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f8:	61d3      	str	r3, [r2, #28]
 80012fa:	4b0c      	ldr	r3, [pc, #48]	; (800132c <HAL_MspInit+0x5c>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <HAL_MspInit+0x60>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	4a04      	ldr	r2, [pc, #16]	; (8001330 <HAL_MspInit+0x60>)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001322:	bf00      	nop
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr
 800132c:	40021000 	.word	0x40021000
 8001330:	40010000 	.word	0x40010000

08001334 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a0d      	ldr	r2, [pc, #52]	; (8001378 <HAL_TIM_Base_MspInit+0x44>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d113      	bne.n	800136e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001346:	4b0d      	ldr	r3, [pc, #52]	; (800137c <HAL_TIM_Base_MspInit+0x48>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	4a0c      	ldr	r2, [pc, #48]	; (800137c <HAL_TIM_Base_MspInit+0x48>)
 800134c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001350:	6193      	str	r3, [r2, #24]
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <HAL_TIM_Base_MspInit+0x48>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2101      	movs	r1, #1
 8001362:	2019      	movs	r0, #25
 8001364:	f000 fb51 	bl	8001a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001368:	2019      	movs	r0, #25
 800136a:	f000 fb6a 	bl	8001a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40012c00 	.word	0x40012c00
 800137c:	40021000 	.word	0x40021000

08001380 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	; 0x28
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	f107 0318 	add.w	r3, r7, #24
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a4e      	ldr	r2, [pc, #312]	; (80014d4 <HAL_UART_MspInit+0x154>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d13a      	bne.n	8001416 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013a0:	4b4d      	ldr	r3, [pc, #308]	; (80014d8 <HAL_UART_MspInit+0x158>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	4a4c      	ldr	r2, [pc, #304]	; (80014d8 <HAL_UART_MspInit+0x158>)
 80013a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013aa:	6193      	str	r3, [r2, #24]
 80013ac:	4b4a      	ldr	r3, [pc, #296]	; (80014d8 <HAL_UART_MspInit+0x158>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b8:	4b47      	ldr	r3, [pc, #284]	; (80014d8 <HAL_UART_MspInit+0x158>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a46      	ldr	r2, [pc, #280]	; (80014d8 <HAL_UART_MspInit+0x158>)
 80013be:	f043 0304 	orr.w	r3, r3, #4
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b44      	ldr	r3, [pc, #272]	; (80014d8 <HAL_UART_MspInit+0x158>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013da:	2303      	movs	r3, #3
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013de:	f107 0318 	add.w	r3, r7, #24
 80013e2:	4619      	mov	r1, r3
 80013e4:	483d      	ldr	r0, [pc, #244]	; (80014dc <HAL_UART_MspInit+0x15c>)
 80013e6:	f000 fde9 	bl	8001fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f8:	f107 0318 	add.w	r3, r7, #24
 80013fc:	4619      	mov	r1, r3
 80013fe:	4837      	ldr	r0, [pc, #220]	; (80014dc <HAL_UART_MspInit+0x15c>)
 8001400:	f000 fddc 	bl	8001fbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001404:	2200      	movs	r2, #0
 8001406:	2100      	movs	r1, #0
 8001408:	2025      	movs	r0, #37	; 0x25
 800140a:	f000 fafe 	bl	8001a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800140e:	2025      	movs	r0, #37	; 0x25
 8001410:	f000 fb17 	bl	8001a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001414:	e05a      	b.n	80014cc <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART2)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a31      	ldr	r2, [pc, #196]	; (80014e0 <HAL_UART_MspInit+0x160>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d155      	bne.n	80014cc <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001420:	4b2d      	ldr	r3, [pc, #180]	; (80014d8 <HAL_UART_MspInit+0x158>)
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	4a2c      	ldr	r2, [pc, #176]	; (80014d8 <HAL_UART_MspInit+0x158>)
 8001426:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142a:	61d3      	str	r3, [r2, #28]
 800142c:	4b2a      	ldr	r3, [pc, #168]	; (80014d8 <HAL_UART_MspInit+0x158>)
 800142e:	69db      	ldr	r3, [r3, #28]
 8001430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <HAL_UART_MspInit+0x158>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a26      	ldr	r2, [pc, #152]	; (80014d8 <HAL_UART_MspInit+0x158>)
 800143e:	f043 0304 	orr.w	r3, r3, #4
 8001442:	6193      	str	r3, [r2, #24]
 8001444:	4b24      	ldr	r3, [pc, #144]	; (80014d8 <HAL_UART_MspInit+0x158>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001450:	2304      	movs	r3, #4
 8001452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001454:	2302      	movs	r3, #2
 8001456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001458:	2303      	movs	r3, #3
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145c:	f107 0318 	add.w	r3, r7, #24
 8001460:	4619      	mov	r1, r3
 8001462:	481e      	ldr	r0, [pc, #120]	; (80014dc <HAL_UART_MspInit+0x15c>)
 8001464:	f000 fdaa 	bl	8001fbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001468:	2308      	movs	r3, #8
 800146a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001474:	f107 0318 	add.w	r3, r7, #24
 8001478:	4619      	mov	r1, r3
 800147a:	4818      	ldr	r0, [pc, #96]	; (80014dc <HAL_UART_MspInit+0x15c>)
 800147c:	f000 fd9e 	bl	8001fbc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <HAL_UART_MspInit+0x164>)
 8001482:	4a19      	ldr	r2, [pc, #100]	; (80014e8 <HAL_UART_MspInit+0x168>)
 8001484:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_UART_MspInit+0x164>)
 8001488:	2200      	movs	r2, #0
 800148a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800148c:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <HAL_UART_MspInit+0x164>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <HAL_UART_MspInit+0x164>)
 8001494:	2280      	movs	r2, #128	; 0x80
 8001496:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <HAL_UART_MspInit+0x164>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_UART_MspInit+0x164>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <HAL_UART_MspInit+0x164>)
 80014a6:	2220      	movs	r2, #32
 80014a8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_UART_MspInit+0x164>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80014b0:	480c      	ldr	r0, [pc, #48]	; (80014e4 <HAL_UART_MspInit+0x164>)
 80014b2:	f000 fae1 	bl	8001a78 <HAL_DMA_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_UART_MspInit+0x140>
      Error_Handler();
 80014bc:	f7ff ff02 	bl	80012c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a08      	ldr	r2, [pc, #32]	; (80014e4 <HAL_UART_MspInit+0x164>)
 80014c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80014c6:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <HAL_UART_MspInit+0x164>)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6253      	str	r3, [r2, #36]	; 0x24
}
 80014cc:	bf00      	nop
 80014ce:	3728      	adds	r7, #40	; 0x28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40013800 	.word	0x40013800
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40010800 	.word	0x40010800
 80014e0:	40004400 	.word	0x40004400
 80014e4:	20000424 	.word	0x20000424
 80014e8:	4002006c 	.word	0x4002006c

080014ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <NMI_Handler+0x4>

080014f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f6:	e7fe      	b.n	80014f6 <HardFault_Handler+0x4>

080014f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014fc:	e7fe      	b.n	80014fc <MemManage_Handler+0x4>

080014fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001502:	e7fe      	b.n	8001502 <BusFault_Handler+0x4>

08001504 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001508:	e7fe      	b.n	8001508 <UsageFault_Handler+0x4>

0800150a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr

0800152e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001532:	f000 f953 	bl	80017dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <DMA1_Channel6_IRQHandler+0x10>)
 8001542:	f000 fc07 	bl	8001d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000424 	.word	0x20000424

08001550 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001554:	4802      	ldr	r0, [pc, #8]	; (8001560 <TIM1_UP_IRQHandler+0x10>)
 8001556:	f001 fb99 	bl	8002c8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2000034c 	.word	0x2000034c

08001564 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001568:	4802      	ldr	r0, [pc, #8]	; (8001574 <USART1_IRQHandler+0x10>)
 800156a:	f002 f809 	bl	8003580 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000394 	.word	0x20000394

08001578 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return 1;
 800157c:	2301      	movs	r3, #1
}
 800157e:	4618      	mov	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr

08001586 <_kill>:

int _kill(int pid, int sig)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001590:	f003 fcf4 	bl	8004f7c <__errno>
 8001594:	4603      	mov	r3, r0
 8001596:	2216      	movs	r2, #22
 8001598:	601a      	str	r2, [r3, #0]
  return -1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <_exit>:

void _exit (int status)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015ae:	f04f 31ff 	mov.w	r1, #4294967295
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff ffe7 	bl	8001586 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015b8:	e7fe      	b.n	80015b8 <_exit+0x12>

080015ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b086      	sub	sp, #24
 80015be:	af00      	add	r7, sp, #0
 80015c0:	60f8      	str	r0, [r7, #12]
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	e00a      	b.n	80015e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015cc:	f3af 8000 	nop.w
 80015d0:	4601      	mov	r1, r0
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	1c5a      	adds	r2, r3, #1
 80015d6:	60ba      	str	r2, [r7, #8]
 80015d8:	b2ca      	uxtb	r2, r1
 80015da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3301      	adds	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	dbf0      	blt.n	80015cc <_read+0x12>
  }

  return len;
 80015ea:	687b      	ldr	r3, [r7, #4]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	e009      	b.n	800161a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1c5a      	adds	r2, r3, #1
 800160a:	60ba      	str	r2, [r7, #8]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	3301      	adds	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	429a      	cmp	r2, r3
 8001620:	dbf1      	blt.n	8001606 <_write+0x12>
  }
  return len;
 8001622:	687b      	ldr	r3, [r7, #4]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <_close>:

int _close(int file)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr

08001642 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001652:	605a      	str	r2, [r3, #4]
  return 0;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <_isatty>:

int _isatty(int file)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001668:	2301      	movs	r3, #1
}
 800166a:	4618      	mov	r0, r3
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001694:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <_sbrk+0x5c>)
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <_sbrk+0x60>)
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a0:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <_sbrk+0x64>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d102      	bne.n	80016ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <_sbrk+0x64>)
 80016aa:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <_sbrk+0x68>)
 80016ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <_sbrk+0x64>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4413      	add	r3, r2
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d207      	bcs.n	80016cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016bc:	f003 fc5e 	bl	8004f7c <__errno>
 80016c0:	4603      	mov	r3, r0
 80016c2:	220c      	movs	r2, #12
 80016c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	e009      	b.n	80016e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <_sbrk+0x64>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016d2:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <_sbrk+0x64>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	4a05      	ldr	r2, [pc, #20]	; (80016f0 <_sbrk+0x64>)
 80016dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016de:	68fb      	ldr	r3, [r7, #12]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20005000 	.word	0x20005000
 80016ec:	00000400 	.word	0x00000400
 80016f0:	200006e0 	.word	0x200006e0
 80016f4:	20000838 	.word	0x20000838

080016f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001704:	f7ff fff8 	bl	80016f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001708:	480b      	ldr	r0, [pc, #44]	; (8001738 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800170a:	490c      	ldr	r1, [pc, #48]	; (800173c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800170c:	4a0c      	ldr	r2, [pc, #48]	; (8001740 <LoopFillZerobss+0x16>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001710:	e002      	b.n	8001718 <LoopCopyDataInit>

08001712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001716:	3304      	adds	r3, #4

08001718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800171c:	d3f9      	bcc.n	8001712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171e:	4a09      	ldr	r2, [pc, #36]	; (8001744 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001720:	4c09      	ldr	r4, [pc, #36]	; (8001748 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001724:	e001      	b.n	800172a <LoopFillZerobss>

08001726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001728:	3204      	adds	r2, #4

0800172a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800172c:	d3fb      	bcc.n	8001726 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800172e:	f003 fc2b 	bl	8004f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001732:	f7ff fc3b 	bl	8000fac <main>
  bx lr
 8001736:	4770      	bx	lr
  ldr r0, =_sdata
 8001738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800173c:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8001740:	0800711c 	.word	0x0800711c
  ldr r2, =_sbss
 8001744:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8001748:	20000834 	.word	0x20000834

0800174c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800174c:	e7fe      	b.n	800174c <ADC1_2_IRQHandler>
	...

08001750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <HAL_Init+0x28>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a07      	ldr	r2, [pc, #28]	; (8001778 <HAL_Init+0x28>)
 800175a:	f043 0310 	orr.w	r3, r3, #16
 800175e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001760:	2003      	movs	r0, #3
 8001762:	f000 f947 	bl	80019f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001766:	200f      	movs	r0, #15
 8001768:	f000 f808 	bl	800177c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800176c:	f7ff fdb0 	bl	80012d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40022000 	.word	0x40022000

0800177c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_InitTick+0x54>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_InitTick+0x58>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4619      	mov	r1, r3
 800178e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001792:	fbb3 f3f1 	udiv	r3, r3, r1
 8001796:	fbb2 f3f3 	udiv	r3, r2, r3
 800179a:	4618      	mov	r0, r3
 800179c:	f000 f95f 	bl	8001a5e <HAL_SYSTICK_Config>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00e      	b.n	80017c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b0f      	cmp	r3, #15
 80017ae:	d80a      	bhi.n	80017c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b0:	2200      	movs	r2, #0
 80017b2:	6879      	ldr	r1, [r7, #4]
 80017b4:	f04f 30ff 	mov.w	r0, #4294967295
 80017b8:	f000 f927 	bl	8001a0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017bc:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <HAL_InitTick+0x5c>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
 80017c4:	e000      	b.n	80017c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000080 	.word	0x20000080
 80017d4:	20000088 	.word	0x20000088
 80017d8:	20000084 	.word	0x20000084

080017dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <HAL_IncTick+0x1c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b05      	ldr	r3, [pc, #20]	; (80017fc <HAL_IncTick+0x20>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4413      	add	r3, r2
 80017ec:	4a03      	ldr	r2, [pc, #12]	; (80017fc <HAL_IncTick+0x20>)
 80017ee:	6013      	str	r3, [r2, #0]
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	20000088 	.word	0x20000088
 80017fc:	200006e4 	.word	0x200006e4

08001800 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  return uwTick;
 8001804:	4b02      	ldr	r3, [pc, #8]	; (8001810 <HAL_GetTick+0x10>)
 8001806:	681b      	ldr	r3, [r3, #0]
}
 8001808:	4618      	mov	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	200006e4 	.word	0x200006e4

08001814 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800181c:	f7ff fff0 	bl	8001800 <HAL_GetTick>
 8001820:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800182c:	d005      	beq.n	800183a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <HAL_Delay+0x44>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	461a      	mov	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4413      	add	r3, r2
 8001838:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800183a:	bf00      	nop
 800183c:	f7ff ffe0 	bl	8001800 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	429a      	cmp	r2, r3
 800184a:	d8f7      	bhi.n	800183c <HAL_Delay+0x28>
  {
  }
}
 800184c:	bf00      	nop
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000088 	.word	0x20000088

0800185c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <__NVIC_SetPriorityGrouping+0x44>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001878:	4013      	ands	r3, r2
 800187a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001884:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800188c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188e:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	60d3      	str	r3, [r2, #12]
}
 8001894:	bf00      	nop
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a8:	4b04      	ldr	r3, [pc, #16]	; (80018bc <__NVIC_GetPriorityGrouping+0x18>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	0a1b      	lsrs	r3, r3, #8
 80018ae:	f003 0307 	and.w	r3, r3, #7
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	db0b      	blt.n	80018ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	f003 021f 	and.w	r2, r3, #31
 80018d8:	4906      	ldr	r1, [pc, #24]	; (80018f4 <__NVIC_EnableIRQ+0x34>)
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	095b      	lsrs	r3, r3, #5
 80018e0:	2001      	movs	r0, #1
 80018e2:	fa00 f202 	lsl.w	r2, r0, r2
 80018e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	e000e100 	.word	0xe000e100

080018f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	6039      	str	r1, [r7, #0]
 8001902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001908:	2b00      	cmp	r3, #0
 800190a:	db0a      	blt.n	8001922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	b2da      	uxtb	r2, r3
 8001910:	490c      	ldr	r1, [pc, #48]	; (8001944 <__NVIC_SetPriority+0x4c>)
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	0112      	lsls	r2, r2, #4
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	440b      	add	r3, r1
 800191c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001920:	e00a      	b.n	8001938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4908      	ldr	r1, [pc, #32]	; (8001948 <__NVIC_SetPriority+0x50>)
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	3b04      	subs	r3, #4
 8001930:	0112      	lsls	r2, r2, #4
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	440b      	add	r3, r1
 8001936:	761a      	strb	r2, [r3, #24]
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000e100 	.word	0xe000e100
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800194c:	b480      	push	{r7}
 800194e:	b089      	sub	sp, #36	; 0x24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f1c3 0307 	rsb	r3, r3, #7
 8001966:	2b04      	cmp	r3, #4
 8001968:	bf28      	it	cs
 800196a:	2304      	movcs	r3, #4
 800196c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3304      	adds	r3, #4
 8001972:	2b06      	cmp	r3, #6
 8001974:	d902      	bls.n	800197c <NVIC_EncodePriority+0x30>
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	3b03      	subs	r3, #3
 800197a:	e000      	b.n	800197e <NVIC_EncodePriority+0x32>
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001980:	f04f 32ff 	mov.w	r2, #4294967295
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43da      	mvns	r2, r3
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	401a      	ands	r2, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001994:	f04f 31ff 	mov.w	r1, #4294967295
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	fa01 f303 	lsl.w	r3, r1, r3
 800199e:	43d9      	mvns	r1, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	4313      	orrs	r3, r2
         );
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3724      	adds	r7, #36	; 0x24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019c0:	d301      	bcc.n	80019c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019c2:	2301      	movs	r3, #1
 80019c4:	e00f      	b.n	80019e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019c6:	4a0a      	ldr	r2, [pc, #40]	; (80019f0 <SysTick_Config+0x40>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ce:	210f      	movs	r1, #15
 80019d0:	f04f 30ff 	mov.w	r0, #4294967295
 80019d4:	f7ff ff90 	bl	80018f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <SysTick_Config+0x40>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019de:	4b04      	ldr	r3, [pc, #16]	; (80019f0 <SysTick_Config+0x40>)
 80019e0:	2207      	movs	r2, #7
 80019e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	e000e010 	.word	0xe000e010

080019f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ff2d 	bl	800185c <__NVIC_SetPriorityGrouping>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b086      	sub	sp, #24
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	4603      	mov	r3, r0
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
 8001a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a1c:	f7ff ff42 	bl	80018a4 <__NVIC_GetPriorityGrouping>
 8001a20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	6978      	ldr	r0, [r7, #20]
 8001a28:	f7ff ff90 	bl	800194c <NVIC_EncodePriority>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff5f 	bl	80018f8 <__NVIC_SetPriority>
}
 8001a3a:	bf00      	nop
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4603      	mov	r3, r0
 8001a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff35 	bl	80018c0 <__NVIC_EnableIRQ>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffa2 	bl	80019b0 <SysTick_Config>
 8001a6c:	4603      	mov	r3, r0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e043      	b.n	8001b16 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	4b22      	ldr	r3, [pc, #136]	; (8001b20 <HAL_DMA_Init+0xa8>)
 8001a96:	4413      	add	r3, r2
 8001a98:	4a22      	ldr	r2, [pc, #136]	; (8001b24 <HAL_DMA_Init+0xac>)
 8001a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9e:	091b      	lsrs	r3, r3, #4
 8001aa0:	009a      	lsls	r2, r3, #2
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a1f      	ldr	r2, [pc, #124]	; (8001b28 <HAL_DMA_Init+0xb0>)
 8001aaa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2202      	movs	r2, #2
 8001ab0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ac2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001ac6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001ad0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001adc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ae8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3714      	adds	r7, #20
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr
 8001b20:	bffdfff8 	.word	0xbffdfff8
 8001b24:	cccccccd 	.word	0xcccccccd
 8001b28:	40020000 	.word	0x40020000

08001b2c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
 8001b38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d101      	bne.n	8001b4c <HAL_DMA_Start_IT+0x20>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	e04b      	b.n	8001be4 <HAL_DMA_Start_IT+0xb8>
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d13a      	bne.n	8001bd6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2202      	movs	r2, #2
 8001b64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f022 0201 	bic.w	r2, r2, #1
 8001b7c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	68b9      	ldr	r1, [r7, #8]
 8001b84:	68f8      	ldr	r0, [r7, #12]
 8001b86:	f000 f9eb 	bl	8001f60 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d008      	beq.n	8001ba4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f042 020e 	orr.w	r2, r2, #14
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	e00f      	b.n	8001bc4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f022 0204 	bic.w	r2, r2, #4
 8001bb2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f042 020a 	orr.w	r2, r2, #10
 8001bc2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	e005      	b.n	8001be2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001bde:	2302      	movs	r3, #2
 8001be0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d008      	beq.n	8001c16 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2204      	movs	r2, #4
 8001c08:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e020      	b.n	8001c58 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 020e 	bic.w	r2, r2, #14
 8001c24:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 0201 	bic.w	r2, r2, #1
 8001c34:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c3e:	2101      	movs	r1, #1
 8001c40:	fa01 f202 	lsl.w	r2, r1, r2
 8001c44:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
	...

08001c64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d005      	beq.n	8001c88 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2204      	movs	r2, #4
 8001c80:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	73fb      	strb	r3, [r7, #15]
 8001c86:	e051      	b.n	8001d2c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 020e 	bic.w	r2, r2, #14
 8001c96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 0201 	bic.w	r2, r2, #1
 8001ca6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a22      	ldr	r2, [pc, #136]	; (8001d38 <HAL_DMA_Abort_IT+0xd4>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d029      	beq.n	8001d06 <HAL_DMA_Abort_IT+0xa2>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a21      	ldr	r2, [pc, #132]	; (8001d3c <HAL_DMA_Abort_IT+0xd8>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d022      	beq.n	8001d02 <HAL_DMA_Abort_IT+0x9e>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a1f      	ldr	r2, [pc, #124]	; (8001d40 <HAL_DMA_Abort_IT+0xdc>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d01a      	beq.n	8001cfc <HAL_DMA_Abort_IT+0x98>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a1e      	ldr	r2, [pc, #120]	; (8001d44 <HAL_DMA_Abort_IT+0xe0>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d012      	beq.n	8001cf6 <HAL_DMA_Abort_IT+0x92>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a1c      	ldr	r2, [pc, #112]	; (8001d48 <HAL_DMA_Abort_IT+0xe4>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d00a      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0x8c>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1b      	ldr	r2, [pc, #108]	; (8001d4c <HAL_DMA_Abort_IT+0xe8>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d102      	bne.n	8001cea <HAL_DMA_Abort_IT+0x86>
 8001ce4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ce8:	e00e      	b.n	8001d08 <HAL_DMA_Abort_IT+0xa4>
 8001cea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cee:	e00b      	b.n	8001d08 <HAL_DMA_Abort_IT+0xa4>
 8001cf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cf4:	e008      	b.n	8001d08 <HAL_DMA_Abort_IT+0xa4>
 8001cf6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cfa:	e005      	b.n	8001d08 <HAL_DMA_Abort_IT+0xa4>
 8001cfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d00:	e002      	b.n	8001d08 <HAL_DMA_Abort_IT+0xa4>
 8001d02:	2310      	movs	r3, #16
 8001d04:	e000      	b.n	8001d08 <HAL_DMA_Abort_IT+0xa4>
 8001d06:	2301      	movs	r3, #1
 8001d08:	4a11      	ldr	r2, [pc, #68]	; (8001d50 <HAL_DMA_Abort_IT+0xec>)
 8001d0a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d003      	beq.n	8001d2c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	4798      	blx	r3
    } 
  }
  return status;
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40020008 	.word	0x40020008
 8001d3c:	4002001c 	.word	0x4002001c
 8001d40:	40020030 	.word	0x40020030
 8001d44:	40020044 	.word	0x40020044
 8001d48:	40020058 	.word	0x40020058
 8001d4c:	4002006c 	.word	0x4002006c
 8001d50:	40020000 	.word	0x40020000

08001d54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d70:	2204      	movs	r2, #4
 8001d72:	409a      	lsls	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d04f      	beq.n	8001e1c <HAL_DMA_IRQHandler+0xc8>
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d04a      	beq.n	8001e1c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0320 	and.w	r3, r3, #32
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d107      	bne.n	8001da4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f022 0204 	bic.w	r2, r2, #4
 8001da2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a66      	ldr	r2, [pc, #408]	; (8001f44 <HAL_DMA_IRQHandler+0x1f0>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d029      	beq.n	8001e02 <HAL_DMA_IRQHandler+0xae>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a65      	ldr	r2, [pc, #404]	; (8001f48 <HAL_DMA_IRQHandler+0x1f4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d022      	beq.n	8001dfe <HAL_DMA_IRQHandler+0xaa>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a63      	ldr	r2, [pc, #396]	; (8001f4c <HAL_DMA_IRQHandler+0x1f8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d01a      	beq.n	8001df8 <HAL_DMA_IRQHandler+0xa4>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a62      	ldr	r2, [pc, #392]	; (8001f50 <HAL_DMA_IRQHandler+0x1fc>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d012      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x9e>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a60      	ldr	r2, [pc, #384]	; (8001f54 <HAL_DMA_IRQHandler+0x200>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d00a      	beq.n	8001dec <HAL_DMA_IRQHandler+0x98>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a5f      	ldr	r2, [pc, #380]	; (8001f58 <HAL_DMA_IRQHandler+0x204>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d102      	bne.n	8001de6 <HAL_DMA_IRQHandler+0x92>
 8001de0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001de4:	e00e      	b.n	8001e04 <HAL_DMA_IRQHandler+0xb0>
 8001de6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001dea:	e00b      	b.n	8001e04 <HAL_DMA_IRQHandler+0xb0>
 8001dec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001df0:	e008      	b.n	8001e04 <HAL_DMA_IRQHandler+0xb0>
 8001df2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001df6:	e005      	b.n	8001e04 <HAL_DMA_IRQHandler+0xb0>
 8001df8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dfc:	e002      	b.n	8001e04 <HAL_DMA_IRQHandler+0xb0>
 8001dfe:	2340      	movs	r3, #64	; 0x40
 8001e00:	e000      	b.n	8001e04 <HAL_DMA_IRQHandler+0xb0>
 8001e02:	2304      	movs	r3, #4
 8001e04:	4a55      	ldr	r2, [pc, #340]	; (8001f5c <HAL_DMA_IRQHandler+0x208>)
 8001e06:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 8094 	beq.w	8001f3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001e1a:	e08e      	b.n	8001f3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	2202      	movs	r2, #2
 8001e22:	409a      	lsls	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4013      	ands	r3, r2
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d056      	beq.n	8001eda <HAL_DMA_IRQHandler+0x186>
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d051      	beq.n	8001eda <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0320 	and.w	r3, r3, #32
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10b      	bne.n	8001e5c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 020a 	bic.w	r2, r2, #10
 8001e52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a38      	ldr	r2, [pc, #224]	; (8001f44 <HAL_DMA_IRQHandler+0x1f0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d029      	beq.n	8001eba <HAL_DMA_IRQHandler+0x166>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a37      	ldr	r2, [pc, #220]	; (8001f48 <HAL_DMA_IRQHandler+0x1f4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d022      	beq.n	8001eb6 <HAL_DMA_IRQHandler+0x162>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a35      	ldr	r2, [pc, #212]	; (8001f4c <HAL_DMA_IRQHandler+0x1f8>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d01a      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x15c>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a34      	ldr	r2, [pc, #208]	; (8001f50 <HAL_DMA_IRQHandler+0x1fc>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d012      	beq.n	8001eaa <HAL_DMA_IRQHandler+0x156>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a32      	ldr	r2, [pc, #200]	; (8001f54 <HAL_DMA_IRQHandler+0x200>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d00a      	beq.n	8001ea4 <HAL_DMA_IRQHandler+0x150>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a31      	ldr	r2, [pc, #196]	; (8001f58 <HAL_DMA_IRQHandler+0x204>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d102      	bne.n	8001e9e <HAL_DMA_IRQHandler+0x14a>
 8001e98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001e9c:	e00e      	b.n	8001ebc <HAL_DMA_IRQHandler+0x168>
 8001e9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ea2:	e00b      	b.n	8001ebc <HAL_DMA_IRQHandler+0x168>
 8001ea4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ea8:	e008      	b.n	8001ebc <HAL_DMA_IRQHandler+0x168>
 8001eaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eae:	e005      	b.n	8001ebc <HAL_DMA_IRQHandler+0x168>
 8001eb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb4:	e002      	b.n	8001ebc <HAL_DMA_IRQHandler+0x168>
 8001eb6:	2320      	movs	r3, #32
 8001eb8:	e000      	b.n	8001ebc <HAL_DMA_IRQHandler+0x168>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	4a27      	ldr	r2, [pc, #156]	; (8001f5c <HAL_DMA_IRQHandler+0x208>)
 8001ebe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d034      	beq.n	8001f3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ed8:	e02f      	b.n	8001f3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	2208      	movs	r2, #8
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d028      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x1e8>
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	f003 0308 	and.w	r3, r3, #8
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d023      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 020e 	bic.w	r2, r2, #14
 8001f02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d004      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	4798      	blx	r3
    }
  }
  return;
 8001f3a:	bf00      	nop
 8001f3c:	bf00      	nop
}
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40020008 	.word	0x40020008
 8001f48:	4002001c 	.word	0x4002001c
 8001f4c:	40020030 	.word	0x40020030
 8001f50:	40020044 	.word	0x40020044
 8001f54:	40020058 	.word	0x40020058
 8001f58:	4002006c 	.word	0x4002006c
 8001f5c:	40020000 	.word	0x40020000

08001f60 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
 8001f6c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f76:	2101      	movs	r1, #1
 8001f78:	fa01 f202 	lsl.w	r2, r1, r2
 8001f7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b10      	cmp	r3, #16
 8001f8c:	d108      	bne.n	8001fa0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f9e:	e007      	b.n	8001fb0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	60da      	str	r2, [r3, #12]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr
	...

08001fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b08b      	sub	sp, #44	; 0x2c
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fce:	e169      	b.n	80022a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	69fa      	ldr	r2, [r7, #28]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	f040 8158 	bne.w	800229e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4a9a      	ldr	r2, [pc, #616]	; (800225c <HAL_GPIO_Init+0x2a0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d05e      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8001ff8:	4a98      	ldr	r2, [pc, #608]	; (800225c <HAL_GPIO_Init+0x2a0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d875      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8001ffe:	4a98      	ldr	r2, [pc, #608]	; (8002260 <HAL_GPIO_Init+0x2a4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d058      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002004:	4a96      	ldr	r2, [pc, #600]	; (8002260 <HAL_GPIO_Init+0x2a4>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d86f      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 800200a:	4a96      	ldr	r2, [pc, #600]	; (8002264 <HAL_GPIO_Init+0x2a8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d052      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002010:	4a94      	ldr	r2, [pc, #592]	; (8002264 <HAL_GPIO_Init+0x2a8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d869      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002016:	4a94      	ldr	r2, [pc, #592]	; (8002268 <HAL_GPIO_Init+0x2ac>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d04c      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 800201c:	4a92      	ldr	r2, [pc, #584]	; (8002268 <HAL_GPIO_Init+0x2ac>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d863      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002022:	4a92      	ldr	r2, [pc, #584]	; (800226c <HAL_GPIO_Init+0x2b0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d046      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002028:	4a90      	ldr	r2, [pc, #576]	; (800226c <HAL_GPIO_Init+0x2b0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d85d      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 800202e:	2b12      	cmp	r3, #18
 8002030:	d82a      	bhi.n	8002088 <HAL_GPIO_Init+0xcc>
 8002032:	2b12      	cmp	r3, #18
 8002034:	d859      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002036:	a201      	add	r2, pc, #4	; (adr r2, 800203c <HAL_GPIO_Init+0x80>)
 8002038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203c:	080020b7 	.word	0x080020b7
 8002040:	08002091 	.word	0x08002091
 8002044:	080020a3 	.word	0x080020a3
 8002048:	080020e5 	.word	0x080020e5
 800204c:	080020eb 	.word	0x080020eb
 8002050:	080020eb 	.word	0x080020eb
 8002054:	080020eb 	.word	0x080020eb
 8002058:	080020eb 	.word	0x080020eb
 800205c:	080020eb 	.word	0x080020eb
 8002060:	080020eb 	.word	0x080020eb
 8002064:	080020eb 	.word	0x080020eb
 8002068:	080020eb 	.word	0x080020eb
 800206c:	080020eb 	.word	0x080020eb
 8002070:	080020eb 	.word	0x080020eb
 8002074:	080020eb 	.word	0x080020eb
 8002078:	080020eb 	.word	0x080020eb
 800207c:	080020eb 	.word	0x080020eb
 8002080:	08002099 	.word	0x08002099
 8002084:	080020ad 	.word	0x080020ad
 8002088:	4a79      	ldr	r2, [pc, #484]	; (8002270 <HAL_GPIO_Init+0x2b4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d013      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800208e:	e02c      	b.n	80020ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	623b      	str	r3, [r7, #32]
          break;
 8002096:	e029      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	3304      	adds	r3, #4
 800209e:	623b      	str	r3, [r7, #32]
          break;
 80020a0:	e024      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	3308      	adds	r3, #8
 80020a8:	623b      	str	r3, [r7, #32]
          break;
 80020aa:	e01f      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	330c      	adds	r3, #12
 80020b2:	623b      	str	r3, [r7, #32]
          break;
 80020b4:	e01a      	b.n	80020ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d102      	bne.n	80020c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020be:	2304      	movs	r3, #4
 80020c0:	623b      	str	r3, [r7, #32]
          break;
 80020c2:	e013      	b.n	80020ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020cc:	2308      	movs	r3, #8
 80020ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	611a      	str	r2, [r3, #16]
          break;
 80020d6:	e009      	b.n	80020ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020d8:	2308      	movs	r3, #8
 80020da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69fa      	ldr	r2, [r7, #28]
 80020e0:	615a      	str	r2, [r3, #20]
          break;
 80020e2:	e003      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
          break;
 80020e8:	e000      	b.n	80020ec <HAL_GPIO_Init+0x130>
          break;
 80020ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	2bff      	cmp	r3, #255	; 0xff
 80020f0:	d801      	bhi.n	80020f6 <HAL_GPIO_Init+0x13a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	e001      	b.n	80020fa <HAL_GPIO_Init+0x13e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3304      	adds	r3, #4
 80020fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2bff      	cmp	r3, #255	; 0xff
 8002100:	d802      	bhi.n	8002108 <HAL_GPIO_Init+0x14c>
 8002102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	e002      	b.n	800210e <HAL_GPIO_Init+0x152>
 8002108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210a:	3b08      	subs	r3, #8
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	210f      	movs	r1, #15
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	fa01 f303 	lsl.w	r3, r1, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	401a      	ands	r2, r3
 8002120:	6a39      	ldr	r1, [r7, #32]
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	431a      	orrs	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 80b1 	beq.w	800229e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <HAL_GPIO_Init+0x2b8>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4a4c      	ldr	r2, [pc, #304]	; (8002274 <HAL_GPIO_Init+0x2b8>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6193      	str	r3, [r2, #24]
 8002148:	4b4a      	ldr	r3, [pc, #296]	; (8002274 <HAL_GPIO_Init+0x2b8>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002154:	4a48      	ldr	r2, [pc, #288]	; (8002278 <HAL_GPIO_Init+0x2bc>)
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	3302      	adds	r3, #2
 800215c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002160:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002164:	f003 0303 	and.w	r3, r3, #3
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	220f      	movs	r2, #15
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a40      	ldr	r2, [pc, #256]	; (800227c <HAL_GPIO_Init+0x2c0>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d013      	beq.n	80021a8 <HAL_GPIO_Init+0x1ec>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a3f      	ldr	r2, [pc, #252]	; (8002280 <HAL_GPIO_Init+0x2c4>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00d      	beq.n	80021a4 <HAL_GPIO_Init+0x1e8>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a3e      	ldr	r2, [pc, #248]	; (8002284 <HAL_GPIO_Init+0x2c8>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d007      	beq.n	80021a0 <HAL_GPIO_Init+0x1e4>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a3d      	ldr	r2, [pc, #244]	; (8002288 <HAL_GPIO_Init+0x2cc>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d101      	bne.n	800219c <HAL_GPIO_Init+0x1e0>
 8002198:	2303      	movs	r3, #3
 800219a:	e006      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 800219c:	2304      	movs	r3, #4
 800219e:	e004      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e002      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e000      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a8:	2300      	movs	r3, #0
 80021aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ac:	f002 0203 	and.w	r2, r2, #3
 80021b0:	0092      	lsls	r2, r2, #2
 80021b2:	4093      	lsls	r3, r2
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021ba:	492f      	ldr	r1, [pc, #188]	; (8002278 <HAL_GPIO_Init+0x2bc>)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	089b      	lsrs	r3, r3, #2
 80021c0:	3302      	adds	r3, #2
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d006      	beq.n	80021e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021d4:	4b2d      	ldr	r3, [pc, #180]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	492c      	ldr	r1, [pc, #176]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	4313      	orrs	r3, r2
 80021de:	608b      	str	r3, [r1, #8]
 80021e0:	e006      	b.n	80021f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021e2:	4b2a      	ldr	r3, [pc, #168]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	4928      	ldr	r1, [pc, #160]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d006      	beq.n	800220a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021fc:	4b23      	ldr	r3, [pc, #140]	; (800228c <HAL_GPIO_Init+0x2d0>)
 80021fe:	68da      	ldr	r2, [r3, #12]
 8002200:	4922      	ldr	r1, [pc, #136]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	60cb      	str	r3, [r1, #12]
 8002208:	e006      	b.n	8002218 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	43db      	mvns	r3, r3
 8002212:	491e      	ldr	r1, [pc, #120]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002214:	4013      	ands	r3, r2
 8002216:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d006      	beq.n	8002232 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002224:	4b19      	ldr	r3, [pc, #100]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	4918      	ldr	r1, [pc, #96]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	4313      	orrs	r3, r2
 800222e:	604b      	str	r3, [r1, #4]
 8002230:	e006      	b.n	8002240 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002232:	4b16      	ldr	r3, [pc, #88]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	43db      	mvns	r3, r3
 800223a:	4914      	ldr	r1, [pc, #80]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800223c:	4013      	ands	r3, r2
 800223e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d021      	beq.n	8002290 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800224c:	4b0f      	ldr	r3, [pc, #60]	; (800228c <HAL_GPIO_Init+0x2d0>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	490e      	ldr	r1, [pc, #56]	; (800228c <HAL_GPIO_Init+0x2d0>)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]
 8002258:	e021      	b.n	800229e <HAL_GPIO_Init+0x2e2>
 800225a:	bf00      	nop
 800225c:	10320000 	.word	0x10320000
 8002260:	10310000 	.word	0x10310000
 8002264:	10220000 	.word	0x10220000
 8002268:	10210000 	.word	0x10210000
 800226c:	10120000 	.word	0x10120000
 8002270:	10110000 	.word	0x10110000
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000
 800227c:	40010800 	.word	0x40010800
 8002280:	40010c00 	.word	0x40010c00
 8002284:	40011000 	.word	0x40011000
 8002288:	40011400 	.word	0x40011400
 800228c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002290:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_GPIO_Init+0x304>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	43db      	mvns	r3, r3
 8002298:	4909      	ldr	r1, [pc, #36]	; (80022c0 <HAL_GPIO_Init+0x304>)
 800229a:	4013      	ands	r3, r2
 800229c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	3301      	adds	r3, #1
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022aa:	fa22 f303 	lsr.w	r3, r2, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f47f ae8e 	bne.w	8001fd0 <HAL_GPIO_Init+0x14>
  }
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	372c      	adds	r7, #44	; 0x2c
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	40010400 	.word	0x40010400

080022c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	807b      	strh	r3, [r7, #2]
 80022d0:	4613      	mov	r3, r2
 80022d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d4:	787b      	ldrb	r3, [r7, #1]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022da:	887a      	ldrh	r2, [r7, #2]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022e0:	e003      	b.n	80022ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022e2:	887b      	ldrh	r3, [r7, #2]
 80022e4:	041a      	lsls	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	611a      	str	r2, [r3, #16]
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002306:	887a      	ldrh	r2, [r7, #2]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4013      	ands	r3, r2
 800230c:	041a      	lsls	r2, r3, #16
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	43d9      	mvns	r1, r3
 8002312:	887b      	ldrh	r3, [r7, #2]
 8002314:	400b      	ands	r3, r1
 8002316:	431a      	orrs	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	611a      	str	r2, [r3, #16]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	bc80      	pop	{r7}
 8002324:	4770      	bx	lr
	...

08002328 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e272      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b00      	cmp	r3, #0
 8002344:	f000 8087 	beq.w	8002456 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002348:	4b92      	ldr	r3, [pc, #584]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 030c 	and.w	r3, r3, #12
 8002350:	2b04      	cmp	r3, #4
 8002352:	d00c      	beq.n	800236e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002354:	4b8f      	ldr	r3, [pc, #572]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 030c 	and.w	r3, r3, #12
 800235c:	2b08      	cmp	r3, #8
 800235e:	d112      	bne.n	8002386 <HAL_RCC_OscConfig+0x5e>
 8002360:	4b8c      	ldr	r3, [pc, #560]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800236c:	d10b      	bne.n	8002386 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800236e:	4b89      	ldr	r3, [pc, #548]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d06c      	beq.n	8002454 <HAL_RCC_OscConfig+0x12c>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d168      	bne.n	8002454 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e24c      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800238e:	d106      	bne.n	800239e <HAL_RCC_OscConfig+0x76>
 8002390:	4b80      	ldr	r3, [pc, #512]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a7f      	ldr	r2, [pc, #508]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002396:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800239a:	6013      	str	r3, [r2, #0]
 800239c:	e02e      	b.n	80023fc <HAL_RCC_OscConfig+0xd4>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10c      	bne.n	80023c0 <HAL_RCC_OscConfig+0x98>
 80023a6:	4b7b      	ldr	r3, [pc, #492]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a7a      	ldr	r2, [pc, #488]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023b0:	6013      	str	r3, [r2, #0]
 80023b2:	4b78      	ldr	r3, [pc, #480]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a77      	ldr	r2, [pc, #476]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023bc:	6013      	str	r3, [r2, #0]
 80023be:	e01d      	b.n	80023fc <HAL_RCC_OscConfig+0xd4>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023c8:	d10c      	bne.n	80023e4 <HAL_RCC_OscConfig+0xbc>
 80023ca:	4b72      	ldr	r3, [pc, #456]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a71      	ldr	r2, [pc, #452]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023d4:	6013      	str	r3, [r2, #0]
 80023d6:	4b6f      	ldr	r3, [pc, #444]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a6e      	ldr	r2, [pc, #440]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	e00b      	b.n	80023fc <HAL_RCC_OscConfig+0xd4>
 80023e4:	4b6b      	ldr	r3, [pc, #428]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a6a      	ldr	r2, [pc, #424]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023ee:	6013      	str	r3, [r2, #0]
 80023f0:	4b68      	ldr	r3, [pc, #416]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a67      	ldr	r2, [pc, #412]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80023f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d013      	beq.n	800242c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002404:	f7ff f9fc 	bl	8001800 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800240c:	f7ff f9f8 	bl	8001800 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b64      	cmp	r3, #100	; 0x64
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e200      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241e:	4b5d      	ldr	r3, [pc, #372]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0xe4>
 800242a:	e014      	b.n	8002456 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7ff f9e8 	bl	8001800 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002434:	f7ff f9e4 	bl	8001800 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b64      	cmp	r3, #100	; 0x64
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e1ec      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002446:	4b53      	ldr	r3, [pc, #332]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f0      	bne.n	8002434 <HAL_RCC_OscConfig+0x10c>
 8002452:	e000      	b.n	8002456 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d063      	beq.n	800252a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002462:	4b4c      	ldr	r3, [pc, #304]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 030c 	and.w	r3, r3, #12
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00b      	beq.n	8002486 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800246e:	4b49      	ldr	r3, [pc, #292]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b08      	cmp	r3, #8
 8002478:	d11c      	bne.n	80024b4 <HAL_RCC_OscConfig+0x18c>
 800247a:	4b46      	ldr	r3, [pc, #280]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d116      	bne.n	80024b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002486:	4b43      	ldr	r3, [pc, #268]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d005      	beq.n	800249e <HAL_RCC_OscConfig+0x176>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d001      	beq.n	800249e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e1c0      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800249e:	4b3d      	ldr	r3, [pc, #244]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4939      	ldr	r1, [pc, #228]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024b2:	e03a      	b.n	800252a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d020      	beq.n	80024fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024bc:	4b36      	ldr	r3, [pc, #216]	; (8002598 <HAL_RCC_OscConfig+0x270>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c2:	f7ff f99d 	bl	8001800 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ca:	f7ff f999 	bl	8001800 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e1a1      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024dc:	4b2d      	ldr	r3, [pc, #180]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d0f0      	beq.n	80024ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e8:	4b2a      	ldr	r3, [pc, #168]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4927      	ldr	r1, [pc, #156]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	600b      	str	r3, [r1, #0]
 80024fc:	e015      	b.n	800252a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024fe:	4b26      	ldr	r3, [pc, #152]	; (8002598 <HAL_RCC_OscConfig+0x270>)
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7ff f97c 	bl	8001800 <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800250c:	f7ff f978 	bl	8001800 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e180      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800251e:	4b1d      	ldr	r3, [pc, #116]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f0      	bne.n	800250c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d03a      	beq.n	80025ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d019      	beq.n	8002572 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800253e:	4b17      	ldr	r3, [pc, #92]	; (800259c <HAL_RCC_OscConfig+0x274>)
 8002540:	2201      	movs	r2, #1
 8002542:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002544:	f7ff f95c 	bl	8001800 <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800254c:	f7ff f958 	bl	8001800 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e160      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800255e:	4b0d      	ldr	r3, [pc, #52]	; (8002594 <HAL_RCC_OscConfig+0x26c>)
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d0f0      	beq.n	800254c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800256a:	2001      	movs	r0, #1
 800256c:	f000 face 	bl	8002b0c <RCC_Delay>
 8002570:	e01c      	b.n	80025ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002572:	4b0a      	ldr	r3, [pc, #40]	; (800259c <HAL_RCC_OscConfig+0x274>)
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002578:	f7ff f942 	bl	8001800 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800257e:	e00f      	b.n	80025a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002580:	f7ff f93e 	bl	8001800 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d908      	bls.n	80025a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e146      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
 8002592:	bf00      	nop
 8002594:	40021000 	.word	0x40021000
 8002598:	42420000 	.word	0x42420000
 800259c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025a0:	4b92      	ldr	r3, [pc, #584]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1e9      	bne.n	8002580 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f000 80a6 	beq.w	8002706 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ba:	2300      	movs	r3, #0
 80025bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025be:	4b8b      	ldr	r3, [pc, #556]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10d      	bne.n	80025e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ca:	4b88      	ldr	r3, [pc, #544]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	4a87      	ldr	r2, [pc, #540]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80025d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d4:	61d3      	str	r3, [r2, #28]
 80025d6:	4b85      	ldr	r3, [pc, #532]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025e2:	2301      	movs	r3, #1
 80025e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e6:	4b82      	ldr	r3, [pc, #520]	; (80027f0 <HAL_RCC_OscConfig+0x4c8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d118      	bne.n	8002624 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025f2:	4b7f      	ldr	r3, [pc, #508]	; (80027f0 <HAL_RCC_OscConfig+0x4c8>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a7e      	ldr	r2, [pc, #504]	; (80027f0 <HAL_RCC_OscConfig+0x4c8>)
 80025f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025fe:	f7ff f8ff 	bl	8001800 <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002604:	e008      	b.n	8002618 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002606:	f7ff f8fb 	bl	8001800 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b64      	cmp	r3, #100	; 0x64
 8002612:	d901      	bls.n	8002618 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e103      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002618:	4b75      	ldr	r3, [pc, #468]	; (80027f0 <HAL_RCC_OscConfig+0x4c8>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0f0      	beq.n	8002606 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d106      	bne.n	800263a <HAL_RCC_OscConfig+0x312>
 800262c:	4b6f      	ldr	r3, [pc, #444]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	4a6e      	ldr	r2, [pc, #440]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002632:	f043 0301 	orr.w	r3, r3, #1
 8002636:	6213      	str	r3, [r2, #32]
 8002638:	e02d      	b.n	8002696 <HAL_RCC_OscConfig+0x36e>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10c      	bne.n	800265c <HAL_RCC_OscConfig+0x334>
 8002642:	4b6a      	ldr	r3, [pc, #424]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	4a69      	ldr	r2, [pc, #420]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002648:	f023 0301 	bic.w	r3, r3, #1
 800264c:	6213      	str	r3, [r2, #32]
 800264e:	4b67      	ldr	r3, [pc, #412]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	4a66      	ldr	r2, [pc, #408]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002654:	f023 0304 	bic.w	r3, r3, #4
 8002658:	6213      	str	r3, [r2, #32]
 800265a:	e01c      	b.n	8002696 <HAL_RCC_OscConfig+0x36e>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b05      	cmp	r3, #5
 8002662:	d10c      	bne.n	800267e <HAL_RCC_OscConfig+0x356>
 8002664:	4b61      	ldr	r3, [pc, #388]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	4a60      	ldr	r2, [pc, #384]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 800266a:	f043 0304 	orr.w	r3, r3, #4
 800266e:	6213      	str	r3, [r2, #32]
 8002670:	4b5e      	ldr	r3, [pc, #376]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	4a5d      	ldr	r2, [pc, #372]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	6213      	str	r3, [r2, #32]
 800267c:	e00b      	b.n	8002696 <HAL_RCC_OscConfig+0x36e>
 800267e:	4b5b      	ldr	r3, [pc, #364]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	4a5a      	ldr	r2, [pc, #360]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002684:	f023 0301 	bic.w	r3, r3, #1
 8002688:	6213      	str	r3, [r2, #32]
 800268a:	4b58      	ldr	r3, [pc, #352]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	4a57      	ldr	r2, [pc, #348]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002690:	f023 0304 	bic.w	r3, r3, #4
 8002694:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d015      	beq.n	80026ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269e:	f7ff f8af 	bl	8001800 <HAL_GetTick>
 80026a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a4:	e00a      	b.n	80026bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a6:	f7ff f8ab 	bl	8001800 <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e0b1      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026bc:	4b4b      	ldr	r3, [pc, #300]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0ee      	beq.n	80026a6 <HAL_RCC_OscConfig+0x37e>
 80026c8:	e014      	b.n	80026f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ca:	f7ff f899 	bl	8001800 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d0:	e00a      	b.n	80026e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d2:	f7ff f895 	bl	8001800 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e09b      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e8:	4b40      	ldr	r3, [pc, #256]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1ee      	bne.n	80026d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026f4:	7dfb      	ldrb	r3, [r7, #23]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d105      	bne.n	8002706 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026fa:	4b3c      	ldr	r3, [pc, #240]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	4a3b      	ldr	r2, [pc, #236]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002700:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002704:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 8087 	beq.w	800281e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002710:	4b36      	ldr	r3, [pc, #216]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 030c 	and.w	r3, r3, #12
 8002718:	2b08      	cmp	r3, #8
 800271a:	d061      	beq.n	80027e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	69db      	ldr	r3, [r3, #28]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d146      	bne.n	80027b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002724:	4b33      	ldr	r3, [pc, #204]	; (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272a:	f7ff f869 	bl	8001800 <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002732:	f7ff f865 	bl	8001800 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e06d      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002744:	4b29      	ldr	r3, [pc, #164]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1f0      	bne.n	8002732 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002758:	d108      	bne.n	800276c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800275a:	4b24      	ldr	r3, [pc, #144]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	4921      	ldr	r1, [pc, #132]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002768:	4313      	orrs	r3, r2
 800276a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800276c:	4b1f      	ldr	r3, [pc, #124]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a19      	ldr	r1, [r3, #32]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	430b      	orrs	r3, r1
 800277e:	491b      	ldr	r1, [pc, #108]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 8002780:	4313      	orrs	r3, r2
 8002782:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002784:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002786:	2201      	movs	r2, #1
 8002788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278a:	f7ff f839 	bl	8001800 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002792:	f7ff f835 	bl	8001800 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e03d      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x46a>
 80027b0:	e035      	b.n	800281e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027b2:	4b10      	ldr	r3, [pc, #64]	; (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b8:	f7ff f822 	bl	8001800 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c0:	f7ff f81e 	bl	8001800 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e026      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_RCC_OscConfig+0x4c4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1f0      	bne.n	80027c0 <HAL_RCC_OscConfig+0x498>
 80027de:	e01e      	b.n	800281e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d107      	bne.n	80027f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e019      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40007000 	.word	0x40007000
 80027f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027f8:	4b0b      	ldr	r3, [pc, #44]	; (8002828 <HAL_RCC_OscConfig+0x500>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	429a      	cmp	r2, r3
 800280a:	d106      	bne.n	800281a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002816:	429a      	cmp	r2, r3
 8002818:	d001      	beq.n	800281e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e000      	b.n	8002820 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3718      	adds	r7, #24
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40021000 	.word	0x40021000

0800282c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e0d0      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002840:	4b6a      	ldr	r3, [pc, #424]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	429a      	cmp	r2, r3
 800284c:	d910      	bls.n	8002870 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284e:	4b67      	ldr	r3, [pc, #412]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f023 0207 	bic.w	r2, r3, #7
 8002856:	4965      	ldr	r1, [pc, #404]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	4313      	orrs	r3, r2
 800285c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285e:	4b63      	ldr	r3, [pc, #396]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d001      	beq.n	8002870 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e0b8      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d020      	beq.n	80028be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0304 	and.w	r3, r3, #4
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002888:	4b59      	ldr	r3, [pc, #356]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	4a58      	ldr	r2, [pc, #352]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 800288e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002892:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0308 	and.w	r3, r3, #8
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028a0:	4b53      	ldr	r3, [pc, #332]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	4a52      	ldr	r2, [pc, #328]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80028aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ac:	4b50      	ldr	r3, [pc, #320]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	494d      	ldr	r1, [pc, #308]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d040      	beq.n	800294c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d107      	bne.n	80028e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d2:	4b47      	ldr	r3, [pc, #284]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d115      	bne.n	800290a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e07f      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d107      	bne.n	80028fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ea:	4b41      	ldr	r3, [pc, #260]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d109      	bne.n	800290a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e073      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028fa:	4b3d      	ldr	r3, [pc, #244]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e06b      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800290a:	4b39      	ldr	r3, [pc, #228]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f023 0203 	bic.w	r2, r3, #3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	4936      	ldr	r1, [pc, #216]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800291c:	f7fe ff70 	bl	8001800 <HAL_GetTick>
 8002920:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002922:	e00a      	b.n	800293a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002924:	f7fe ff6c 	bl	8001800 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002932:	4293      	cmp	r3, r2
 8002934:	d901      	bls.n	800293a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e053      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800293a:	4b2d      	ldr	r3, [pc, #180]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f003 020c 	and.w	r2, r3, #12
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	429a      	cmp	r2, r3
 800294a:	d1eb      	bne.n	8002924 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800294c:	4b27      	ldr	r3, [pc, #156]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	429a      	cmp	r2, r3
 8002958:	d210      	bcs.n	800297c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800295a:	4b24      	ldr	r3, [pc, #144]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f023 0207 	bic.w	r2, r3, #7
 8002962:	4922      	ldr	r1, [pc, #136]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	4313      	orrs	r3, r2
 8002968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800296a:	4b20      	ldr	r3, [pc, #128]	; (80029ec <HAL_RCC_ClockConfig+0x1c0>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e032      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0304 	and.w	r3, r3, #4
 8002984:	2b00      	cmp	r3, #0
 8002986:	d008      	beq.n	800299a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002988:	4b19      	ldr	r3, [pc, #100]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	4916      	ldr	r1, [pc, #88]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002996:	4313      	orrs	r3, r2
 8002998:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d009      	beq.n	80029ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029a6:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	490e      	ldr	r1, [pc, #56]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ba:	f000 f821 	bl	8002a00 <HAL_RCC_GetSysClockFreq>
 80029be:	4602      	mov	r2, r0
 80029c0:	4b0b      	ldr	r3, [pc, #44]	; (80029f0 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	091b      	lsrs	r3, r3, #4
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	490a      	ldr	r1, [pc, #40]	; (80029f4 <HAL_RCC_ClockConfig+0x1c8>)
 80029cc:	5ccb      	ldrb	r3, [r1, r3]
 80029ce:	fa22 f303 	lsr.w	r3, r2, r3
 80029d2:	4a09      	ldr	r2, [pc, #36]	; (80029f8 <HAL_RCC_ClockConfig+0x1cc>)
 80029d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029d6:	4b09      	ldr	r3, [pc, #36]	; (80029fc <HAL_RCC_ClockConfig+0x1d0>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7fe fece 	bl	800177c <HAL_InitTick>

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40022000 	.word	0x40022000
 80029f0:	40021000 	.word	0x40021000
 80029f4:	08006d78 	.word	0x08006d78
 80029f8:	20000080 	.word	0x20000080
 80029fc:	20000084 	.word	0x20000084

08002a00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b087      	sub	sp, #28
 8002a04:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60bb      	str	r3, [r7, #8]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	2300      	movs	r3, #0
 8002a14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a16:	2300      	movs	r3, #0
 8002a18:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	; (8002a94 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d002      	beq.n	8002a30 <HAL_RCC_GetSysClockFreq+0x30>
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d003      	beq.n	8002a36 <HAL_RCC_GetSysClockFreq+0x36>
 8002a2e:	e027      	b.n	8002a80 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a30:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a32:	613b      	str	r3, [r7, #16]
      break;
 8002a34:	e027      	b.n	8002a86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	0c9b      	lsrs	r3, r3, #18
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	4a17      	ldr	r2, [pc, #92]	; (8002a9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a40:	5cd3      	ldrb	r3, [r2, r3]
 8002a42:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d010      	beq.n	8002a70 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a4e:	4b11      	ldr	r3, [pc, #68]	; (8002a94 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	0c5b      	lsrs	r3, r3, #17
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	4a11      	ldr	r2, [pc, #68]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a5a:	5cd3      	ldrb	r3, [r2, r3]
 8002a5c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a0d      	ldr	r2, [pc, #52]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a62:	fb03 f202 	mul.w	r2, r3, r2
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	e004      	b.n	8002a7a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a74:	fb02 f303 	mul.w	r3, r2, r3
 8002a78:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	613b      	str	r3, [r7, #16]
      break;
 8002a7e:	e002      	b.n	8002a86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a80:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a82:	613b      	str	r3, [r7, #16]
      break;
 8002a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a86:	693b      	ldr	r3, [r7, #16]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	371c      	adds	r7, #28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
 8002a98:	007a1200 	.word	0x007a1200
 8002a9c:	08006d90 	.word	0x08006d90
 8002aa0:	08006da0 	.word	0x08006da0
 8002aa4:	003d0900 	.word	0x003d0900

08002aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aac:	4b02      	ldr	r3, [pc, #8]	; (8002ab8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002aae:	681b      	ldr	r3, [r3, #0]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr
 8002ab8:	20000080 	.word	0x20000080

08002abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ac0:	f7ff fff2 	bl	8002aa8 <HAL_RCC_GetHCLKFreq>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	4b05      	ldr	r3, [pc, #20]	; (8002adc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	0a1b      	lsrs	r3, r3, #8
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	4903      	ldr	r1, [pc, #12]	; (8002ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ad2:	5ccb      	ldrb	r3, [r1, r3]
 8002ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	08006d88 	.word	0x08006d88

08002ae4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ae8:	f7ff ffde 	bl	8002aa8 <HAL_RCC_GetHCLKFreq>
 8002aec:	4602      	mov	r2, r0
 8002aee:	4b05      	ldr	r3, [pc, #20]	; (8002b04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	0adb      	lsrs	r3, r3, #11
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	4903      	ldr	r1, [pc, #12]	; (8002b08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002afa:	5ccb      	ldrb	r3, [r1, r3]
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	08006d88 	.word	0x08006d88

08002b0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b14:	4b0a      	ldr	r3, [pc, #40]	; (8002b40 <RCC_Delay+0x34>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <RCC_Delay+0x38>)
 8002b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1e:	0a5b      	lsrs	r3, r3, #9
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b28:	bf00      	nop
  }
  while (Delay --);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	1e5a      	subs	r2, r3, #1
 8002b2e:	60fa      	str	r2, [r7, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1f9      	bne.n	8002b28 <RCC_Delay+0x1c>
}
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	20000080 	.word	0x20000080
 8002b44:	10624dd3 	.word	0x10624dd3

08002b48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e041      	b.n	8002bde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d106      	bne.n	8002b74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7fe fbe0 	bl	8001334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2202      	movs	r2, #2
 8002b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3304      	adds	r3, #4
 8002b84:	4619      	mov	r1, r3
 8002b86:	4610      	mov	r0, r2
 8002b88:	f000 fa74 	bl	8003074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d001      	beq.n	8002c00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e03a      	b.n	8002c76 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2202      	movs	r2, #2
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a18      	ldr	r2, [pc, #96]	; (8002c80 <HAL_TIM_Base_Start_IT+0x98>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d00e      	beq.n	8002c40 <HAL_TIM_Base_Start_IT+0x58>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c2a:	d009      	beq.n	8002c40 <HAL_TIM_Base_Start_IT+0x58>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <HAL_TIM_Base_Start_IT+0x9c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d004      	beq.n	8002c40 <HAL_TIM_Base_Start_IT+0x58>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a13      	ldr	r2, [pc, #76]	; (8002c88 <HAL_TIM_Base_Start_IT+0xa0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d111      	bne.n	8002c64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2b06      	cmp	r3, #6
 8002c50:	d010      	beq.n	8002c74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f042 0201 	orr.w	r2, r2, #1
 8002c60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c62:	e007      	b.n	8002c74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3714      	adds	r7, #20
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr
 8002c80:	40012c00 	.word	0x40012c00
 8002c84:	40000400 	.word	0x40000400
 8002c88:	40000800 	.word	0x40000800

08002c8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d122      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d11b      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f06f 0202 	mvn.w	r2, #2
 8002cb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f9b4 	bl	800303c <HAL_TIM_IC_CaptureCallback>
 8002cd4:	e005      	b.n	8002ce2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f9a7 	bl	800302a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f9b6 	bl	800304e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	f003 0304 	and.w	r3, r3, #4
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d122      	bne.n	8002d3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d11b      	bne.n	8002d3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0204 	mvn.w	r2, #4
 8002d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2202      	movs	r2, #2
 8002d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f98a 	bl	800303c <HAL_TIM_IC_CaptureCallback>
 8002d28:	e005      	b.n	8002d36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f97d 	bl	800302a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f98c 	bl	800304e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d122      	bne.n	8002d90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b08      	cmp	r3, #8
 8002d56:	d11b      	bne.n	8002d90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f06f 0208 	mvn.w	r2, #8
 8002d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2204      	movs	r2, #4
 8002d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d003      	beq.n	8002d7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f960 	bl	800303c <HAL_TIM_IC_CaptureCallback>
 8002d7c:	e005      	b.n	8002d8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f953 	bl	800302a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 f962 	bl	800304e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	f003 0310 	and.w	r3, r3, #16
 8002d9a:	2b10      	cmp	r3, #16
 8002d9c:	d122      	bne.n	8002de4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f003 0310 	and.w	r3, r3, #16
 8002da8:	2b10      	cmp	r3, #16
 8002daa:	d11b      	bne.n	8002de4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f06f 0210 	mvn.w	r2, #16
 8002db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2208      	movs	r2, #8
 8002dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f936 	bl	800303c <HAL_TIM_IC_CaptureCallback>
 8002dd0:	e005      	b.n	8002dde <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f929 	bl	800302a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f938 	bl	800304e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d10e      	bne.n	8002e10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d107      	bne.n	8002e10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f06f 0201 	mvn.w	r2, #1
 8002e08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7fe f896 	bl	8000f3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e1a:	2b80      	cmp	r3, #128	; 0x80
 8002e1c:	d10e      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e28:	2b80      	cmp	r3, #128	; 0x80
 8002e2a:	d107      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 fa7b 	bl	8003332 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e46:	2b40      	cmp	r3, #64	; 0x40
 8002e48:	d10e      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e54:	2b40      	cmp	r3, #64	; 0x40
 8002e56:	d107      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 f8fc 	bl	8003060 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d10e      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f003 0320 	and.w	r3, r3, #32
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	d107      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0220 	mvn.w	r2, #32
 8002e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fa46 	bl	8003320 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_TIM_ConfigClockSource+0x1c>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e0b4      	b.n	8003022 <HAL_TIM_ConfigClockSource+0x186>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ed6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ede:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef0:	d03e      	beq.n	8002f70 <HAL_TIM_ConfigClockSource+0xd4>
 8002ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef6:	f200 8087 	bhi.w	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002efe:	f000 8086 	beq.w	800300e <HAL_TIM_ConfigClockSource+0x172>
 8002f02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f06:	d87f      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f08:	2b70      	cmp	r3, #112	; 0x70
 8002f0a:	d01a      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0xa6>
 8002f0c:	2b70      	cmp	r3, #112	; 0x70
 8002f0e:	d87b      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f10:	2b60      	cmp	r3, #96	; 0x60
 8002f12:	d050      	beq.n	8002fb6 <HAL_TIM_ConfigClockSource+0x11a>
 8002f14:	2b60      	cmp	r3, #96	; 0x60
 8002f16:	d877      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f18:	2b50      	cmp	r3, #80	; 0x50
 8002f1a:	d03c      	beq.n	8002f96 <HAL_TIM_ConfigClockSource+0xfa>
 8002f1c:	2b50      	cmp	r3, #80	; 0x50
 8002f1e:	d873      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f20:	2b40      	cmp	r3, #64	; 0x40
 8002f22:	d058      	beq.n	8002fd6 <HAL_TIM_ConfigClockSource+0x13a>
 8002f24:	2b40      	cmp	r3, #64	; 0x40
 8002f26:	d86f      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f28:	2b30      	cmp	r3, #48	; 0x30
 8002f2a:	d064      	beq.n	8002ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8002f2c:	2b30      	cmp	r3, #48	; 0x30
 8002f2e:	d86b      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f30:	2b20      	cmp	r3, #32
 8002f32:	d060      	beq.n	8002ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	d867      	bhi.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d05c      	beq.n	8002ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8002f3c:	2b10      	cmp	r3, #16
 8002f3e:	d05a      	beq.n	8002ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8002f40:	e062      	b.n	8003008 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f52:	f000 f968 	bl	8003226 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	609a      	str	r2, [r3, #8]
      break;
 8002f6e:	e04f      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f80:	f000 f951 	bl	8003226 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f92:	609a      	str	r2, [r3, #8]
      break;
 8002f94:	e03c      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	f000 f8c8 	bl	8003138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2150      	movs	r1, #80	; 0x50
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 f91f 	bl	80031f2 <TIM_ITRx_SetConfig>
      break;
 8002fb4:	e02c      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	f000 f8e6 	bl	8003194 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2160      	movs	r1, #96	; 0x60
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f000 f90f 	bl	80031f2 <TIM_ITRx_SetConfig>
      break;
 8002fd4:	e01c      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f000 f8a8 	bl	8003138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2140      	movs	r1, #64	; 0x40
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 f8ff 	bl	80031f2 <TIM_ITRx_SetConfig>
      break;
 8002ff4:	e00c      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4619      	mov	r1, r3
 8003000:	4610      	mov	r0, r2
 8003002:	f000 f8f6 	bl	80031f2 <TIM_ITRx_SetConfig>
      break;
 8003006:	e003      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
      break;
 800300c:	e000      	b.n	8003010 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800300e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003020:	7bfb      	ldrb	r3, [r7, #15]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800302a:	b480      	push	{r7}
 800302c:	b083      	sub	sp, #12
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr

0800303c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr

0800304e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr
	...

08003074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a29      	ldr	r2, [pc, #164]	; (800312c <TIM_Base_SetConfig+0xb8>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d00b      	beq.n	80030a4 <TIM_Base_SetConfig+0x30>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003092:	d007      	beq.n	80030a4 <TIM_Base_SetConfig+0x30>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a26      	ldr	r2, [pc, #152]	; (8003130 <TIM_Base_SetConfig+0xbc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d003      	beq.n	80030a4 <TIM_Base_SetConfig+0x30>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a25      	ldr	r2, [pc, #148]	; (8003134 <TIM_Base_SetConfig+0xc0>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d108      	bne.n	80030b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a1c      	ldr	r2, [pc, #112]	; (800312c <TIM_Base_SetConfig+0xb8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00b      	beq.n	80030d6 <TIM_Base_SetConfig+0x62>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c4:	d007      	beq.n	80030d6 <TIM_Base_SetConfig+0x62>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a19      	ldr	r2, [pc, #100]	; (8003130 <TIM_Base_SetConfig+0xbc>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d003      	beq.n	80030d6 <TIM_Base_SetConfig+0x62>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a18      	ldr	r2, [pc, #96]	; (8003134 <TIM_Base_SetConfig+0xc0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d108      	bne.n	80030e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a07      	ldr	r2, [pc, #28]	; (800312c <TIM_Base_SetConfig+0xb8>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d103      	bne.n	800311c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	691a      	ldr	r2, [r3, #16]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	615a      	str	r2, [r3, #20]
}
 8003122:	bf00      	nop
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr
 800312c:	40012c00 	.word	0x40012c00
 8003130:	40000400 	.word	0x40000400
 8003134:	40000800 	.word	0x40000800

08003138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003138:	b480      	push	{r7}
 800313a:	b087      	sub	sp, #28
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a1b      	ldr	r3, [r3, #32]
 800314e:	f023 0201 	bic.w	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f023 030a 	bic.w	r3, r3, #10
 8003174:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	4313      	orrs	r3, r2
 800317c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	621a      	str	r2, [r3, #32]
}
 800318a:	bf00      	nop
 800318c:	371c      	adds	r7, #28
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr

08003194 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	f023 0210 	bic.w	r2, r3, #16
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80031be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	031b      	lsls	r3, r3, #12
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80031d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	621a      	str	r2, [r3, #32]
}
 80031e8:	bf00      	nop
 80031ea:	371c      	adds	r7, #28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr

080031f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b085      	sub	sp, #20
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
 80031fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003208:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4313      	orrs	r3, r2
 8003210:	f043 0307 	orr.w	r3, r3, #7
 8003214:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	609a      	str	r2, [r3, #8]
}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr

08003226 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003226:	b480      	push	{r7}
 8003228:	b087      	sub	sp, #28
 800322a:	af00      	add	r7, sp, #0
 800322c:	60f8      	str	r0, [r7, #12]
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	607a      	str	r2, [r7, #4]
 8003232:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003240:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	021a      	lsls	r2, r3, #8
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	431a      	orrs	r2, r3
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	4313      	orrs	r3, r2
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	4313      	orrs	r3, r2
 8003252:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	609a      	str	r2, [r3, #8]
}
 800325a:	bf00      	nop
 800325c:	371c      	adds	r7, #28
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr

08003264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003278:	2302      	movs	r3, #2
 800327a:	e046      	b.n	800330a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a16      	ldr	r2, [pc, #88]	; (8003314 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d00e      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032c8:	d009      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a12      	ldr	r2, [pc, #72]	; (8003318 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d004      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a10      	ldr	r2, [pc, #64]	; (800331c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d10c      	bne.n	80032f8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40000400 	.word	0x40000400
 800331c:	40000800 	.word	0x40000800

08003320 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr

08003332 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e042      	b.n	80033dc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d106      	bne.n	8003370 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7fe f808 	bl	8001380 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2224      	movs	r2, #36	; 0x24
 8003374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003386:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 ffb3 	bl	80042f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800339c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	695a      	ldr	r2, [r3, #20]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3708      	adds	r7, #8
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08a      	sub	sp, #40	; 0x28
 80033e8:	af02      	add	r7, sp, #8
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	4613      	mov	r3, r2
 80033f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b20      	cmp	r3, #32
 8003402:	d16d      	bne.n	80034e0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_UART_Transmit+0x2c>
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e066      	b.n	80034e2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2221      	movs	r2, #33	; 0x21
 800341e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003422:	f7fe f9ed 	bl	8001800 <HAL_GetTick>
 8003426:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	88fa      	ldrh	r2, [r7, #6]
 800342c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	88fa      	ldrh	r2, [r7, #6]
 8003432:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800343c:	d108      	bne.n	8003450 <HAL_UART_Transmit+0x6c>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d104      	bne.n	8003450 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003446:	2300      	movs	r3, #0
 8003448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	e003      	b.n	8003458 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003454:	2300      	movs	r3, #0
 8003456:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003458:	e02a      	b.n	80034b0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	2200      	movs	r2, #0
 8003462:	2180      	movs	r1, #128	; 0x80
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 fc41 	bl	8003cec <UART_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e036      	b.n	80034e2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003488:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	3302      	adds	r3, #2
 800348e:	61bb      	str	r3, [r7, #24]
 8003490:	e007      	b.n	80034a2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	3301      	adds	r3, #1
 80034a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1cf      	bne.n	800345a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2200      	movs	r2, #0
 80034c2:	2140      	movs	r1, #64	; 0x40
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 fc11 	bl	8003cec <UART_WaitOnFlagUntilTimeout>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e006      	b.n	80034e2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	e000      	b.n	80034e2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
  }
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3720      	adds	r7, #32
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b084      	sub	sp, #16
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	4613      	mov	r3, r2
 80034f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b20      	cmp	r3, #32
 8003502:	d112      	bne.n	800352a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <HAL_UART_Receive_IT+0x26>
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e00b      	b.n	800352c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800351a:	88fb      	ldrh	r3, [r7, #6]
 800351c:	461a      	mov	r2, r3
 800351e:	68b9      	ldr	r1, [r7, #8]
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 fc51 	bl	8003dc8 <UART_Start_Receive_IT>
 8003526:	4603      	mov	r3, r0
 8003528:	e000      	b.n	800352c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800352a:	2302      	movs	r3, #2
  }
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	4613      	mov	r3, r2
 8003540:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b20      	cmp	r3, #32
 800354c:	d112      	bne.n	8003574 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d002      	beq.n	800355a <HAL_UART_Receive_DMA+0x26>
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e00b      	b.n	8003576 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003564:	88fb      	ldrh	r3, [r7, #6]
 8003566:	461a      	mov	r2, r3
 8003568:	68b9      	ldr	r1, [r7, #8]
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 fc66 	bl	8003e3c <UART_Start_Receive_DMA>
 8003570:	4603      	mov	r3, r0
 8003572:	e000      	b.n	8003576 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003574:	2302      	movs	r3, #2
  }
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b0ba      	sub	sp, #232	; 0xe8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80035b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80035be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10f      	bne.n	80035e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ca:	f003 0320 	and.w	r3, r3, #32
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d009      	beq.n	80035e6 <HAL_UART_IRQHandler+0x66>
 80035d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035d6:	f003 0320 	and.w	r3, r3, #32
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fdca 	bl	8004178 <UART_Receive_IT>
      return;
 80035e4:	e25b      	b.n	8003a9e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80035e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 80de 	beq.w	80037ac <HAL_UART_IRQHandler+0x22c>
 80035f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d106      	bne.n	800360a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80035fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003600:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 80d1 	beq.w	80037ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800360a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00b      	beq.n	800362e <HAL_UART_IRQHandler+0xae>
 8003616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800361a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	f043 0201 	orr.w	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800362e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00b      	beq.n	8003652 <HAL_UART_IRQHandler+0xd2>
 800363a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	f043 0202 	orr.w	r2, r3, #2
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00b      	beq.n	8003676 <HAL_UART_IRQHandler+0xf6>
 800365e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d005      	beq.n	8003676 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366e:	f043 0204 	orr.w	r2, r3, #4
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367a:	f003 0308 	and.w	r3, r3, #8
 800367e:	2b00      	cmp	r3, #0
 8003680:	d011      	beq.n	80036a6 <HAL_UART_IRQHandler+0x126>
 8003682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003686:	f003 0320 	and.w	r3, r3, #32
 800368a:	2b00      	cmp	r3, #0
 800368c:	d105      	bne.n	800369a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800368e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d005      	beq.n	80036a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369e:	f043 0208 	orr.w	r2, r3, #8
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 81f2 	beq.w	8003a94 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036b4:	f003 0320 	and.w	r3, r3, #32
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d008      	beq.n	80036ce <HAL_UART_IRQHandler+0x14e>
 80036bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d002      	beq.n	80036ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 fd55 	bl	8004178 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf14      	ite	ne
 80036dc:	2301      	movne	r3, #1
 80036de:	2300      	moveq	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d103      	bne.n	80036fa <HAL_UART_IRQHandler+0x17a>
 80036f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d04f      	beq.n	800379a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 fc5f 	bl	8003fbe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d041      	beq.n	8003792 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	3314      	adds	r3, #20
 8003714:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003718:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800371c:	e853 3f00 	ldrex	r3, [r3]
 8003720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003724:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003728:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800372c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	3314      	adds	r3, #20
 8003736:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800373a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800373e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003742:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003746:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800374a:	e841 2300 	strex	r3, r2, [r1]
 800374e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003752:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1d9      	bne.n	800370e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800375e:	2b00      	cmp	r3, #0
 8003760:	d013      	beq.n	800378a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003766:	4a7e      	ldr	r2, [pc, #504]	; (8003960 <HAL_UART_IRQHandler+0x3e0>)
 8003768:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe fa78 	bl	8001c64 <HAL_DMA_Abort_IT>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d016      	beq.n	80037a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003784:	4610      	mov	r0, r2
 8003786:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003788:	e00e      	b.n	80037a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f99c 	bl	8003ac8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003790:	e00a      	b.n	80037a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 f998 	bl	8003ac8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003798:	e006      	b.n	80037a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f994 	bl	8003ac8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80037a6:	e175      	b.n	8003a94 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a8:	bf00      	nop
    return;
 80037aa:	e173      	b.n	8003a94 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	f040 814f 	bne.w	8003a54 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80037b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 8148 	beq.w	8003a54 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80037c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037c8:	f003 0310 	and.w	r3, r3, #16
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 8141 	beq.w	8003a54 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	60bb      	str	r3, [r7, #8]
 80037e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f000 80b6 	beq.w	8003964 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003804:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 8145 	beq.w	8003a98 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003812:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003816:	429a      	cmp	r2, r3
 8003818:	f080 813e 	bcs.w	8003a98 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003822:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	2b20      	cmp	r3, #32
 800382c:	f000 8088 	beq.w	8003940 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	330c      	adds	r3, #12
 8003836:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800383e:	e853 3f00 	ldrex	r3, [r3]
 8003842:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003846:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800384a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800384e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	330c      	adds	r3, #12
 8003858:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800385c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003860:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003864:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003868:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800386c:	e841 2300 	strex	r3, r2, [r1]
 8003870:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003874:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1d9      	bne.n	8003830 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	3314      	adds	r3, #20
 8003882:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003884:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003886:	e853 3f00 	ldrex	r3, [r3]
 800388a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800388c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800388e:	f023 0301 	bic.w	r3, r3, #1
 8003892:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	3314      	adds	r3, #20
 800389c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80038a0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80038a4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80038a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80038ac:	e841 2300 	strex	r3, r2, [r1]
 80038b0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80038b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e1      	bne.n	800387c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3314      	adds	r3, #20
 80038be:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038c2:	e853 3f00 	ldrex	r3, [r3]
 80038c6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80038c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	3314      	adds	r3, #20
 80038d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80038dc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80038de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80038e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80038e4:	e841 2300 	strex	r3, r2, [r1]
 80038e8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80038ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1e3      	bne.n	80038b8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	330c      	adds	r3, #12
 8003904:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003908:	e853 3f00 	ldrex	r3, [r3]
 800390c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800390e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003910:	f023 0310 	bic.w	r3, r3, #16
 8003914:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	330c      	adds	r3, #12
 800391e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003922:	65ba      	str	r2, [r7, #88]	; 0x58
 8003924:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003926:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003928:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800392a:	e841 2300 	strex	r3, r2, [r1]
 800392e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1e3      	bne.n	80038fe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800393a:	4618      	mov	r0, r3
 800393c:	f7fe f956 	bl	8001bec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2202      	movs	r2, #2
 8003944:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800394e:	b29b      	uxth	r3, r3
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	b29b      	uxth	r3, r3
 8003954:	4619      	mov	r1, r3
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f8bf 	bl	8003ada <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800395c:	e09c      	b.n	8003a98 <HAL_UART_IRQHandler+0x518>
 800395e:	bf00      	nop
 8003960:	08004083 	.word	0x08004083
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800396c:	b29b      	uxth	r3, r3
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 808e 	beq.w	8003a9c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003980:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 8089 	beq.w	8003a9c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	330c      	adds	r3, #12
 8003990:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003994:	e853 3f00 	ldrex	r3, [r3]
 8003998:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800399a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80039a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	330c      	adds	r3, #12
 80039aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80039ae:	647a      	str	r2, [r7, #68]	; 0x44
 80039b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039b6:	e841 2300 	strex	r3, r2, [r1]
 80039ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80039bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1e3      	bne.n	800398a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	3314      	adds	r3, #20
 80039c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	e853 3f00 	ldrex	r3, [r3]
 80039d0:	623b      	str	r3, [r7, #32]
   return(result);
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	f023 0301 	bic.w	r3, r3, #1
 80039d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3314      	adds	r3, #20
 80039e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039e6:	633a      	str	r2, [r7, #48]	; 0x30
 80039e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039ee:	e841 2300 	strex	r3, r2, [r1]
 80039f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80039f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1e3      	bne.n	80039c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	330c      	adds	r3, #12
 8003a0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	e853 3f00 	ldrex	r3, [r3]
 8003a16:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f023 0310 	bic.w	r3, r3, #16
 8003a1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	330c      	adds	r3, #12
 8003a28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003a2c:	61fa      	str	r2, [r7, #28]
 8003a2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a30:	69b9      	ldr	r1, [r7, #24]
 8003a32:	69fa      	ldr	r2, [r7, #28]
 8003a34:	e841 2300 	strex	r3, r2, [r1]
 8003a38:	617b      	str	r3, [r7, #20]
   return(result);
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1e3      	bne.n	8003a08 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f844 	bl	8003ada <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a52:	e023      	b.n	8003a9c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d009      	beq.n	8003a74 <HAL_UART_IRQHandler+0x4f4>
 8003a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 fb1c 	bl	80040aa <UART_Transmit_IT>
    return;
 8003a72:	e014      	b.n	8003a9e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00e      	beq.n	8003a9e <HAL_UART_IRQHandler+0x51e>
 8003a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fb5b 	bl	8004148 <UART_EndTransmit_IT>
    return;
 8003a92:	e004      	b.n	8003a9e <HAL_UART_IRQHandler+0x51e>
    return;
 8003a94:	bf00      	nop
 8003a96:	e002      	b.n	8003a9e <HAL_UART_IRQHandler+0x51e>
      return;
 8003a98:	bf00      	nop
 8003a9a:	e000      	b.n	8003a9e <HAL_UART_IRQHandler+0x51e>
      return;
 8003a9c:	bf00      	nop
  }
}
 8003a9e:	37e8      	adds	r7, #232	; 0xe8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bc80      	pop	{r7}
 8003ad8:	4770      	bx	lr

08003ada <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr

08003af0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b09c      	sub	sp, #112	; 0x70
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0320 	and.w	r3, r3, #32
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d172      	bne.n	8003bf2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b0e:	2200      	movs	r2, #0
 8003b10:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	330c      	adds	r3, #12
 8003b18:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b1c:	e853 3f00 	ldrex	r3, [r3]
 8003b20:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003b22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b28:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	330c      	adds	r3, #12
 8003b30:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b32:	65ba      	str	r2, [r7, #88]	; 0x58
 8003b34:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b36:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003b38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003b3a:	e841 2300 	strex	r3, r2, [r1]
 8003b3e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003b40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1e5      	bne.n	8003b12 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3314      	adds	r3, #20
 8003b4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b50:	e853 3f00 	ldrex	r3, [r3]
 8003b54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	667b      	str	r3, [r7, #100]	; 0x64
 8003b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	3314      	adds	r3, #20
 8003b64:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003b66:	647a      	str	r2, [r7, #68]	; 0x44
 8003b68:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003b6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b6e:	e841 2300 	strex	r3, r2, [r1]
 8003b72:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003b74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1e5      	bne.n	8003b46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3314      	adds	r3, #20
 8003b80:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	e853 3f00 	ldrex	r3, [r3]
 8003b88:	623b      	str	r3, [r7, #32]
   return(result);
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b90:	663b      	str	r3, [r7, #96]	; 0x60
 8003b92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	3314      	adds	r3, #20
 8003b98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b9a:	633a      	str	r2, [r7, #48]	; 0x30
 8003b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ba2:	e841 2300 	strex	r3, r2, [r1]
 8003ba6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1e5      	bne.n	8003b7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003bae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d119      	bne.n	8003bf2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	330c      	adds	r3, #12
 8003bc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	e853 3f00 	ldrex	r3, [r3]
 8003bcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f023 0310 	bic.w	r3, r3, #16
 8003bd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003bd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	330c      	adds	r3, #12
 8003bdc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003bde:	61fa      	str	r2, [r7, #28]
 8003be0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be2:	69b9      	ldr	r1, [r7, #24]
 8003be4:	69fa      	ldr	r2, [r7, #28]
 8003be6:	e841 2300 	strex	r3, r2, [r1]
 8003bea:	617b      	str	r3, [r7, #20]
   return(result);
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1e5      	bne.n	8003bbe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d106      	bne.n	8003c0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c04:	4619      	mov	r1, r3
 8003c06:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003c08:	f7ff ff67 	bl	8003ada <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c0c:	e002      	b.n	8003c14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003c0e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003c10:	f7fd f9ba 	bl	8000f88 <HAL_UART_RxCpltCallback>
}
 8003c14:	bf00      	nop
 8003c16:	3770      	adds	r7, #112	; 0x70
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d108      	bne.n	8003c4a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c3c:	085b      	lsrs	r3, r3, #1
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	4619      	mov	r1, r3
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f7ff ff49 	bl	8003ada <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c48:	e002      	b.n	8003c50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f7ff ff33 	bl	8003ab6 <HAL_UART_RxHalfCpltCallback>
}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c68:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	bf14      	ite	ne
 8003c78:	2301      	movne	r3, #1
 8003c7a:	2300      	moveq	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b21      	cmp	r3, #33	; 0x21
 8003c8a:	d108      	bne.n	8003c9e <UART_DMAError+0x46>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	2200      	movs	r2, #0
 8003c96:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003c98:	68b8      	ldr	r0, [r7, #8]
 8003c9a:	f000 f969 	bl	8003f70 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	bf14      	ite	ne
 8003cac:	2301      	movne	r3, #1
 8003cae:	2300      	moveq	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b22      	cmp	r3, #34	; 0x22
 8003cbe:	d108      	bne.n	8003cd2 <UART_DMAError+0x7a>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003ccc:	68b8      	ldr	r0, [r7, #8]
 8003cce:	f000 f976 	bl	8003fbe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd6:	f043 0210 	orr.w	r2, r3, #16
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cde:	68b8      	ldr	r0, [r7, #8]
 8003ce0:	f7ff fef2 	bl	8003ac8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ce4:	bf00      	nop
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b090      	sub	sp, #64	; 0x40
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	603b      	str	r3, [r7, #0]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cfc:	e050      	b.n	8003da0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d04:	d04c      	beq.n	8003da0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d007      	beq.n	8003d1c <UART_WaitOnFlagUntilTimeout+0x30>
 8003d0c:	f7fd fd78 	bl	8001800 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d241      	bcs.n	8003da0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	330c      	adds	r3, #12
 8003d22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d26:	e853 3f00 	ldrex	r3, [r3]
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	330c      	adds	r3, #12
 8003d3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d3c:	637a      	str	r2, [r7, #52]	; 0x34
 8003d3e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d44:	e841 2300 	strex	r3, r2, [r1]
 8003d48:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1e5      	bne.n	8003d1c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	3314      	adds	r3, #20
 8003d56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	e853 3f00 	ldrex	r3, [r3]
 8003d5e:	613b      	str	r3, [r7, #16]
   return(result);
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f023 0301 	bic.w	r3, r3, #1
 8003d66:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	3314      	adds	r3, #20
 8003d6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d70:	623a      	str	r2, [r7, #32]
 8003d72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d74:	69f9      	ldr	r1, [r7, #28]
 8003d76:	6a3a      	ldr	r2, [r7, #32]
 8003d78:	e841 2300 	strex	r3, r2, [r1]
 8003d7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1e5      	bne.n	8003d50 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e00f      	b.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	4013      	ands	r3, r2
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	bf0c      	ite	eq
 8003db0:	2301      	moveq	r3, #1
 8003db2:	2300      	movne	r3, #0
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d09f      	beq.n	8003cfe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3740      	adds	r7, #64	; 0x40
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	88fa      	ldrh	r2, [r7, #6]
 8003de0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	88fa      	ldrh	r2, [r7, #6]
 8003de6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2222      	movs	r2, #34	; 0x22
 8003df2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d007      	beq.n	8003e0e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68da      	ldr	r2, [r3, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e0c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	695a      	ldr	r2, [r3, #20]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f042 0201 	orr.w	r2, r2, #1
 8003e1c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68da      	ldr	r2, [r3, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f042 0220 	orr.w	r2, r2, #32
 8003e2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
	...

08003e3c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b098      	sub	sp, #96	; 0x60
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	4613      	mov	r3, r2
 8003e48:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	88fa      	ldrh	r2, [r7, #6]
 8003e54:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2222      	movs	r2, #34	; 0x22
 8003e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e68:	4a3e      	ldr	r2, [pc, #248]	; (8003f64 <UART_Start_Receive_DMA+0x128>)
 8003e6a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e70:	4a3d      	ldr	r2, [pc, #244]	; (8003f68 <UART_Start_Receive_DMA+0x12c>)
 8003e72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e78:	4a3c      	ldr	r2, [pc, #240]	; (8003f6c <UART_Start_Receive_DMA+0x130>)
 8003e7a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e80:	2200      	movs	r2, #0
 8003e82:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003e84:	f107 0308 	add.w	r3, r7, #8
 8003e88:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	3304      	adds	r3, #4
 8003e94:	4619      	mov	r1, r3
 8003e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	f7fd fe46 	bl	8001b2c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	613b      	str	r3, [r7, #16]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d019      	beq.n	8003ef2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	330c      	adds	r3, #12
 8003ec4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ec8:	e853 3f00 	ldrex	r3, [r3]
 8003ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed4:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	330c      	adds	r3, #12
 8003edc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ede:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003ee0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003ee4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ee6:	e841 2300 	strex	r3, r2, [r1]
 8003eea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1e5      	bne.n	8003ebe <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	3314      	adds	r3, #20
 8003ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003efc:	e853 3f00 	ldrex	r3, [r3]
 8003f00:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f04:	f043 0301 	orr.w	r3, r3, #1
 8003f08:	657b      	str	r3, [r7, #84]	; 0x54
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	3314      	adds	r3, #20
 8003f10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f12:	63ba      	str	r2, [r7, #56]	; 0x38
 8003f14:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f16:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003f18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f1a:	e841 2300 	strex	r3, r2, [r1]
 8003f1e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1e5      	bne.n	8003ef2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3314      	adds	r3, #20
 8003f2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	e853 3f00 	ldrex	r3, [r3]
 8003f34:	617b      	str	r3, [r7, #20]
   return(result);
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f3c:	653b      	str	r3, [r7, #80]	; 0x50
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3314      	adds	r3, #20
 8003f44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003f46:	627a      	str	r2, [r7, #36]	; 0x24
 8003f48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4a:	6a39      	ldr	r1, [r7, #32]
 8003f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e5      	bne.n	8003f26 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3760      	adds	r7, #96	; 0x60
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	08003af1 	.word	0x08003af1
 8003f68:	08003c1d 	.word	0x08003c1d
 8003f6c:	08003c59 	.word	0x08003c59

08003f70 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b089      	sub	sp, #36	; 0x24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	330c      	adds	r3, #12
 8003f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	e853 3f00 	ldrex	r3, [r3]
 8003f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003f8e:	61fb      	str	r3, [r7, #28]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	330c      	adds	r3, #12
 8003f96:	69fa      	ldr	r2, [r7, #28]
 8003f98:	61ba      	str	r2, [r7, #24]
 8003f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f9c:	6979      	ldr	r1, [r7, #20]
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	e841 2300 	strex	r3, r2, [r1]
 8003fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1e5      	bne.n	8003f78 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2220      	movs	r2, #32
 8003fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8003fb4:	bf00      	nop
 8003fb6:	3724      	adds	r7, #36	; 0x24
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bc80      	pop	{r7}
 8003fbc:	4770      	bx	lr

08003fbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b095      	sub	sp, #84	; 0x54
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	330c      	adds	r3, #12
 8003fcc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fd0:	e853 3f00 	ldrex	r3, [r3]
 8003fd4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fdc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	330c      	adds	r3, #12
 8003fe4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003fe6:	643a      	str	r2, [r7, #64]	; 0x40
 8003fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003fec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fee:	e841 2300 	strex	r3, r2, [r1]
 8003ff2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1e5      	bne.n	8003fc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	3314      	adds	r3, #20
 8004000:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	e853 3f00 	ldrex	r3, [r3]
 8004008:	61fb      	str	r3, [r7, #28]
   return(result);
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	f023 0301 	bic.w	r3, r3, #1
 8004010:	64bb      	str	r3, [r7, #72]	; 0x48
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3314      	adds	r3, #20
 8004018:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800401a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800401c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004020:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004022:	e841 2300 	strex	r3, r2, [r1]
 8004026:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1e5      	bne.n	8003ffa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004032:	2b01      	cmp	r3, #1
 8004034:	d119      	bne.n	800406a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	330c      	adds	r3, #12
 800403c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	e853 3f00 	ldrex	r3, [r3]
 8004044:	60bb      	str	r3, [r7, #8]
   return(result);
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f023 0310 	bic.w	r3, r3, #16
 800404c:	647b      	str	r3, [r7, #68]	; 0x44
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004056:	61ba      	str	r2, [r7, #24]
 8004058:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405a:	6979      	ldr	r1, [r7, #20]
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	e841 2300 	strex	r3, r2, [r1]
 8004062:	613b      	str	r3, [r7, #16]
   return(result);
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1e5      	bne.n	8004036 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2220      	movs	r2, #32
 800406e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004078:	bf00      	nop
 800407a:	3754      	adds	r7, #84	; 0x54
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f7ff fd13 	bl	8003ac8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040a2:	bf00      	nop
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040aa:	b480      	push	{r7}
 80040ac:	b085      	sub	sp, #20
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b21      	cmp	r3, #33	; 0x21
 80040bc:	d13e      	bne.n	800413c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040c6:	d114      	bne.n	80040f2 <UART_Transmit_IT+0x48>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d110      	bne.n	80040f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	881b      	ldrh	r3, [r3, #0]
 80040da:	461a      	mov	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	1c9a      	adds	r2, r3, #2
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	621a      	str	r2, [r3, #32]
 80040f0:	e008      	b.n	8004104 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	1c59      	adds	r1, r3, #1
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	6211      	str	r1, [r2, #32]
 80040fc:	781a      	ldrb	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29b      	uxth	r3, r3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	4619      	mov	r1, r3
 8004112:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10f      	bne.n	8004138 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004126:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004136:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004138:	2300      	movs	r3, #0
 800413a:	e000      	b.n	800413e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800413c:	2302      	movs	r3, #2
  }
}
 800413e:	4618      	mov	r0, r3
 8004140:	3714      	adds	r7, #20
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr

08004148 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800415e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7ff fc9b 	bl	8003aa4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3708      	adds	r7, #8
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b08c      	sub	sp, #48	; 0x30
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b22      	cmp	r3, #34	; 0x22
 800418a:	f040 80ae 	bne.w	80042ea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004196:	d117      	bne.n	80041c8 <UART_Receive_IT+0x50>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d113      	bne.n	80041c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041a0:	2300      	movs	r3, #0
 80041a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c0:	1c9a      	adds	r2, r3, #2
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	629a      	str	r2, [r3, #40]	; 0x28
 80041c6:	e026      	b.n	8004216 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80041ce:	2300      	movs	r3, #0
 80041d0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041da:	d007      	beq.n	80041ec <UART_Receive_IT+0x74>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10a      	bne.n	80041fa <UART_Receive_IT+0x82>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d106      	bne.n	80041fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f6:	701a      	strb	r2, [r3, #0]
 80041f8:	e008      	b.n	800420c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004206:	b2da      	uxtb	r2, r3
 8004208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800420a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800421a:	b29b      	uxth	r3, r3
 800421c:	3b01      	subs	r3, #1
 800421e:	b29b      	uxth	r3, r3
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	4619      	mov	r1, r3
 8004224:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004226:	2b00      	cmp	r3, #0
 8004228:	d15d      	bne.n	80042e6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0220 	bic.w	r2, r2, #32
 8004238:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004248:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	695a      	ldr	r2, [r3, #20]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0201 	bic.w	r2, r2, #1
 8004258:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426c:	2b01      	cmp	r3, #1
 800426e:	d135      	bne.n	80042dc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	330c      	adds	r3, #12
 800427c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	e853 3f00 	ldrex	r3, [r3]
 8004284:	613b      	str	r3, [r7, #16]
   return(result);
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f023 0310 	bic.w	r3, r3, #16
 800428c:	627b      	str	r3, [r7, #36]	; 0x24
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	330c      	adds	r3, #12
 8004294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004296:	623a      	str	r2, [r7, #32]
 8004298:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429a:	69f9      	ldr	r1, [r7, #28]
 800429c:	6a3a      	ldr	r2, [r7, #32]
 800429e:	e841 2300 	strex	r3, r2, [r1]
 80042a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80042a4:	69bb      	ldr	r3, [r7, #24]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1e5      	bne.n	8004276 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	2b10      	cmp	r3, #16
 80042b6:	d10a      	bne.n	80042ce <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042b8:	2300      	movs	r3, #0
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	60fb      	str	r3, [r7, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042d2:	4619      	mov	r1, r3
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff fc00 	bl	8003ada <HAL_UARTEx_RxEventCallback>
 80042da:	e002      	b.n	80042e2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7fc fe53 	bl	8000f88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	e002      	b.n	80042ec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80042e6:	2300      	movs	r3, #0
 80042e8:	e000      	b.n	80042ec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80042ea:	2302      	movs	r3, #2
  }
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3730      	adds	r7, #48	; 0x30
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689a      	ldr	r2, [r3, #8]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	4313      	orrs	r3, r2
 8004322:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800432e:	f023 030c 	bic.w	r3, r3, #12
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6812      	ldr	r2, [r2, #0]
 8004336:	68b9      	ldr	r1, [r7, #8]
 8004338:	430b      	orrs	r3, r1
 800433a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699a      	ldr	r2, [r3, #24]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a2c      	ldr	r2, [pc, #176]	; (8004408 <UART_SetConfig+0x114>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d103      	bne.n	8004364 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800435c:	f7fe fbc2 	bl	8002ae4 <HAL_RCC_GetPCLK2Freq>
 8004360:	60f8      	str	r0, [r7, #12]
 8004362:	e002      	b.n	800436a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004364:	f7fe fbaa 	bl	8002abc <HAL_RCC_GetPCLK1Freq>
 8004368:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	009a      	lsls	r2, r3, #2
 8004374:	441a      	add	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004380:	4a22      	ldr	r2, [pc, #136]	; (800440c <UART_SetConfig+0x118>)
 8004382:	fba2 2303 	umull	r2, r3, r2, r3
 8004386:	095b      	lsrs	r3, r3, #5
 8004388:	0119      	lsls	r1, r3, #4
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4613      	mov	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4413      	add	r3, r2
 8004392:	009a      	lsls	r2, r3, #2
 8004394:	441a      	add	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	fbb2 f2f3 	udiv	r2, r2, r3
 80043a0:	4b1a      	ldr	r3, [pc, #104]	; (800440c <UART_SetConfig+0x118>)
 80043a2:	fba3 0302 	umull	r0, r3, r3, r2
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	2064      	movs	r0, #100	; 0x64
 80043aa:	fb00 f303 	mul.w	r3, r0, r3
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	011b      	lsls	r3, r3, #4
 80043b2:	3332      	adds	r3, #50	; 0x32
 80043b4:	4a15      	ldr	r2, [pc, #84]	; (800440c <UART_SetConfig+0x118>)
 80043b6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ba:	095b      	lsrs	r3, r3, #5
 80043bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043c0:	4419      	add	r1, r3
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	009a      	lsls	r2, r3, #2
 80043cc:	441a      	add	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043d8:	4b0c      	ldr	r3, [pc, #48]	; (800440c <UART_SetConfig+0x118>)
 80043da:	fba3 0302 	umull	r0, r3, r3, r2
 80043de:	095b      	lsrs	r3, r3, #5
 80043e0:	2064      	movs	r0, #100	; 0x64
 80043e2:	fb00 f303 	mul.w	r3, r0, r3
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	3332      	adds	r3, #50	; 0x32
 80043ec:	4a07      	ldr	r2, [pc, #28]	; (800440c <UART_SetConfig+0x118>)
 80043ee:	fba2 2303 	umull	r2, r3, r2, r3
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	f003 020f 	and.w	r2, r3, #15
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	440a      	add	r2, r1
 80043fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004400:	bf00      	nop
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40013800 	.word	0x40013800
 800440c:	51eb851f 	.word	0x51eb851f

08004410 <__cvt>:
 8004410:	2b00      	cmp	r3, #0
 8004412:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004416:	461f      	mov	r7, r3
 8004418:	bfbb      	ittet	lt
 800441a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800441e:	461f      	movlt	r7, r3
 8004420:	2300      	movge	r3, #0
 8004422:	232d      	movlt	r3, #45	; 0x2d
 8004424:	b088      	sub	sp, #32
 8004426:	4614      	mov	r4, r2
 8004428:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800442a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800442c:	7013      	strb	r3, [r2, #0]
 800442e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004430:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004434:	f023 0820 	bic.w	r8, r3, #32
 8004438:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800443c:	d005      	beq.n	800444a <__cvt+0x3a>
 800443e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004442:	d100      	bne.n	8004446 <__cvt+0x36>
 8004444:	3501      	adds	r5, #1
 8004446:	2302      	movs	r3, #2
 8004448:	e000      	b.n	800444c <__cvt+0x3c>
 800444a:	2303      	movs	r3, #3
 800444c:	aa07      	add	r2, sp, #28
 800444e:	9204      	str	r2, [sp, #16]
 8004450:	aa06      	add	r2, sp, #24
 8004452:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004456:	e9cd 3500 	strd	r3, r5, [sp]
 800445a:	4622      	mov	r2, r4
 800445c:	463b      	mov	r3, r7
 800445e:	f000 fe53 	bl	8005108 <_dtoa_r>
 8004462:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004466:	4606      	mov	r6, r0
 8004468:	d102      	bne.n	8004470 <__cvt+0x60>
 800446a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800446c:	07db      	lsls	r3, r3, #31
 800446e:	d522      	bpl.n	80044b6 <__cvt+0xa6>
 8004470:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004474:	eb06 0905 	add.w	r9, r6, r5
 8004478:	d110      	bne.n	800449c <__cvt+0x8c>
 800447a:	7833      	ldrb	r3, [r6, #0]
 800447c:	2b30      	cmp	r3, #48	; 0x30
 800447e:	d10a      	bne.n	8004496 <__cvt+0x86>
 8004480:	2200      	movs	r2, #0
 8004482:	2300      	movs	r3, #0
 8004484:	4620      	mov	r0, r4
 8004486:	4639      	mov	r1, r7
 8004488:	f7fc fa8e 	bl	80009a8 <__aeabi_dcmpeq>
 800448c:	b918      	cbnz	r0, 8004496 <__cvt+0x86>
 800448e:	f1c5 0501 	rsb	r5, r5, #1
 8004492:	f8ca 5000 	str.w	r5, [sl]
 8004496:	f8da 3000 	ldr.w	r3, [sl]
 800449a:	4499      	add	r9, r3
 800449c:	2200      	movs	r2, #0
 800449e:	2300      	movs	r3, #0
 80044a0:	4620      	mov	r0, r4
 80044a2:	4639      	mov	r1, r7
 80044a4:	f7fc fa80 	bl	80009a8 <__aeabi_dcmpeq>
 80044a8:	b108      	cbz	r0, 80044ae <__cvt+0x9e>
 80044aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80044ae:	2230      	movs	r2, #48	; 0x30
 80044b0:	9b07      	ldr	r3, [sp, #28]
 80044b2:	454b      	cmp	r3, r9
 80044b4:	d307      	bcc.n	80044c6 <__cvt+0xb6>
 80044b6:	4630      	mov	r0, r6
 80044b8:	9b07      	ldr	r3, [sp, #28]
 80044ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80044bc:	1b9b      	subs	r3, r3, r6
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	b008      	add	sp, #32
 80044c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044c6:	1c59      	adds	r1, r3, #1
 80044c8:	9107      	str	r1, [sp, #28]
 80044ca:	701a      	strb	r2, [r3, #0]
 80044cc:	e7f0      	b.n	80044b0 <__cvt+0xa0>

080044ce <__exponent>:
 80044ce:	4603      	mov	r3, r0
 80044d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044d2:	2900      	cmp	r1, #0
 80044d4:	f803 2b02 	strb.w	r2, [r3], #2
 80044d8:	bfb6      	itet	lt
 80044da:	222d      	movlt	r2, #45	; 0x2d
 80044dc:	222b      	movge	r2, #43	; 0x2b
 80044de:	4249      	neglt	r1, r1
 80044e0:	2909      	cmp	r1, #9
 80044e2:	7042      	strb	r2, [r0, #1]
 80044e4:	dd2a      	ble.n	800453c <__exponent+0x6e>
 80044e6:	f10d 0207 	add.w	r2, sp, #7
 80044ea:	4617      	mov	r7, r2
 80044ec:	260a      	movs	r6, #10
 80044ee:	fb91 f5f6 	sdiv	r5, r1, r6
 80044f2:	4694      	mov	ip, r2
 80044f4:	fb06 1415 	mls	r4, r6, r5, r1
 80044f8:	3430      	adds	r4, #48	; 0x30
 80044fa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80044fe:	460c      	mov	r4, r1
 8004500:	2c63      	cmp	r4, #99	; 0x63
 8004502:	4629      	mov	r1, r5
 8004504:	f102 32ff 	add.w	r2, r2, #4294967295
 8004508:	dcf1      	bgt.n	80044ee <__exponent+0x20>
 800450a:	3130      	adds	r1, #48	; 0x30
 800450c:	f1ac 0402 	sub.w	r4, ip, #2
 8004510:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004514:	4622      	mov	r2, r4
 8004516:	1c41      	adds	r1, r0, #1
 8004518:	42ba      	cmp	r2, r7
 800451a:	d30a      	bcc.n	8004532 <__exponent+0x64>
 800451c:	f10d 0209 	add.w	r2, sp, #9
 8004520:	eba2 020c 	sub.w	r2, r2, ip
 8004524:	42bc      	cmp	r4, r7
 8004526:	bf88      	it	hi
 8004528:	2200      	movhi	r2, #0
 800452a:	4413      	add	r3, r2
 800452c:	1a18      	subs	r0, r3, r0
 800452e:	b003      	add	sp, #12
 8004530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004532:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004536:	f801 5f01 	strb.w	r5, [r1, #1]!
 800453a:	e7ed      	b.n	8004518 <__exponent+0x4a>
 800453c:	2330      	movs	r3, #48	; 0x30
 800453e:	3130      	adds	r1, #48	; 0x30
 8004540:	7083      	strb	r3, [r0, #2]
 8004542:	70c1      	strb	r1, [r0, #3]
 8004544:	1d03      	adds	r3, r0, #4
 8004546:	e7f1      	b.n	800452c <__exponent+0x5e>

08004548 <_printf_float>:
 8004548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800454c:	b091      	sub	sp, #68	; 0x44
 800454e:	460c      	mov	r4, r1
 8004550:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004554:	4616      	mov	r6, r2
 8004556:	461f      	mov	r7, r3
 8004558:	4605      	mov	r5, r0
 800455a:	f000 fcc5 	bl	8004ee8 <_localeconv_r>
 800455e:	6803      	ldr	r3, [r0, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	9309      	str	r3, [sp, #36]	; 0x24
 8004564:	f7fb fdf4 	bl	8000150 <strlen>
 8004568:	2300      	movs	r3, #0
 800456a:	930e      	str	r3, [sp, #56]	; 0x38
 800456c:	f8d8 3000 	ldr.w	r3, [r8]
 8004570:	900a      	str	r0, [sp, #40]	; 0x28
 8004572:	3307      	adds	r3, #7
 8004574:	f023 0307 	bic.w	r3, r3, #7
 8004578:	f103 0208 	add.w	r2, r3, #8
 800457c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004580:	f8d4 b000 	ldr.w	fp, [r4]
 8004584:	f8c8 2000 	str.w	r2, [r8]
 8004588:	e9d3 a800 	ldrd	sl, r8, [r3]
 800458c:	4652      	mov	r2, sl
 800458e:	4643      	mov	r3, r8
 8004590:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004594:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004598:	930b      	str	r3, [sp, #44]	; 0x2c
 800459a:	f04f 32ff 	mov.w	r2, #4294967295
 800459e:	4650      	mov	r0, sl
 80045a0:	4b9c      	ldr	r3, [pc, #624]	; (8004814 <_printf_float+0x2cc>)
 80045a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045a4:	f7fc fa32 	bl	8000a0c <__aeabi_dcmpun>
 80045a8:	bb70      	cbnz	r0, 8004608 <_printf_float+0xc0>
 80045aa:	f04f 32ff 	mov.w	r2, #4294967295
 80045ae:	4650      	mov	r0, sl
 80045b0:	4b98      	ldr	r3, [pc, #608]	; (8004814 <_printf_float+0x2cc>)
 80045b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045b4:	f7fc fa0c 	bl	80009d0 <__aeabi_dcmple>
 80045b8:	bb30      	cbnz	r0, 8004608 <_printf_float+0xc0>
 80045ba:	2200      	movs	r2, #0
 80045bc:	2300      	movs	r3, #0
 80045be:	4650      	mov	r0, sl
 80045c0:	4641      	mov	r1, r8
 80045c2:	f7fc f9fb 	bl	80009bc <__aeabi_dcmplt>
 80045c6:	b110      	cbz	r0, 80045ce <_printf_float+0x86>
 80045c8:	232d      	movs	r3, #45	; 0x2d
 80045ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045ce:	4a92      	ldr	r2, [pc, #584]	; (8004818 <_printf_float+0x2d0>)
 80045d0:	4b92      	ldr	r3, [pc, #584]	; (800481c <_printf_float+0x2d4>)
 80045d2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80045d6:	bf94      	ite	ls
 80045d8:	4690      	movls	r8, r2
 80045da:	4698      	movhi	r8, r3
 80045dc:	2303      	movs	r3, #3
 80045de:	f04f 0a00 	mov.w	sl, #0
 80045e2:	6123      	str	r3, [r4, #16]
 80045e4:	f02b 0304 	bic.w	r3, fp, #4
 80045e8:	6023      	str	r3, [r4, #0]
 80045ea:	4633      	mov	r3, r6
 80045ec:	4621      	mov	r1, r4
 80045ee:	4628      	mov	r0, r5
 80045f0:	9700      	str	r7, [sp, #0]
 80045f2:	aa0f      	add	r2, sp, #60	; 0x3c
 80045f4:	f000 f9d6 	bl	80049a4 <_printf_common>
 80045f8:	3001      	adds	r0, #1
 80045fa:	f040 8090 	bne.w	800471e <_printf_float+0x1d6>
 80045fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004602:	b011      	add	sp, #68	; 0x44
 8004604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004608:	4652      	mov	r2, sl
 800460a:	4643      	mov	r3, r8
 800460c:	4650      	mov	r0, sl
 800460e:	4641      	mov	r1, r8
 8004610:	f7fc f9fc 	bl	8000a0c <__aeabi_dcmpun>
 8004614:	b148      	cbz	r0, 800462a <_printf_float+0xe2>
 8004616:	f1b8 0f00 	cmp.w	r8, #0
 800461a:	bfb8      	it	lt
 800461c:	232d      	movlt	r3, #45	; 0x2d
 800461e:	4a80      	ldr	r2, [pc, #512]	; (8004820 <_printf_float+0x2d8>)
 8004620:	bfb8      	it	lt
 8004622:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004626:	4b7f      	ldr	r3, [pc, #508]	; (8004824 <_printf_float+0x2dc>)
 8004628:	e7d3      	b.n	80045d2 <_printf_float+0x8a>
 800462a:	6863      	ldr	r3, [r4, #4]
 800462c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	d142      	bne.n	80046ba <_printf_float+0x172>
 8004634:	2306      	movs	r3, #6
 8004636:	6063      	str	r3, [r4, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	9206      	str	r2, [sp, #24]
 800463c:	aa0e      	add	r2, sp, #56	; 0x38
 800463e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004642:	aa0d      	add	r2, sp, #52	; 0x34
 8004644:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004648:	9203      	str	r2, [sp, #12]
 800464a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800464e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004652:	6023      	str	r3, [r4, #0]
 8004654:	6863      	ldr	r3, [r4, #4]
 8004656:	4652      	mov	r2, sl
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	4628      	mov	r0, r5
 800465c:	4643      	mov	r3, r8
 800465e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004660:	f7ff fed6 	bl	8004410 <__cvt>
 8004664:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004666:	4680      	mov	r8, r0
 8004668:	2947      	cmp	r1, #71	; 0x47
 800466a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800466c:	d108      	bne.n	8004680 <_printf_float+0x138>
 800466e:	1cc8      	adds	r0, r1, #3
 8004670:	db02      	blt.n	8004678 <_printf_float+0x130>
 8004672:	6863      	ldr	r3, [r4, #4]
 8004674:	4299      	cmp	r1, r3
 8004676:	dd40      	ble.n	80046fa <_printf_float+0x1b2>
 8004678:	f1a9 0902 	sub.w	r9, r9, #2
 800467c:	fa5f f989 	uxtb.w	r9, r9
 8004680:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004684:	d81f      	bhi.n	80046c6 <_printf_float+0x17e>
 8004686:	464a      	mov	r2, r9
 8004688:	3901      	subs	r1, #1
 800468a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800468e:	910d      	str	r1, [sp, #52]	; 0x34
 8004690:	f7ff ff1d 	bl	80044ce <__exponent>
 8004694:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004696:	4682      	mov	sl, r0
 8004698:	1813      	adds	r3, r2, r0
 800469a:	2a01      	cmp	r2, #1
 800469c:	6123      	str	r3, [r4, #16]
 800469e:	dc02      	bgt.n	80046a6 <_printf_float+0x15e>
 80046a0:	6822      	ldr	r2, [r4, #0]
 80046a2:	07d2      	lsls	r2, r2, #31
 80046a4:	d501      	bpl.n	80046aa <_printf_float+0x162>
 80046a6:	3301      	adds	r3, #1
 80046a8:	6123      	str	r3, [r4, #16]
 80046aa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d09b      	beq.n	80045ea <_printf_float+0xa2>
 80046b2:	232d      	movs	r3, #45	; 0x2d
 80046b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b8:	e797      	b.n	80045ea <_printf_float+0xa2>
 80046ba:	2947      	cmp	r1, #71	; 0x47
 80046bc:	d1bc      	bne.n	8004638 <_printf_float+0xf0>
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1ba      	bne.n	8004638 <_printf_float+0xf0>
 80046c2:	2301      	movs	r3, #1
 80046c4:	e7b7      	b.n	8004636 <_printf_float+0xee>
 80046c6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80046ca:	d118      	bne.n	80046fe <_printf_float+0x1b6>
 80046cc:	2900      	cmp	r1, #0
 80046ce:	6863      	ldr	r3, [r4, #4]
 80046d0:	dd0b      	ble.n	80046ea <_printf_float+0x1a2>
 80046d2:	6121      	str	r1, [r4, #16]
 80046d4:	b913      	cbnz	r3, 80046dc <_printf_float+0x194>
 80046d6:	6822      	ldr	r2, [r4, #0]
 80046d8:	07d0      	lsls	r0, r2, #31
 80046da:	d502      	bpl.n	80046e2 <_printf_float+0x19a>
 80046dc:	3301      	adds	r3, #1
 80046de:	440b      	add	r3, r1
 80046e0:	6123      	str	r3, [r4, #16]
 80046e2:	f04f 0a00 	mov.w	sl, #0
 80046e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80046e8:	e7df      	b.n	80046aa <_printf_float+0x162>
 80046ea:	b913      	cbnz	r3, 80046f2 <_printf_float+0x1aa>
 80046ec:	6822      	ldr	r2, [r4, #0]
 80046ee:	07d2      	lsls	r2, r2, #31
 80046f0:	d501      	bpl.n	80046f6 <_printf_float+0x1ae>
 80046f2:	3302      	adds	r3, #2
 80046f4:	e7f4      	b.n	80046e0 <_printf_float+0x198>
 80046f6:	2301      	movs	r3, #1
 80046f8:	e7f2      	b.n	80046e0 <_printf_float+0x198>
 80046fa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80046fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004700:	4299      	cmp	r1, r3
 8004702:	db05      	blt.n	8004710 <_printf_float+0x1c8>
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	6121      	str	r1, [r4, #16]
 8004708:	07d8      	lsls	r0, r3, #31
 800470a:	d5ea      	bpl.n	80046e2 <_printf_float+0x19a>
 800470c:	1c4b      	adds	r3, r1, #1
 800470e:	e7e7      	b.n	80046e0 <_printf_float+0x198>
 8004710:	2900      	cmp	r1, #0
 8004712:	bfcc      	ite	gt
 8004714:	2201      	movgt	r2, #1
 8004716:	f1c1 0202 	rsble	r2, r1, #2
 800471a:	4413      	add	r3, r2
 800471c:	e7e0      	b.n	80046e0 <_printf_float+0x198>
 800471e:	6823      	ldr	r3, [r4, #0]
 8004720:	055a      	lsls	r2, r3, #21
 8004722:	d407      	bmi.n	8004734 <_printf_float+0x1ec>
 8004724:	6923      	ldr	r3, [r4, #16]
 8004726:	4642      	mov	r2, r8
 8004728:	4631      	mov	r1, r6
 800472a:	4628      	mov	r0, r5
 800472c:	47b8      	blx	r7
 800472e:	3001      	adds	r0, #1
 8004730:	d12b      	bne.n	800478a <_printf_float+0x242>
 8004732:	e764      	b.n	80045fe <_printf_float+0xb6>
 8004734:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004738:	f240 80dd 	bls.w	80048f6 <_printf_float+0x3ae>
 800473c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004740:	2200      	movs	r2, #0
 8004742:	2300      	movs	r3, #0
 8004744:	f7fc f930 	bl	80009a8 <__aeabi_dcmpeq>
 8004748:	2800      	cmp	r0, #0
 800474a:	d033      	beq.n	80047b4 <_printf_float+0x26c>
 800474c:	2301      	movs	r3, #1
 800474e:	4631      	mov	r1, r6
 8004750:	4628      	mov	r0, r5
 8004752:	4a35      	ldr	r2, [pc, #212]	; (8004828 <_printf_float+0x2e0>)
 8004754:	47b8      	blx	r7
 8004756:	3001      	adds	r0, #1
 8004758:	f43f af51 	beq.w	80045fe <_printf_float+0xb6>
 800475c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004760:	429a      	cmp	r2, r3
 8004762:	db02      	blt.n	800476a <_printf_float+0x222>
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	07d8      	lsls	r0, r3, #31
 8004768:	d50f      	bpl.n	800478a <_printf_float+0x242>
 800476a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800476e:	4631      	mov	r1, r6
 8004770:	4628      	mov	r0, r5
 8004772:	47b8      	blx	r7
 8004774:	3001      	adds	r0, #1
 8004776:	f43f af42 	beq.w	80045fe <_printf_float+0xb6>
 800477a:	f04f 0800 	mov.w	r8, #0
 800477e:	f104 091a 	add.w	r9, r4, #26
 8004782:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004784:	3b01      	subs	r3, #1
 8004786:	4543      	cmp	r3, r8
 8004788:	dc09      	bgt.n	800479e <_printf_float+0x256>
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	079b      	lsls	r3, r3, #30
 800478e:	f100 8104 	bmi.w	800499a <_printf_float+0x452>
 8004792:	68e0      	ldr	r0, [r4, #12]
 8004794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004796:	4298      	cmp	r0, r3
 8004798:	bfb8      	it	lt
 800479a:	4618      	movlt	r0, r3
 800479c:	e731      	b.n	8004602 <_printf_float+0xba>
 800479e:	2301      	movs	r3, #1
 80047a0:	464a      	mov	r2, r9
 80047a2:	4631      	mov	r1, r6
 80047a4:	4628      	mov	r0, r5
 80047a6:	47b8      	blx	r7
 80047a8:	3001      	adds	r0, #1
 80047aa:	f43f af28 	beq.w	80045fe <_printf_float+0xb6>
 80047ae:	f108 0801 	add.w	r8, r8, #1
 80047b2:	e7e6      	b.n	8004782 <_printf_float+0x23a>
 80047b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	dc38      	bgt.n	800482c <_printf_float+0x2e4>
 80047ba:	2301      	movs	r3, #1
 80047bc:	4631      	mov	r1, r6
 80047be:	4628      	mov	r0, r5
 80047c0:	4a19      	ldr	r2, [pc, #100]	; (8004828 <_printf_float+0x2e0>)
 80047c2:	47b8      	blx	r7
 80047c4:	3001      	adds	r0, #1
 80047c6:	f43f af1a 	beq.w	80045fe <_printf_float+0xb6>
 80047ca:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80047ce:	4313      	orrs	r3, r2
 80047d0:	d102      	bne.n	80047d8 <_printf_float+0x290>
 80047d2:	6823      	ldr	r3, [r4, #0]
 80047d4:	07d9      	lsls	r1, r3, #31
 80047d6:	d5d8      	bpl.n	800478a <_printf_float+0x242>
 80047d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047dc:	4631      	mov	r1, r6
 80047de:	4628      	mov	r0, r5
 80047e0:	47b8      	blx	r7
 80047e2:	3001      	adds	r0, #1
 80047e4:	f43f af0b 	beq.w	80045fe <_printf_float+0xb6>
 80047e8:	f04f 0900 	mov.w	r9, #0
 80047ec:	f104 0a1a 	add.w	sl, r4, #26
 80047f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047f2:	425b      	negs	r3, r3
 80047f4:	454b      	cmp	r3, r9
 80047f6:	dc01      	bgt.n	80047fc <_printf_float+0x2b4>
 80047f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047fa:	e794      	b.n	8004726 <_printf_float+0x1de>
 80047fc:	2301      	movs	r3, #1
 80047fe:	4652      	mov	r2, sl
 8004800:	4631      	mov	r1, r6
 8004802:	4628      	mov	r0, r5
 8004804:	47b8      	blx	r7
 8004806:	3001      	adds	r0, #1
 8004808:	f43f aef9 	beq.w	80045fe <_printf_float+0xb6>
 800480c:	f109 0901 	add.w	r9, r9, #1
 8004810:	e7ee      	b.n	80047f0 <_printf_float+0x2a8>
 8004812:	bf00      	nop
 8004814:	7fefffff 	.word	0x7fefffff
 8004818:	08006da2 	.word	0x08006da2
 800481c:	08006da6 	.word	0x08006da6
 8004820:	08006daa 	.word	0x08006daa
 8004824:	08006dae 	.word	0x08006dae
 8004828:	08006db2 	.word	0x08006db2
 800482c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800482e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004830:	429a      	cmp	r2, r3
 8004832:	bfa8      	it	ge
 8004834:	461a      	movge	r2, r3
 8004836:	2a00      	cmp	r2, #0
 8004838:	4691      	mov	r9, r2
 800483a:	dc37      	bgt.n	80048ac <_printf_float+0x364>
 800483c:	f04f 0b00 	mov.w	fp, #0
 8004840:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004844:	f104 021a 	add.w	r2, r4, #26
 8004848:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800484c:	ebaa 0309 	sub.w	r3, sl, r9
 8004850:	455b      	cmp	r3, fp
 8004852:	dc33      	bgt.n	80048bc <_printf_float+0x374>
 8004854:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004858:	429a      	cmp	r2, r3
 800485a:	db3b      	blt.n	80048d4 <_printf_float+0x38c>
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	07da      	lsls	r2, r3, #31
 8004860:	d438      	bmi.n	80048d4 <_printf_float+0x38c>
 8004862:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004866:	eba2 0903 	sub.w	r9, r2, r3
 800486a:	eba2 020a 	sub.w	r2, r2, sl
 800486e:	4591      	cmp	r9, r2
 8004870:	bfa8      	it	ge
 8004872:	4691      	movge	r9, r2
 8004874:	f1b9 0f00 	cmp.w	r9, #0
 8004878:	dc34      	bgt.n	80048e4 <_printf_float+0x39c>
 800487a:	f04f 0800 	mov.w	r8, #0
 800487e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004882:	f104 0a1a 	add.w	sl, r4, #26
 8004886:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800488a:	1a9b      	subs	r3, r3, r2
 800488c:	eba3 0309 	sub.w	r3, r3, r9
 8004890:	4543      	cmp	r3, r8
 8004892:	f77f af7a 	ble.w	800478a <_printf_float+0x242>
 8004896:	2301      	movs	r3, #1
 8004898:	4652      	mov	r2, sl
 800489a:	4631      	mov	r1, r6
 800489c:	4628      	mov	r0, r5
 800489e:	47b8      	blx	r7
 80048a0:	3001      	adds	r0, #1
 80048a2:	f43f aeac 	beq.w	80045fe <_printf_float+0xb6>
 80048a6:	f108 0801 	add.w	r8, r8, #1
 80048aa:	e7ec      	b.n	8004886 <_printf_float+0x33e>
 80048ac:	4613      	mov	r3, r2
 80048ae:	4631      	mov	r1, r6
 80048b0:	4642      	mov	r2, r8
 80048b2:	4628      	mov	r0, r5
 80048b4:	47b8      	blx	r7
 80048b6:	3001      	adds	r0, #1
 80048b8:	d1c0      	bne.n	800483c <_printf_float+0x2f4>
 80048ba:	e6a0      	b.n	80045fe <_printf_float+0xb6>
 80048bc:	2301      	movs	r3, #1
 80048be:	4631      	mov	r1, r6
 80048c0:	4628      	mov	r0, r5
 80048c2:	920b      	str	r2, [sp, #44]	; 0x2c
 80048c4:	47b8      	blx	r7
 80048c6:	3001      	adds	r0, #1
 80048c8:	f43f ae99 	beq.w	80045fe <_printf_float+0xb6>
 80048cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048ce:	f10b 0b01 	add.w	fp, fp, #1
 80048d2:	e7b9      	b.n	8004848 <_printf_float+0x300>
 80048d4:	4631      	mov	r1, r6
 80048d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048da:	4628      	mov	r0, r5
 80048dc:	47b8      	blx	r7
 80048de:	3001      	adds	r0, #1
 80048e0:	d1bf      	bne.n	8004862 <_printf_float+0x31a>
 80048e2:	e68c      	b.n	80045fe <_printf_float+0xb6>
 80048e4:	464b      	mov	r3, r9
 80048e6:	4631      	mov	r1, r6
 80048e8:	4628      	mov	r0, r5
 80048ea:	eb08 020a 	add.w	r2, r8, sl
 80048ee:	47b8      	blx	r7
 80048f0:	3001      	adds	r0, #1
 80048f2:	d1c2      	bne.n	800487a <_printf_float+0x332>
 80048f4:	e683      	b.n	80045fe <_printf_float+0xb6>
 80048f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048f8:	2a01      	cmp	r2, #1
 80048fa:	dc01      	bgt.n	8004900 <_printf_float+0x3b8>
 80048fc:	07db      	lsls	r3, r3, #31
 80048fe:	d539      	bpl.n	8004974 <_printf_float+0x42c>
 8004900:	2301      	movs	r3, #1
 8004902:	4642      	mov	r2, r8
 8004904:	4631      	mov	r1, r6
 8004906:	4628      	mov	r0, r5
 8004908:	47b8      	blx	r7
 800490a:	3001      	adds	r0, #1
 800490c:	f43f ae77 	beq.w	80045fe <_printf_float+0xb6>
 8004910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004914:	4631      	mov	r1, r6
 8004916:	4628      	mov	r0, r5
 8004918:	47b8      	blx	r7
 800491a:	3001      	adds	r0, #1
 800491c:	f43f ae6f 	beq.w	80045fe <_printf_float+0xb6>
 8004920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004924:	2200      	movs	r2, #0
 8004926:	2300      	movs	r3, #0
 8004928:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800492c:	f7fc f83c 	bl	80009a8 <__aeabi_dcmpeq>
 8004930:	b9d8      	cbnz	r0, 800496a <_printf_float+0x422>
 8004932:	f109 33ff 	add.w	r3, r9, #4294967295
 8004936:	f108 0201 	add.w	r2, r8, #1
 800493a:	4631      	mov	r1, r6
 800493c:	4628      	mov	r0, r5
 800493e:	47b8      	blx	r7
 8004940:	3001      	adds	r0, #1
 8004942:	d10e      	bne.n	8004962 <_printf_float+0x41a>
 8004944:	e65b      	b.n	80045fe <_printf_float+0xb6>
 8004946:	2301      	movs	r3, #1
 8004948:	464a      	mov	r2, r9
 800494a:	4631      	mov	r1, r6
 800494c:	4628      	mov	r0, r5
 800494e:	47b8      	blx	r7
 8004950:	3001      	adds	r0, #1
 8004952:	f43f ae54 	beq.w	80045fe <_printf_float+0xb6>
 8004956:	f108 0801 	add.w	r8, r8, #1
 800495a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800495c:	3b01      	subs	r3, #1
 800495e:	4543      	cmp	r3, r8
 8004960:	dcf1      	bgt.n	8004946 <_printf_float+0x3fe>
 8004962:	4653      	mov	r3, sl
 8004964:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004968:	e6de      	b.n	8004728 <_printf_float+0x1e0>
 800496a:	f04f 0800 	mov.w	r8, #0
 800496e:	f104 091a 	add.w	r9, r4, #26
 8004972:	e7f2      	b.n	800495a <_printf_float+0x412>
 8004974:	2301      	movs	r3, #1
 8004976:	4642      	mov	r2, r8
 8004978:	e7df      	b.n	800493a <_printf_float+0x3f2>
 800497a:	2301      	movs	r3, #1
 800497c:	464a      	mov	r2, r9
 800497e:	4631      	mov	r1, r6
 8004980:	4628      	mov	r0, r5
 8004982:	47b8      	blx	r7
 8004984:	3001      	adds	r0, #1
 8004986:	f43f ae3a 	beq.w	80045fe <_printf_float+0xb6>
 800498a:	f108 0801 	add.w	r8, r8, #1
 800498e:	68e3      	ldr	r3, [r4, #12]
 8004990:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004992:	1a5b      	subs	r3, r3, r1
 8004994:	4543      	cmp	r3, r8
 8004996:	dcf0      	bgt.n	800497a <_printf_float+0x432>
 8004998:	e6fb      	b.n	8004792 <_printf_float+0x24a>
 800499a:	f04f 0800 	mov.w	r8, #0
 800499e:	f104 0919 	add.w	r9, r4, #25
 80049a2:	e7f4      	b.n	800498e <_printf_float+0x446>

080049a4 <_printf_common>:
 80049a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049a8:	4616      	mov	r6, r2
 80049aa:	4699      	mov	r9, r3
 80049ac:	688a      	ldr	r2, [r1, #8]
 80049ae:	690b      	ldr	r3, [r1, #16]
 80049b0:	4607      	mov	r7, r0
 80049b2:	4293      	cmp	r3, r2
 80049b4:	bfb8      	it	lt
 80049b6:	4613      	movlt	r3, r2
 80049b8:	6033      	str	r3, [r6, #0]
 80049ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049be:	460c      	mov	r4, r1
 80049c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049c4:	b10a      	cbz	r2, 80049ca <_printf_common+0x26>
 80049c6:	3301      	adds	r3, #1
 80049c8:	6033      	str	r3, [r6, #0]
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	0699      	lsls	r1, r3, #26
 80049ce:	bf42      	ittt	mi
 80049d0:	6833      	ldrmi	r3, [r6, #0]
 80049d2:	3302      	addmi	r3, #2
 80049d4:	6033      	strmi	r3, [r6, #0]
 80049d6:	6825      	ldr	r5, [r4, #0]
 80049d8:	f015 0506 	ands.w	r5, r5, #6
 80049dc:	d106      	bne.n	80049ec <_printf_common+0x48>
 80049de:	f104 0a19 	add.w	sl, r4, #25
 80049e2:	68e3      	ldr	r3, [r4, #12]
 80049e4:	6832      	ldr	r2, [r6, #0]
 80049e6:	1a9b      	subs	r3, r3, r2
 80049e8:	42ab      	cmp	r3, r5
 80049ea:	dc2b      	bgt.n	8004a44 <_printf_common+0xa0>
 80049ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049f0:	1e13      	subs	r3, r2, #0
 80049f2:	6822      	ldr	r2, [r4, #0]
 80049f4:	bf18      	it	ne
 80049f6:	2301      	movne	r3, #1
 80049f8:	0692      	lsls	r2, r2, #26
 80049fa:	d430      	bmi.n	8004a5e <_printf_common+0xba>
 80049fc:	4649      	mov	r1, r9
 80049fe:	4638      	mov	r0, r7
 8004a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a04:	47c0      	blx	r8
 8004a06:	3001      	adds	r0, #1
 8004a08:	d023      	beq.n	8004a52 <_printf_common+0xae>
 8004a0a:	6823      	ldr	r3, [r4, #0]
 8004a0c:	6922      	ldr	r2, [r4, #16]
 8004a0e:	f003 0306 	and.w	r3, r3, #6
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	bf14      	ite	ne
 8004a16:	2500      	movne	r5, #0
 8004a18:	6833      	ldreq	r3, [r6, #0]
 8004a1a:	f04f 0600 	mov.w	r6, #0
 8004a1e:	bf08      	it	eq
 8004a20:	68e5      	ldreq	r5, [r4, #12]
 8004a22:	f104 041a 	add.w	r4, r4, #26
 8004a26:	bf08      	it	eq
 8004a28:	1aed      	subeq	r5, r5, r3
 8004a2a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004a2e:	bf08      	it	eq
 8004a30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a34:	4293      	cmp	r3, r2
 8004a36:	bfc4      	itt	gt
 8004a38:	1a9b      	subgt	r3, r3, r2
 8004a3a:	18ed      	addgt	r5, r5, r3
 8004a3c:	42b5      	cmp	r5, r6
 8004a3e:	d11a      	bne.n	8004a76 <_printf_common+0xd2>
 8004a40:	2000      	movs	r0, #0
 8004a42:	e008      	b.n	8004a56 <_printf_common+0xb2>
 8004a44:	2301      	movs	r3, #1
 8004a46:	4652      	mov	r2, sl
 8004a48:	4649      	mov	r1, r9
 8004a4a:	4638      	mov	r0, r7
 8004a4c:	47c0      	blx	r8
 8004a4e:	3001      	adds	r0, #1
 8004a50:	d103      	bne.n	8004a5a <_printf_common+0xb6>
 8004a52:	f04f 30ff 	mov.w	r0, #4294967295
 8004a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a5a:	3501      	adds	r5, #1
 8004a5c:	e7c1      	b.n	80049e2 <_printf_common+0x3e>
 8004a5e:	2030      	movs	r0, #48	; 0x30
 8004a60:	18e1      	adds	r1, r4, r3
 8004a62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a6c:	4422      	add	r2, r4
 8004a6e:	3302      	adds	r3, #2
 8004a70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a74:	e7c2      	b.n	80049fc <_printf_common+0x58>
 8004a76:	2301      	movs	r3, #1
 8004a78:	4622      	mov	r2, r4
 8004a7a:	4649      	mov	r1, r9
 8004a7c:	4638      	mov	r0, r7
 8004a7e:	47c0      	blx	r8
 8004a80:	3001      	adds	r0, #1
 8004a82:	d0e6      	beq.n	8004a52 <_printf_common+0xae>
 8004a84:	3601      	adds	r6, #1
 8004a86:	e7d9      	b.n	8004a3c <_printf_common+0x98>

08004a88 <_printf_i>:
 8004a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a8c:	7e0f      	ldrb	r7, [r1, #24]
 8004a8e:	4691      	mov	r9, r2
 8004a90:	2f78      	cmp	r7, #120	; 0x78
 8004a92:	4680      	mov	r8, r0
 8004a94:	460c      	mov	r4, r1
 8004a96:	469a      	mov	sl, r3
 8004a98:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004a9a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004a9e:	d807      	bhi.n	8004ab0 <_printf_i+0x28>
 8004aa0:	2f62      	cmp	r7, #98	; 0x62
 8004aa2:	d80a      	bhi.n	8004aba <_printf_i+0x32>
 8004aa4:	2f00      	cmp	r7, #0
 8004aa6:	f000 80d5 	beq.w	8004c54 <_printf_i+0x1cc>
 8004aaa:	2f58      	cmp	r7, #88	; 0x58
 8004aac:	f000 80c1 	beq.w	8004c32 <_printf_i+0x1aa>
 8004ab0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ab4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ab8:	e03a      	b.n	8004b30 <_printf_i+0xa8>
 8004aba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004abe:	2b15      	cmp	r3, #21
 8004ac0:	d8f6      	bhi.n	8004ab0 <_printf_i+0x28>
 8004ac2:	a101      	add	r1, pc, #4	; (adr r1, 8004ac8 <_printf_i+0x40>)
 8004ac4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ac8:	08004b21 	.word	0x08004b21
 8004acc:	08004b35 	.word	0x08004b35
 8004ad0:	08004ab1 	.word	0x08004ab1
 8004ad4:	08004ab1 	.word	0x08004ab1
 8004ad8:	08004ab1 	.word	0x08004ab1
 8004adc:	08004ab1 	.word	0x08004ab1
 8004ae0:	08004b35 	.word	0x08004b35
 8004ae4:	08004ab1 	.word	0x08004ab1
 8004ae8:	08004ab1 	.word	0x08004ab1
 8004aec:	08004ab1 	.word	0x08004ab1
 8004af0:	08004ab1 	.word	0x08004ab1
 8004af4:	08004c3b 	.word	0x08004c3b
 8004af8:	08004b61 	.word	0x08004b61
 8004afc:	08004bf5 	.word	0x08004bf5
 8004b00:	08004ab1 	.word	0x08004ab1
 8004b04:	08004ab1 	.word	0x08004ab1
 8004b08:	08004c5d 	.word	0x08004c5d
 8004b0c:	08004ab1 	.word	0x08004ab1
 8004b10:	08004b61 	.word	0x08004b61
 8004b14:	08004ab1 	.word	0x08004ab1
 8004b18:	08004ab1 	.word	0x08004ab1
 8004b1c:	08004bfd 	.word	0x08004bfd
 8004b20:	682b      	ldr	r3, [r5, #0]
 8004b22:	1d1a      	adds	r2, r3, #4
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	602a      	str	r2, [r5, #0]
 8004b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0a0      	b.n	8004c76 <_printf_i+0x1ee>
 8004b34:	6820      	ldr	r0, [r4, #0]
 8004b36:	682b      	ldr	r3, [r5, #0]
 8004b38:	0607      	lsls	r7, r0, #24
 8004b3a:	f103 0104 	add.w	r1, r3, #4
 8004b3e:	6029      	str	r1, [r5, #0]
 8004b40:	d501      	bpl.n	8004b46 <_printf_i+0xbe>
 8004b42:	681e      	ldr	r6, [r3, #0]
 8004b44:	e003      	b.n	8004b4e <_printf_i+0xc6>
 8004b46:	0646      	lsls	r6, r0, #25
 8004b48:	d5fb      	bpl.n	8004b42 <_printf_i+0xba>
 8004b4a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004b4e:	2e00      	cmp	r6, #0
 8004b50:	da03      	bge.n	8004b5a <_printf_i+0xd2>
 8004b52:	232d      	movs	r3, #45	; 0x2d
 8004b54:	4276      	negs	r6, r6
 8004b56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b5a:	230a      	movs	r3, #10
 8004b5c:	4859      	ldr	r0, [pc, #356]	; (8004cc4 <_printf_i+0x23c>)
 8004b5e:	e012      	b.n	8004b86 <_printf_i+0xfe>
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	6820      	ldr	r0, [r4, #0]
 8004b64:	1d19      	adds	r1, r3, #4
 8004b66:	6029      	str	r1, [r5, #0]
 8004b68:	0605      	lsls	r5, r0, #24
 8004b6a:	d501      	bpl.n	8004b70 <_printf_i+0xe8>
 8004b6c:	681e      	ldr	r6, [r3, #0]
 8004b6e:	e002      	b.n	8004b76 <_printf_i+0xee>
 8004b70:	0641      	lsls	r1, r0, #25
 8004b72:	d5fb      	bpl.n	8004b6c <_printf_i+0xe4>
 8004b74:	881e      	ldrh	r6, [r3, #0]
 8004b76:	2f6f      	cmp	r7, #111	; 0x6f
 8004b78:	bf0c      	ite	eq
 8004b7a:	2308      	moveq	r3, #8
 8004b7c:	230a      	movne	r3, #10
 8004b7e:	4851      	ldr	r0, [pc, #324]	; (8004cc4 <_printf_i+0x23c>)
 8004b80:	2100      	movs	r1, #0
 8004b82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b86:	6865      	ldr	r5, [r4, #4]
 8004b88:	2d00      	cmp	r5, #0
 8004b8a:	bfa8      	it	ge
 8004b8c:	6821      	ldrge	r1, [r4, #0]
 8004b8e:	60a5      	str	r5, [r4, #8]
 8004b90:	bfa4      	itt	ge
 8004b92:	f021 0104 	bicge.w	r1, r1, #4
 8004b96:	6021      	strge	r1, [r4, #0]
 8004b98:	b90e      	cbnz	r6, 8004b9e <_printf_i+0x116>
 8004b9a:	2d00      	cmp	r5, #0
 8004b9c:	d04b      	beq.n	8004c36 <_printf_i+0x1ae>
 8004b9e:	4615      	mov	r5, r2
 8004ba0:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ba4:	fb03 6711 	mls	r7, r3, r1, r6
 8004ba8:	5dc7      	ldrb	r7, [r0, r7]
 8004baa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bae:	4637      	mov	r7, r6
 8004bb0:	42bb      	cmp	r3, r7
 8004bb2:	460e      	mov	r6, r1
 8004bb4:	d9f4      	bls.n	8004ba0 <_printf_i+0x118>
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d10b      	bne.n	8004bd2 <_printf_i+0x14a>
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	07de      	lsls	r6, r3, #31
 8004bbe:	d508      	bpl.n	8004bd2 <_printf_i+0x14a>
 8004bc0:	6923      	ldr	r3, [r4, #16]
 8004bc2:	6861      	ldr	r1, [r4, #4]
 8004bc4:	4299      	cmp	r1, r3
 8004bc6:	bfde      	ittt	le
 8004bc8:	2330      	movle	r3, #48	; 0x30
 8004bca:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bce:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bd2:	1b52      	subs	r2, r2, r5
 8004bd4:	6122      	str	r2, [r4, #16]
 8004bd6:	464b      	mov	r3, r9
 8004bd8:	4621      	mov	r1, r4
 8004bda:	4640      	mov	r0, r8
 8004bdc:	f8cd a000 	str.w	sl, [sp]
 8004be0:	aa03      	add	r2, sp, #12
 8004be2:	f7ff fedf 	bl	80049a4 <_printf_common>
 8004be6:	3001      	adds	r0, #1
 8004be8:	d14a      	bne.n	8004c80 <_printf_i+0x1f8>
 8004bea:	f04f 30ff 	mov.w	r0, #4294967295
 8004bee:	b004      	add	sp, #16
 8004bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	f043 0320 	orr.w	r3, r3, #32
 8004bfa:	6023      	str	r3, [r4, #0]
 8004bfc:	2778      	movs	r7, #120	; 0x78
 8004bfe:	4832      	ldr	r0, [pc, #200]	; (8004cc8 <_printf_i+0x240>)
 8004c00:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	6829      	ldr	r1, [r5, #0]
 8004c08:	061f      	lsls	r7, r3, #24
 8004c0a:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c0e:	d402      	bmi.n	8004c16 <_printf_i+0x18e>
 8004c10:	065f      	lsls	r7, r3, #25
 8004c12:	bf48      	it	mi
 8004c14:	b2b6      	uxthmi	r6, r6
 8004c16:	07df      	lsls	r7, r3, #31
 8004c18:	bf48      	it	mi
 8004c1a:	f043 0320 	orrmi.w	r3, r3, #32
 8004c1e:	6029      	str	r1, [r5, #0]
 8004c20:	bf48      	it	mi
 8004c22:	6023      	strmi	r3, [r4, #0]
 8004c24:	b91e      	cbnz	r6, 8004c2e <_printf_i+0x1a6>
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	f023 0320 	bic.w	r3, r3, #32
 8004c2c:	6023      	str	r3, [r4, #0]
 8004c2e:	2310      	movs	r3, #16
 8004c30:	e7a6      	b.n	8004b80 <_printf_i+0xf8>
 8004c32:	4824      	ldr	r0, [pc, #144]	; (8004cc4 <_printf_i+0x23c>)
 8004c34:	e7e4      	b.n	8004c00 <_printf_i+0x178>
 8004c36:	4615      	mov	r5, r2
 8004c38:	e7bd      	b.n	8004bb6 <_printf_i+0x12e>
 8004c3a:	682b      	ldr	r3, [r5, #0]
 8004c3c:	6826      	ldr	r6, [r4, #0]
 8004c3e:	1d18      	adds	r0, r3, #4
 8004c40:	6961      	ldr	r1, [r4, #20]
 8004c42:	6028      	str	r0, [r5, #0]
 8004c44:	0635      	lsls	r5, r6, #24
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	d501      	bpl.n	8004c4e <_printf_i+0x1c6>
 8004c4a:	6019      	str	r1, [r3, #0]
 8004c4c:	e002      	b.n	8004c54 <_printf_i+0x1cc>
 8004c4e:	0670      	lsls	r0, r6, #25
 8004c50:	d5fb      	bpl.n	8004c4a <_printf_i+0x1c2>
 8004c52:	8019      	strh	r1, [r3, #0]
 8004c54:	2300      	movs	r3, #0
 8004c56:	4615      	mov	r5, r2
 8004c58:	6123      	str	r3, [r4, #16]
 8004c5a:	e7bc      	b.n	8004bd6 <_printf_i+0x14e>
 8004c5c:	682b      	ldr	r3, [r5, #0]
 8004c5e:	2100      	movs	r1, #0
 8004c60:	1d1a      	adds	r2, r3, #4
 8004c62:	602a      	str	r2, [r5, #0]
 8004c64:	681d      	ldr	r5, [r3, #0]
 8004c66:	6862      	ldr	r2, [r4, #4]
 8004c68:	4628      	mov	r0, r5
 8004c6a:	f000 f9b4 	bl	8004fd6 <memchr>
 8004c6e:	b108      	cbz	r0, 8004c74 <_printf_i+0x1ec>
 8004c70:	1b40      	subs	r0, r0, r5
 8004c72:	6060      	str	r0, [r4, #4]
 8004c74:	6863      	ldr	r3, [r4, #4]
 8004c76:	6123      	str	r3, [r4, #16]
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c7e:	e7aa      	b.n	8004bd6 <_printf_i+0x14e>
 8004c80:	462a      	mov	r2, r5
 8004c82:	4649      	mov	r1, r9
 8004c84:	4640      	mov	r0, r8
 8004c86:	6923      	ldr	r3, [r4, #16]
 8004c88:	47d0      	blx	sl
 8004c8a:	3001      	adds	r0, #1
 8004c8c:	d0ad      	beq.n	8004bea <_printf_i+0x162>
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	079b      	lsls	r3, r3, #30
 8004c92:	d413      	bmi.n	8004cbc <_printf_i+0x234>
 8004c94:	68e0      	ldr	r0, [r4, #12]
 8004c96:	9b03      	ldr	r3, [sp, #12]
 8004c98:	4298      	cmp	r0, r3
 8004c9a:	bfb8      	it	lt
 8004c9c:	4618      	movlt	r0, r3
 8004c9e:	e7a6      	b.n	8004bee <_printf_i+0x166>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	4632      	mov	r2, r6
 8004ca4:	4649      	mov	r1, r9
 8004ca6:	4640      	mov	r0, r8
 8004ca8:	47d0      	blx	sl
 8004caa:	3001      	adds	r0, #1
 8004cac:	d09d      	beq.n	8004bea <_printf_i+0x162>
 8004cae:	3501      	adds	r5, #1
 8004cb0:	68e3      	ldr	r3, [r4, #12]
 8004cb2:	9903      	ldr	r1, [sp, #12]
 8004cb4:	1a5b      	subs	r3, r3, r1
 8004cb6:	42ab      	cmp	r3, r5
 8004cb8:	dcf2      	bgt.n	8004ca0 <_printf_i+0x218>
 8004cba:	e7eb      	b.n	8004c94 <_printf_i+0x20c>
 8004cbc:	2500      	movs	r5, #0
 8004cbe:	f104 0619 	add.w	r6, r4, #25
 8004cc2:	e7f5      	b.n	8004cb0 <_printf_i+0x228>
 8004cc4:	08006db4 	.word	0x08006db4
 8004cc8:	08006dc5 	.word	0x08006dc5

08004ccc <std>:
 8004ccc:	2300      	movs	r3, #0
 8004cce:	b510      	push	{r4, lr}
 8004cd0:	4604      	mov	r4, r0
 8004cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8004cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cda:	6083      	str	r3, [r0, #8]
 8004cdc:	8181      	strh	r1, [r0, #12]
 8004cde:	6643      	str	r3, [r0, #100]	; 0x64
 8004ce0:	81c2      	strh	r2, [r0, #14]
 8004ce2:	6183      	str	r3, [r0, #24]
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	2208      	movs	r2, #8
 8004ce8:	305c      	adds	r0, #92	; 0x5c
 8004cea:	f000 f8f4 	bl	8004ed6 <memset>
 8004cee:	4b0d      	ldr	r3, [pc, #52]	; (8004d24 <std+0x58>)
 8004cf0:	6224      	str	r4, [r4, #32]
 8004cf2:	6263      	str	r3, [r4, #36]	; 0x24
 8004cf4:	4b0c      	ldr	r3, [pc, #48]	; (8004d28 <std+0x5c>)
 8004cf6:	62a3      	str	r3, [r4, #40]	; 0x28
 8004cf8:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <std+0x60>)
 8004cfa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004cfc:	4b0c      	ldr	r3, [pc, #48]	; (8004d30 <std+0x64>)
 8004cfe:	6323      	str	r3, [r4, #48]	; 0x30
 8004d00:	4b0c      	ldr	r3, [pc, #48]	; (8004d34 <std+0x68>)
 8004d02:	429c      	cmp	r4, r3
 8004d04:	d006      	beq.n	8004d14 <std+0x48>
 8004d06:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004d0a:	4294      	cmp	r4, r2
 8004d0c:	d002      	beq.n	8004d14 <std+0x48>
 8004d0e:	33d0      	adds	r3, #208	; 0xd0
 8004d10:	429c      	cmp	r4, r3
 8004d12:	d105      	bne.n	8004d20 <std+0x54>
 8004d14:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d1c:	f000 b958 	b.w	8004fd0 <__retarget_lock_init_recursive>
 8004d20:	bd10      	pop	{r4, pc}
 8004d22:	bf00      	nop
 8004d24:	08004e51 	.word	0x08004e51
 8004d28:	08004e73 	.word	0x08004e73
 8004d2c:	08004eab 	.word	0x08004eab
 8004d30:	08004ecf 	.word	0x08004ecf
 8004d34:	200006e8 	.word	0x200006e8

08004d38 <stdio_exit_handler>:
 8004d38:	4a02      	ldr	r2, [pc, #8]	; (8004d44 <stdio_exit_handler+0xc>)
 8004d3a:	4903      	ldr	r1, [pc, #12]	; (8004d48 <stdio_exit_handler+0x10>)
 8004d3c:	4803      	ldr	r0, [pc, #12]	; (8004d4c <stdio_exit_handler+0x14>)
 8004d3e:	f000 b869 	b.w	8004e14 <_fwalk_sglue>
 8004d42:	bf00      	nop
 8004d44:	2000008c 	.word	0x2000008c
 8004d48:	080066bd 	.word	0x080066bd
 8004d4c:	20000098 	.word	0x20000098

08004d50 <cleanup_stdio>:
 8004d50:	6841      	ldr	r1, [r0, #4]
 8004d52:	4b0c      	ldr	r3, [pc, #48]	; (8004d84 <cleanup_stdio+0x34>)
 8004d54:	b510      	push	{r4, lr}
 8004d56:	4299      	cmp	r1, r3
 8004d58:	4604      	mov	r4, r0
 8004d5a:	d001      	beq.n	8004d60 <cleanup_stdio+0x10>
 8004d5c:	f001 fcae 	bl	80066bc <_fflush_r>
 8004d60:	68a1      	ldr	r1, [r4, #8]
 8004d62:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <cleanup_stdio+0x38>)
 8004d64:	4299      	cmp	r1, r3
 8004d66:	d002      	beq.n	8004d6e <cleanup_stdio+0x1e>
 8004d68:	4620      	mov	r0, r4
 8004d6a:	f001 fca7 	bl	80066bc <_fflush_r>
 8004d6e:	68e1      	ldr	r1, [r4, #12]
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <cleanup_stdio+0x3c>)
 8004d72:	4299      	cmp	r1, r3
 8004d74:	d004      	beq.n	8004d80 <cleanup_stdio+0x30>
 8004d76:	4620      	mov	r0, r4
 8004d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d7c:	f001 bc9e 	b.w	80066bc <_fflush_r>
 8004d80:	bd10      	pop	{r4, pc}
 8004d82:	bf00      	nop
 8004d84:	200006e8 	.word	0x200006e8
 8004d88:	20000750 	.word	0x20000750
 8004d8c:	200007b8 	.word	0x200007b8

08004d90 <global_stdio_init.part.0>:
 8004d90:	b510      	push	{r4, lr}
 8004d92:	4b0b      	ldr	r3, [pc, #44]	; (8004dc0 <global_stdio_init.part.0+0x30>)
 8004d94:	4c0b      	ldr	r4, [pc, #44]	; (8004dc4 <global_stdio_init.part.0+0x34>)
 8004d96:	4a0c      	ldr	r2, [pc, #48]	; (8004dc8 <global_stdio_init.part.0+0x38>)
 8004d98:	4620      	mov	r0, r4
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	2104      	movs	r1, #4
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f7ff ff94 	bl	8004ccc <std>
 8004da4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004da8:	2201      	movs	r2, #1
 8004daa:	2109      	movs	r1, #9
 8004dac:	f7ff ff8e 	bl	8004ccc <std>
 8004db0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004db4:	2202      	movs	r2, #2
 8004db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dba:	2112      	movs	r1, #18
 8004dbc:	f7ff bf86 	b.w	8004ccc <std>
 8004dc0:	20000820 	.word	0x20000820
 8004dc4:	200006e8 	.word	0x200006e8
 8004dc8:	08004d39 	.word	0x08004d39

08004dcc <__sfp_lock_acquire>:
 8004dcc:	4801      	ldr	r0, [pc, #4]	; (8004dd4 <__sfp_lock_acquire+0x8>)
 8004dce:	f000 b900 	b.w	8004fd2 <__retarget_lock_acquire_recursive>
 8004dd2:	bf00      	nop
 8004dd4:	20000829 	.word	0x20000829

08004dd8 <__sfp_lock_release>:
 8004dd8:	4801      	ldr	r0, [pc, #4]	; (8004de0 <__sfp_lock_release+0x8>)
 8004dda:	f000 b8fb 	b.w	8004fd4 <__retarget_lock_release_recursive>
 8004dde:	bf00      	nop
 8004de0:	20000829 	.word	0x20000829

08004de4 <__sinit>:
 8004de4:	b510      	push	{r4, lr}
 8004de6:	4604      	mov	r4, r0
 8004de8:	f7ff fff0 	bl	8004dcc <__sfp_lock_acquire>
 8004dec:	6a23      	ldr	r3, [r4, #32]
 8004dee:	b11b      	cbz	r3, 8004df8 <__sinit+0x14>
 8004df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004df4:	f7ff bff0 	b.w	8004dd8 <__sfp_lock_release>
 8004df8:	4b04      	ldr	r3, [pc, #16]	; (8004e0c <__sinit+0x28>)
 8004dfa:	6223      	str	r3, [r4, #32]
 8004dfc:	4b04      	ldr	r3, [pc, #16]	; (8004e10 <__sinit+0x2c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1f5      	bne.n	8004df0 <__sinit+0xc>
 8004e04:	f7ff ffc4 	bl	8004d90 <global_stdio_init.part.0>
 8004e08:	e7f2      	b.n	8004df0 <__sinit+0xc>
 8004e0a:	bf00      	nop
 8004e0c:	08004d51 	.word	0x08004d51
 8004e10:	20000820 	.word	0x20000820

08004e14 <_fwalk_sglue>:
 8004e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e18:	4607      	mov	r7, r0
 8004e1a:	4688      	mov	r8, r1
 8004e1c:	4614      	mov	r4, r2
 8004e1e:	2600      	movs	r6, #0
 8004e20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e24:	f1b9 0901 	subs.w	r9, r9, #1
 8004e28:	d505      	bpl.n	8004e36 <_fwalk_sglue+0x22>
 8004e2a:	6824      	ldr	r4, [r4, #0]
 8004e2c:	2c00      	cmp	r4, #0
 8004e2e:	d1f7      	bne.n	8004e20 <_fwalk_sglue+0xc>
 8004e30:	4630      	mov	r0, r6
 8004e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e36:	89ab      	ldrh	r3, [r5, #12]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d907      	bls.n	8004e4c <_fwalk_sglue+0x38>
 8004e3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e40:	3301      	adds	r3, #1
 8004e42:	d003      	beq.n	8004e4c <_fwalk_sglue+0x38>
 8004e44:	4629      	mov	r1, r5
 8004e46:	4638      	mov	r0, r7
 8004e48:	47c0      	blx	r8
 8004e4a:	4306      	orrs	r6, r0
 8004e4c:	3568      	adds	r5, #104	; 0x68
 8004e4e:	e7e9      	b.n	8004e24 <_fwalk_sglue+0x10>

08004e50 <__sread>:
 8004e50:	b510      	push	{r4, lr}
 8004e52:	460c      	mov	r4, r1
 8004e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e58:	f000 f86c 	bl	8004f34 <_read_r>
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	bfab      	itete	ge
 8004e60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004e62:	89a3      	ldrhlt	r3, [r4, #12]
 8004e64:	181b      	addge	r3, r3, r0
 8004e66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004e6a:	bfac      	ite	ge
 8004e6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004e6e:	81a3      	strhlt	r3, [r4, #12]
 8004e70:	bd10      	pop	{r4, pc}

08004e72 <__swrite>:
 8004e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e76:	461f      	mov	r7, r3
 8004e78:	898b      	ldrh	r3, [r1, #12]
 8004e7a:	4605      	mov	r5, r0
 8004e7c:	05db      	lsls	r3, r3, #23
 8004e7e:	460c      	mov	r4, r1
 8004e80:	4616      	mov	r6, r2
 8004e82:	d505      	bpl.n	8004e90 <__swrite+0x1e>
 8004e84:	2302      	movs	r3, #2
 8004e86:	2200      	movs	r2, #0
 8004e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e8c:	f000 f840 	bl	8004f10 <_lseek_r>
 8004e90:	89a3      	ldrh	r3, [r4, #12]
 8004e92:	4632      	mov	r2, r6
 8004e94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e98:	81a3      	strh	r3, [r4, #12]
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	463b      	mov	r3, r7
 8004e9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea6:	f000 b857 	b.w	8004f58 <_write_r>

08004eaa <__sseek>:
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	460c      	mov	r4, r1
 8004eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb2:	f000 f82d 	bl	8004f10 <_lseek_r>
 8004eb6:	1c43      	adds	r3, r0, #1
 8004eb8:	89a3      	ldrh	r3, [r4, #12]
 8004eba:	bf15      	itete	ne
 8004ebc:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ebe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ec2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004ec6:	81a3      	strheq	r3, [r4, #12]
 8004ec8:	bf18      	it	ne
 8004eca:	81a3      	strhne	r3, [r4, #12]
 8004ecc:	bd10      	pop	{r4, pc}

08004ece <__sclose>:
 8004ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed2:	f000 b80d 	b.w	8004ef0 <_close_r>

08004ed6 <memset>:
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	4402      	add	r2, r0
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d100      	bne.n	8004ee0 <memset+0xa>
 8004ede:	4770      	bx	lr
 8004ee0:	f803 1b01 	strb.w	r1, [r3], #1
 8004ee4:	e7f9      	b.n	8004eda <memset+0x4>
	...

08004ee8 <_localeconv_r>:
 8004ee8:	4800      	ldr	r0, [pc, #0]	; (8004eec <_localeconv_r+0x4>)
 8004eea:	4770      	bx	lr
 8004eec:	200001d8 	.word	0x200001d8

08004ef0 <_close_r>:
 8004ef0:	b538      	push	{r3, r4, r5, lr}
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	4d05      	ldr	r5, [pc, #20]	; (8004f0c <_close_r+0x1c>)
 8004ef6:	4604      	mov	r4, r0
 8004ef8:	4608      	mov	r0, r1
 8004efa:	602b      	str	r3, [r5, #0]
 8004efc:	f7fc fb96 	bl	800162c <_close>
 8004f00:	1c43      	adds	r3, r0, #1
 8004f02:	d102      	bne.n	8004f0a <_close_r+0x1a>
 8004f04:	682b      	ldr	r3, [r5, #0]
 8004f06:	b103      	cbz	r3, 8004f0a <_close_r+0x1a>
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	bd38      	pop	{r3, r4, r5, pc}
 8004f0c:	20000824 	.word	0x20000824

08004f10 <_lseek_r>:
 8004f10:	b538      	push	{r3, r4, r5, lr}
 8004f12:	4604      	mov	r4, r0
 8004f14:	4608      	mov	r0, r1
 8004f16:	4611      	mov	r1, r2
 8004f18:	2200      	movs	r2, #0
 8004f1a:	4d05      	ldr	r5, [pc, #20]	; (8004f30 <_lseek_r+0x20>)
 8004f1c:	602a      	str	r2, [r5, #0]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f7fc fba8 	bl	8001674 <_lseek>
 8004f24:	1c43      	adds	r3, r0, #1
 8004f26:	d102      	bne.n	8004f2e <_lseek_r+0x1e>
 8004f28:	682b      	ldr	r3, [r5, #0]
 8004f2a:	b103      	cbz	r3, 8004f2e <_lseek_r+0x1e>
 8004f2c:	6023      	str	r3, [r4, #0]
 8004f2e:	bd38      	pop	{r3, r4, r5, pc}
 8004f30:	20000824 	.word	0x20000824

08004f34 <_read_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4604      	mov	r4, r0
 8004f38:	4608      	mov	r0, r1
 8004f3a:	4611      	mov	r1, r2
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	4d05      	ldr	r5, [pc, #20]	; (8004f54 <_read_r+0x20>)
 8004f40:	602a      	str	r2, [r5, #0]
 8004f42:	461a      	mov	r2, r3
 8004f44:	f7fc fb39 	bl	80015ba <_read>
 8004f48:	1c43      	adds	r3, r0, #1
 8004f4a:	d102      	bne.n	8004f52 <_read_r+0x1e>
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	b103      	cbz	r3, 8004f52 <_read_r+0x1e>
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	bd38      	pop	{r3, r4, r5, pc}
 8004f54:	20000824 	.word	0x20000824

08004f58 <_write_r>:
 8004f58:	b538      	push	{r3, r4, r5, lr}
 8004f5a:	4604      	mov	r4, r0
 8004f5c:	4608      	mov	r0, r1
 8004f5e:	4611      	mov	r1, r2
 8004f60:	2200      	movs	r2, #0
 8004f62:	4d05      	ldr	r5, [pc, #20]	; (8004f78 <_write_r+0x20>)
 8004f64:	602a      	str	r2, [r5, #0]
 8004f66:	461a      	mov	r2, r3
 8004f68:	f7fc fb44 	bl	80015f4 <_write>
 8004f6c:	1c43      	adds	r3, r0, #1
 8004f6e:	d102      	bne.n	8004f76 <_write_r+0x1e>
 8004f70:	682b      	ldr	r3, [r5, #0]
 8004f72:	b103      	cbz	r3, 8004f76 <_write_r+0x1e>
 8004f74:	6023      	str	r3, [r4, #0]
 8004f76:	bd38      	pop	{r3, r4, r5, pc}
 8004f78:	20000824 	.word	0x20000824

08004f7c <__errno>:
 8004f7c:	4b01      	ldr	r3, [pc, #4]	; (8004f84 <__errno+0x8>)
 8004f7e:	6818      	ldr	r0, [r3, #0]
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	200000e4 	.word	0x200000e4

08004f88 <__libc_init_array>:
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	2600      	movs	r6, #0
 8004f8c:	4d0c      	ldr	r5, [pc, #48]	; (8004fc0 <__libc_init_array+0x38>)
 8004f8e:	4c0d      	ldr	r4, [pc, #52]	; (8004fc4 <__libc_init_array+0x3c>)
 8004f90:	1b64      	subs	r4, r4, r5
 8004f92:	10a4      	asrs	r4, r4, #2
 8004f94:	42a6      	cmp	r6, r4
 8004f96:	d109      	bne.n	8004fac <__libc_init_array+0x24>
 8004f98:	f001 fee0 	bl	8006d5c <_init>
 8004f9c:	2600      	movs	r6, #0
 8004f9e:	4d0a      	ldr	r5, [pc, #40]	; (8004fc8 <__libc_init_array+0x40>)
 8004fa0:	4c0a      	ldr	r4, [pc, #40]	; (8004fcc <__libc_init_array+0x44>)
 8004fa2:	1b64      	subs	r4, r4, r5
 8004fa4:	10a4      	asrs	r4, r4, #2
 8004fa6:	42a6      	cmp	r6, r4
 8004fa8:	d105      	bne.n	8004fb6 <__libc_init_array+0x2e>
 8004faa:	bd70      	pop	{r4, r5, r6, pc}
 8004fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fb0:	4798      	blx	r3
 8004fb2:	3601      	adds	r6, #1
 8004fb4:	e7ee      	b.n	8004f94 <__libc_init_array+0xc>
 8004fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fba:	4798      	blx	r3
 8004fbc:	3601      	adds	r6, #1
 8004fbe:	e7f2      	b.n	8004fa6 <__libc_init_array+0x1e>
 8004fc0:	08007114 	.word	0x08007114
 8004fc4:	08007114 	.word	0x08007114
 8004fc8:	08007114 	.word	0x08007114
 8004fcc:	08007118 	.word	0x08007118

08004fd0 <__retarget_lock_init_recursive>:
 8004fd0:	4770      	bx	lr

08004fd2 <__retarget_lock_acquire_recursive>:
 8004fd2:	4770      	bx	lr

08004fd4 <__retarget_lock_release_recursive>:
 8004fd4:	4770      	bx	lr

08004fd6 <memchr>:
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	b510      	push	{r4, lr}
 8004fda:	b2c9      	uxtb	r1, r1
 8004fdc:	4402      	add	r2, r0
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	d101      	bne.n	8004fe8 <memchr+0x12>
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	e003      	b.n	8004ff0 <memchr+0x1a>
 8004fe8:	7804      	ldrb	r4, [r0, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	428c      	cmp	r4, r1
 8004fee:	d1f6      	bne.n	8004fde <memchr+0x8>
 8004ff0:	bd10      	pop	{r4, pc}

08004ff2 <quorem>:
 8004ff2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff6:	6903      	ldr	r3, [r0, #16]
 8004ff8:	690c      	ldr	r4, [r1, #16]
 8004ffa:	4607      	mov	r7, r0
 8004ffc:	42a3      	cmp	r3, r4
 8004ffe:	db7f      	blt.n	8005100 <quorem+0x10e>
 8005000:	3c01      	subs	r4, #1
 8005002:	f100 0514 	add.w	r5, r0, #20
 8005006:	f101 0814 	add.w	r8, r1, #20
 800500a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800500e:	9301      	str	r3, [sp, #4]
 8005010:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005014:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005018:	3301      	adds	r3, #1
 800501a:	429a      	cmp	r2, r3
 800501c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005020:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005024:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005028:	d331      	bcc.n	800508e <quorem+0x9c>
 800502a:	f04f 0e00 	mov.w	lr, #0
 800502e:	4640      	mov	r0, r8
 8005030:	46ac      	mov	ip, r5
 8005032:	46f2      	mov	sl, lr
 8005034:	f850 2b04 	ldr.w	r2, [r0], #4
 8005038:	b293      	uxth	r3, r2
 800503a:	fb06 e303 	mla	r3, r6, r3, lr
 800503e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005042:	0c1a      	lsrs	r2, r3, #16
 8005044:	b29b      	uxth	r3, r3
 8005046:	fb06 220e 	mla	r2, r6, lr, r2
 800504a:	ebaa 0303 	sub.w	r3, sl, r3
 800504e:	f8dc a000 	ldr.w	sl, [ip]
 8005052:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005056:	fa1f fa8a 	uxth.w	sl, sl
 800505a:	4453      	add	r3, sl
 800505c:	f8dc a000 	ldr.w	sl, [ip]
 8005060:	b292      	uxth	r2, r2
 8005062:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005066:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800506a:	b29b      	uxth	r3, r3
 800506c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005070:	4581      	cmp	r9, r0
 8005072:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005076:	f84c 3b04 	str.w	r3, [ip], #4
 800507a:	d2db      	bcs.n	8005034 <quorem+0x42>
 800507c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005080:	b92b      	cbnz	r3, 800508e <quorem+0x9c>
 8005082:	9b01      	ldr	r3, [sp, #4]
 8005084:	3b04      	subs	r3, #4
 8005086:	429d      	cmp	r5, r3
 8005088:	461a      	mov	r2, r3
 800508a:	d32d      	bcc.n	80050e8 <quorem+0xf6>
 800508c:	613c      	str	r4, [r7, #16]
 800508e:	4638      	mov	r0, r7
 8005090:	f001 f994 	bl	80063bc <__mcmp>
 8005094:	2800      	cmp	r0, #0
 8005096:	db23      	blt.n	80050e0 <quorem+0xee>
 8005098:	4629      	mov	r1, r5
 800509a:	2000      	movs	r0, #0
 800509c:	3601      	adds	r6, #1
 800509e:	f858 2b04 	ldr.w	r2, [r8], #4
 80050a2:	f8d1 c000 	ldr.w	ip, [r1]
 80050a6:	b293      	uxth	r3, r2
 80050a8:	1ac3      	subs	r3, r0, r3
 80050aa:	0c12      	lsrs	r2, r2, #16
 80050ac:	fa1f f08c 	uxth.w	r0, ip
 80050b0:	4403      	add	r3, r0
 80050b2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80050b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050c0:	45c1      	cmp	r9, r8
 80050c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80050c6:	f841 3b04 	str.w	r3, [r1], #4
 80050ca:	d2e8      	bcs.n	800509e <quorem+0xac>
 80050cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050d4:	b922      	cbnz	r2, 80050e0 <quorem+0xee>
 80050d6:	3b04      	subs	r3, #4
 80050d8:	429d      	cmp	r5, r3
 80050da:	461a      	mov	r2, r3
 80050dc:	d30a      	bcc.n	80050f4 <quorem+0x102>
 80050de:	613c      	str	r4, [r7, #16]
 80050e0:	4630      	mov	r0, r6
 80050e2:	b003      	add	sp, #12
 80050e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050e8:	6812      	ldr	r2, [r2, #0]
 80050ea:	3b04      	subs	r3, #4
 80050ec:	2a00      	cmp	r2, #0
 80050ee:	d1cd      	bne.n	800508c <quorem+0x9a>
 80050f0:	3c01      	subs	r4, #1
 80050f2:	e7c8      	b.n	8005086 <quorem+0x94>
 80050f4:	6812      	ldr	r2, [r2, #0]
 80050f6:	3b04      	subs	r3, #4
 80050f8:	2a00      	cmp	r2, #0
 80050fa:	d1f0      	bne.n	80050de <quorem+0xec>
 80050fc:	3c01      	subs	r4, #1
 80050fe:	e7eb      	b.n	80050d8 <quorem+0xe6>
 8005100:	2000      	movs	r0, #0
 8005102:	e7ee      	b.n	80050e2 <quorem+0xf0>
 8005104:	0000      	movs	r0, r0
	...

08005108 <_dtoa_r>:
 8005108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510c:	4616      	mov	r6, r2
 800510e:	461f      	mov	r7, r3
 8005110:	69c4      	ldr	r4, [r0, #28]
 8005112:	b099      	sub	sp, #100	; 0x64
 8005114:	4605      	mov	r5, r0
 8005116:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800511a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800511e:	b974      	cbnz	r4, 800513e <_dtoa_r+0x36>
 8005120:	2010      	movs	r0, #16
 8005122:	f000 fe1d 	bl	8005d60 <malloc>
 8005126:	4602      	mov	r2, r0
 8005128:	61e8      	str	r0, [r5, #28]
 800512a:	b920      	cbnz	r0, 8005136 <_dtoa_r+0x2e>
 800512c:	21ef      	movs	r1, #239	; 0xef
 800512e:	4bac      	ldr	r3, [pc, #688]	; (80053e0 <_dtoa_r+0x2d8>)
 8005130:	48ac      	ldr	r0, [pc, #688]	; (80053e4 <_dtoa_r+0x2dc>)
 8005132:	f001 fb09 	bl	8006748 <__assert_func>
 8005136:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800513a:	6004      	str	r4, [r0, #0]
 800513c:	60c4      	str	r4, [r0, #12]
 800513e:	69eb      	ldr	r3, [r5, #28]
 8005140:	6819      	ldr	r1, [r3, #0]
 8005142:	b151      	cbz	r1, 800515a <_dtoa_r+0x52>
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	2301      	movs	r3, #1
 8005148:	4093      	lsls	r3, r2
 800514a:	604a      	str	r2, [r1, #4]
 800514c:	608b      	str	r3, [r1, #8]
 800514e:	4628      	mov	r0, r5
 8005150:	f000 fefa 	bl	8005f48 <_Bfree>
 8005154:	2200      	movs	r2, #0
 8005156:	69eb      	ldr	r3, [r5, #28]
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	1e3b      	subs	r3, r7, #0
 800515c:	bfaf      	iteee	ge
 800515e:	2300      	movge	r3, #0
 8005160:	2201      	movlt	r2, #1
 8005162:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005166:	9305      	strlt	r3, [sp, #20]
 8005168:	bfa8      	it	ge
 800516a:	f8c8 3000 	strge.w	r3, [r8]
 800516e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005172:	4b9d      	ldr	r3, [pc, #628]	; (80053e8 <_dtoa_r+0x2e0>)
 8005174:	bfb8      	it	lt
 8005176:	f8c8 2000 	strlt.w	r2, [r8]
 800517a:	ea33 0309 	bics.w	r3, r3, r9
 800517e:	d119      	bne.n	80051b4 <_dtoa_r+0xac>
 8005180:	f242 730f 	movw	r3, #9999	; 0x270f
 8005184:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800518c:	4333      	orrs	r3, r6
 800518e:	f000 8589 	beq.w	8005ca4 <_dtoa_r+0xb9c>
 8005192:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005194:	b953      	cbnz	r3, 80051ac <_dtoa_r+0xa4>
 8005196:	4b95      	ldr	r3, [pc, #596]	; (80053ec <_dtoa_r+0x2e4>)
 8005198:	e023      	b.n	80051e2 <_dtoa_r+0xda>
 800519a:	4b95      	ldr	r3, [pc, #596]	; (80053f0 <_dtoa_r+0x2e8>)
 800519c:	9303      	str	r3, [sp, #12]
 800519e:	3308      	adds	r3, #8
 80051a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80051a2:	6013      	str	r3, [r2, #0]
 80051a4:	9803      	ldr	r0, [sp, #12]
 80051a6:	b019      	add	sp, #100	; 0x64
 80051a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ac:	4b8f      	ldr	r3, [pc, #572]	; (80053ec <_dtoa_r+0x2e4>)
 80051ae:	9303      	str	r3, [sp, #12]
 80051b0:	3303      	adds	r3, #3
 80051b2:	e7f5      	b.n	80051a0 <_dtoa_r+0x98>
 80051b4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80051b8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80051bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051c0:	2200      	movs	r2, #0
 80051c2:	2300      	movs	r3, #0
 80051c4:	f7fb fbf0 	bl	80009a8 <__aeabi_dcmpeq>
 80051c8:	4680      	mov	r8, r0
 80051ca:	b160      	cbz	r0, 80051e6 <_dtoa_r+0xde>
 80051cc:	2301      	movs	r3, #1
 80051ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80051d0:	6013      	str	r3, [r2, #0]
 80051d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 8562 	beq.w	8005c9e <_dtoa_r+0xb96>
 80051da:	4b86      	ldr	r3, [pc, #536]	; (80053f4 <_dtoa_r+0x2ec>)
 80051dc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80051de:	6013      	str	r3, [r2, #0]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	9303      	str	r3, [sp, #12]
 80051e4:	e7de      	b.n	80051a4 <_dtoa_r+0x9c>
 80051e6:	ab16      	add	r3, sp, #88	; 0x58
 80051e8:	9301      	str	r3, [sp, #4]
 80051ea:	ab17      	add	r3, sp, #92	; 0x5c
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	4628      	mov	r0, r5
 80051f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80051f4:	f001 f98a 	bl	800650c <__d2b>
 80051f8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80051fc:	4682      	mov	sl, r0
 80051fe:	2c00      	cmp	r4, #0
 8005200:	d07e      	beq.n	8005300 <_dtoa_r+0x1f8>
 8005202:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005208:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800520c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005210:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005214:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005218:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800521c:	4619      	mov	r1, r3
 800521e:	2200      	movs	r2, #0
 8005220:	4b75      	ldr	r3, [pc, #468]	; (80053f8 <_dtoa_r+0x2f0>)
 8005222:	f7fa ffa1 	bl	8000168 <__aeabi_dsub>
 8005226:	a368      	add	r3, pc, #416	; (adr r3, 80053c8 <_dtoa_r+0x2c0>)
 8005228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522c:	f7fb f954 	bl	80004d8 <__aeabi_dmul>
 8005230:	a367      	add	r3, pc, #412	; (adr r3, 80053d0 <_dtoa_r+0x2c8>)
 8005232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005236:	f7fa ff99 	bl	800016c <__adddf3>
 800523a:	4606      	mov	r6, r0
 800523c:	4620      	mov	r0, r4
 800523e:	460f      	mov	r7, r1
 8005240:	f7fb f8e0 	bl	8000404 <__aeabi_i2d>
 8005244:	a364      	add	r3, pc, #400	; (adr r3, 80053d8 <_dtoa_r+0x2d0>)
 8005246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524a:	f7fb f945 	bl	80004d8 <__aeabi_dmul>
 800524e:	4602      	mov	r2, r0
 8005250:	460b      	mov	r3, r1
 8005252:	4630      	mov	r0, r6
 8005254:	4639      	mov	r1, r7
 8005256:	f7fa ff89 	bl	800016c <__adddf3>
 800525a:	4606      	mov	r6, r0
 800525c:	460f      	mov	r7, r1
 800525e:	f7fb fbeb 	bl	8000a38 <__aeabi_d2iz>
 8005262:	2200      	movs	r2, #0
 8005264:	4683      	mov	fp, r0
 8005266:	2300      	movs	r3, #0
 8005268:	4630      	mov	r0, r6
 800526a:	4639      	mov	r1, r7
 800526c:	f7fb fba6 	bl	80009bc <__aeabi_dcmplt>
 8005270:	b148      	cbz	r0, 8005286 <_dtoa_r+0x17e>
 8005272:	4658      	mov	r0, fp
 8005274:	f7fb f8c6 	bl	8000404 <__aeabi_i2d>
 8005278:	4632      	mov	r2, r6
 800527a:	463b      	mov	r3, r7
 800527c:	f7fb fb94 	bl	80009a8 <__aeabi_dcmpeq>
 8005280:	b908      	cbnz	r0, 8005286 <_dtoa_r+0x17e>
 8005282:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005286:	f1bb 0f16 	cmp.w	fp, #22
 800528a:	d857      	bhi.n	800533c <_dtoa_r+0x234>
 800528c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005290:	4b5a      	ldr	r3, [pc, #360]	; (80053fc <_dtoa_r+0x2f4>)
 8005292:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	f7fb fb8f 	bl	80009bc <__aeabi_dcmplt>
 800529e:	2800      	cmp	r0, #0
 80052a0:	d04e      	beq.n	8005340 <_dtoa_r+0x238>
 80052a2:	2300      	movs	r3, #0
 80052a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80052a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80052aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80052ac:	1b1b      	subs	r3, r3, r4
 80052ae:	1e5a      	subs	r2, r3, #1
 80052b0:	bf46      	itte	mi
 80052b2:	f1c3 0901 	rsbmi	r9, r3, #1
 80052b6:	2300      	movmi	r3, #0
 80052b8:	f04f 0900 	movpl.w	r9, #0
 80052bc:	9209      	str	r2, [sp, #36]	; 0x24
 80052be:	bf48      	it	mi
 80052c0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80052c2:	f1bb 0f00 	cmp.w	fp, #0
 80052c6:	db3d      	blt.n	8005344 <_dtoa_r+0x23c>
 80052c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ca:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80052ce:	445b      	add	r3, fp
 80052d0:	9309      	str	r3, [sp, #36]	; 0x24
 80052d2:	2300      	movs	r3, #0
 80052d4:	930a      	str	r3, [sp, #40]	; 0x28
 80052d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052d8:	2b09      	cmp	r3, #9
 80052da:	d867      	bhi.n	80053ac <_dtoa_r+0x2a4>
 80052dc:	2b05      	cmp	r3, #5
 80052de:	bfc4      	itt	gt
 80052e0:	3b04      	subgt	r3, #4
 80052e2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80052e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052e6:	bfc8      	it	gt
 80052e8:	2400      	movgt	r4, #0
 80052ea:	f1a3 0302 	sub.w	r3, r3, #2
 80052ee:	bfd8      	it	le
 80052f0:	2401      	movle	r4, #1
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	f200 8086 	bhi.w	8005404 <_dtoa_r+0x2fc>
 80052f8:	e8df f003 	tbb	[pc, r3]
 80052fc:	5637392c 	.word	0x5637392c
 8005300:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005304:	441c      	add	r4, r3
 8005306:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800530a:	2b20      	cmp	r3, #32
 800530c:	bfc1      	itttt	gt
 800530e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005312:	fa09 f903 	lslgt.w	r9, r9, r3
 8005316:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800531a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800531e:	bfd6      	itet	le
 8005320:	f1c3 0320 	rsble	r3, r3, #32
 8005324:	ea49 0003 	orrgt.w	r0, r9, r3
 8005328:	fa06 f003 	lslle.w	r0, r6, r3
 800532c:	f7fb f85a 	bl	80003e4 <__aeabi_ui2d>
 8005330:	2201      	movs	r2, #1
 8005332:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005336:	3c01      	subs	r4, #1
 8005338:	9213      	str	r2, [sp, #76]	; 0x4c
 800533a:	e76f      	b.n	800521c <_dtoa_r+0x114>
 800533c:	2301      	movs	r3, #1
 800533e:	e7b3      	b.n	80052a8 <_dtoa_r+0x1a0>
 8005340:	900f      	str	r0, [sp, #60]	; 0x3c
 8005342:	e7b2      	b.n	80052aa <_dtoa_r+0x1a2>
 8005344:	f1cb 0300 	rsb	r3, fp, #0
 8005348:	930a      	str	r3, [sp, #40]	; 0x28
 800534a:	2300      	movs	r3, #0
 800534c:	eba9 090b 	sub.w	r9, r9, fp
 8005350:	930e      	str	r3, [sp, #56]	; 0x38
 8005352:	e7c0      	b.n	80052d6 <_dtoa_r+0x1ce>
 8005354:	2300      	movs	r3, #0
 8005356:	930b      	str	r3, [sp, #44]	; 0x2c
 8005358:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800535a:	2b00      	cmp	r3, #0
 800535c:	dc55      	bgt.n	800540a <_dtoa_r+0x302>
 800535e:	2301      	movs	r3, #1
 8005360:	461a      	mov	r2, r3
 8005362:	9306      	str	r3, [sp, #24]
 8005364:	9308      	str	r3, [sp, #32]
 8005366:	9223      	str	r2, [sp, #140]	; 0x8c
 8005368:	e00b      	b.n	8005382 <_dtoa_r+0x27a>
 800536a:	2301      	movs	r3, #1
 800536c:	e7f3      	b.n	8005356 <_dtoa_r+0x24e>
 800536e:	2300      	movs	r3, #0
 8005370:	930b      	str	r3, [sp, #44]	; 0x2c
 8005372:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005374:	445b      	add	r3, fp
 8005376:	9306      	str	r3, [sp, #24]
 8005378:	3301      	adds	r3, #1
 800537a:	2b01      	cmp	r3, #1
 800537c:	9308      	str	r3, [sp, #32]
 800537e:	bfb8      	it	lt
 8005380:	2301      	movlt	r3, #1
 8005382:	2100      	movs	r1, #0
 8005384:	2204      	movs	r2, #4
 8005386:	69e8      	ldr	r0, [r5, #28]
 8005388:	f102 0614 	add.w	r6, r2, #20
 800538c:	429e      	cmp	r6, r3
 800538e:	d940      	bls.n	8005412 <_dtoa_r+0x30a>
 8005390:	6041      	str	r1, [r0, #4]
 8005392:	4628      	mov	r0, r5
 8005394:	f000 fd98 	bl	8005ec8 <_Balloc>
 8005398:	9003      	str	r0, [sp, #12]
 800539a:	2800      	cmp	r0, #0
 800539c:	d13c      	bne.n	8005418 <_dtoa_r+0x310>
 800539e:	4602      	mov	r2, r0
 80053a0:	f240 11af 	movw	r1, #431	; 0x1af
 80053a4:	4b16      	ldr	r3, [pc, #88]	; (8005400 <_dtoa_r+0x2f8>)
 80053a6:	e6c3      	b.n	8005130 <_dtoa_r+0x28>
 80053a8:	2301      	movs	r3, #1
 80053aa:	e7e1      	b.n	8005370 <_dtoa_r+0x268>
 80053ac:	2401      	movs	r4, #1
 80053ae:	2300      	movs	r3, #0
 80053b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80053b2:	9322      	str	r3, [sp, #136]	; 0x88
 80053b4:	f04f 33ff 	mov.w	r3, #4294967295
 80053b8:	2200      	movs	r2, #0
 80053ba:	9306      	str	r3, [sp, #24]
 80053bc:	9308      	str	r3, [sp, #32]
 80053be:	2312      	movs	r3, #18
 80053c0:	e7d1      	b.n	8005366 <_dtoa_r+0x25e>
 80053c2:	bf00      	nop
 80053c4:	f3af 8000 	nop.w
 80053c8:	636f4361 	.word	0x636f4361
 80053cc:	3fd287a7 	.word	0x3fd287a7
 80053d0:	8b60c8b3 	.word	0x8b60c8b3
 80053d4:	3fc68a28 	.word	0x3fc68a28
 80053d8:	509f79fb 	.word	0x509f79fb
 80053dc:	3fd34413 	.word	0x3fd34413
 80053e0:	08006de3 	.word	0x08006de3
 80053e4:	08006dfa 	.word	0x08006dfa
 80053e8:	7ff00000 	.word	0x7ff00000
 80053ec:	08006ddf 	.word	0x08006ddf
 80053f0:	08006dd6 	.word	0x08006dd6
 80053f4:	08006db3 	.word	0x08006db3
 80053f8:	3ff80000 	.word	0x3ff80000
 80053fc:	08006ee8 	.word	0x08006ee8
 8005400:	08006e52 	.word	0x08006e52
 8005404:	2301      	movs	r3, #1
 8005406:	930b      	str	r3, [sp, #44]	; 0x2c
 8005408:	e7d4      	b.n	80053b4 <_dtoa_r+0x2ac>
 800540a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800540c:	9306      	str	r3, [sp, #24]
 800540e:	9308      	str	r3, [sp, #32]
 8005410:	e7b7      	b.n	8005382 <_dtoa_r+0x27a>
 8005412:	3101      	adds	r1, #1
 8005414:	0052      	lsls	r2, r2, #1
 8005416:	e7b7      	b.n	8005388 <_dtoa_r+0x280>
 8005418:	69eb      	ldr	r3, [r5, #28]
 800541a:	9a03      	ldr	r2, [sp, #12]
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	9b08      	ldr	r3, [sp, #32]
 8005420:	2b0e      	cmp	r3, #14
 8005422:	f200 80a8 	bhi.w	8005576 <_dtoa_r+0x46e>
 8005426:	2c00      	cmp	r4, #0
 8005428:	f000 80a5 	beq.w	8005576 <_dtoa_r+0x46e>
 800542c:	f1bb 0f00 	cmp.w	fp, #0
 8005430:	dd34      	ble.n	800549c <_dtoa_r+0x394>
 8005432:	4b9a      	ldr	r3, [pc, #616]	; (800569c <_dtoa_r+0x594>)
 8005434:	f00b 020f 	and.w	r2, fp, #15
 8005438:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800543c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005440:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005444:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005448:	ea4f 142b 	mov.w	r4, fp, asr #4
 800544c:	d016      	beq.n	800547c <_dtoa_r+0x374>
 800544e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005452:	4b93      	ldr	r3, [pc, #588]	; (80056a0 <_dtoa_r+0x598>)
 8005454:	2703      	movs	r7, #3
 8005456:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800545a:	f7fb f967 	bl	800072c <__aeabi_ddiv>
 800545e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005462:	f004 040f 	and.w	r4, r4, #15
 8005466:	4e8e      	ldr	r6, [pc, #568]	; (80056a0 <_dtoa_r+0x598>)
 8005468:	b954      	cbnz	r4, 8005480 <_dtoa_r+0x378>
 800546a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800546e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005472:	f7fb f95b 	bl	800072c <__aeabi_ddiv>
 8005476:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800547a:	e029      	b.n	80054d0 <_dtoa_r+0x3c8>
 800547c:	2702      	movs	r7, #2
 800547e:	e7f2      	b.n	8005466 <_dtoa_r+0x35e>
 8005480:	07e1      	lsls	r1, r4, #31
 8005482:	d508      	bpl.n	8005496 <_dtoa_r+0x38e>
 8005484:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005488:	e9d6 2300 	ldrd	r2, r3, [r6]
 800548c:	f7fb f824 	bl	80004d8 <__aeabi_dmul>
 8005490:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005494:	3701      	adds	r7, #1
 8005496:	1064      	asrs	r4, r4, #1
 8005498:	3608      	adds	r6, #8
 800549a:	e7e5      	b.n	8005468 <_dtoa_r+0x360>
 800549c:	f000 80a5 	beq.w	80055ea <_dtoa_r+0x4e2>
 80054a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054a4:	f1cb 0400 	rsb	r4, fp, #0
 80054a8:	4b7c      	ldr	r3, [pc, #496]	; (800569c <_dtoa_r+0x594>)
 80054aa:	f004 020f 	and.w	r2, r4, #15
 80054ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f7fb f80f 	bl	80004d8 <__aeabi_dmul>
 80054ba:	2702      	movs	r7, #2
 80054bc:	2300      	movs	r3, #0
 80054be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054c2:	4e77      	ldr	r6, [pc, #476]	; (80056a0 <_dtoa_r+0x598>)
 80054c4:	1124      	asrs	r4, r4, #4
 80054c6:	2c00      	cmp	r4, #0
 80054c8:	f040 8084 	bne.w	80055d4 <_dtoa_r+0x4cc>
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1d2      	bne.n	8005476 <_dtoa_r+0x36e>
 80054d0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80054d4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80054d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 8087 	beq.w	80055ee <_dtoa_r+0x4e6>
 80054e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054e4:	2200      	movs	r2, #0
 80054e6:	4b6f      	ldr	r3, [pc, #444]	; (80056a4 <_dtoa_r+0x59c>)
 80054e8:	f7fb fa68 	bl	80009bc <__aeabi_dcmplt>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d07e      	beq.n	80055ee <_dtoa_r+0x4e6>
 80054f0:	9b08      	ldr	r3, [sp, #32]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d07b      	beq.n	80055ee <_dtoa_r+0x4e6>
 80054f6:	9b06      	ldr	r3, [sp, #24]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	dd38      	ble.n	800556e <_dtoa_r+0x466>
 80054fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005500:	2200      	movs	r2, #0
 8005502:	4b69      	ldr	r3, [pc, #420]	; (80056a8 <_dtoa_r+0x5a0>)
 8005504:	f7fa ffe8 	bl	80004d8 <__aeabi_dmul>
 8005508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800550c:	9c06      	ldr	r4, [sp, #24]
 800550e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8005512:	3701      	adds	r7, #1
 8005514:	4638      	mov	r0, r7
 8005516:	f7fa ff75 	bl	8000404 <__aeabi_i2d>
 800551a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800551e:	f7fa ffdb 	bl	80004d8 <__aeabi_dmul>
 8005522:	2200      	movs	r2, #0
 8005524:	4b61      	ldr	r3, [pc, #388]	; (80056ac <_dtoa_r+0x5a4>)
 8005526:	f7fa fe21 	bl	800016c <__adddf3>
 800552a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800552e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005532:	9611      	str	r6, [sp, #68]	; 0x44
 8005534:	2c00      	cmp	r4, #0
 8005536:	d15d      	bne.n	80055f4 <_dtoa_r+0x4ec>
 8005538:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800553c:	2200      	movs	r2, #0
 800553e:	4b5c      	ldr	r3, [pc, #368]	; (80056b0 <_dtoa_r+0x5a8>)
 8005540:	f7fa fe12 	bl	8000168 <__aeabi_dsub>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800554c:	4633      	mov	r3, r6
 800554e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005550:	f7fb fa52 	bl	80009f8 <__aeabi_dcmpgt>
 8005554:	2800      	cmp	r0, #0
 8005556:	f040 8295 	bne.w	8005a84 <_dtoa_r+0x97c>
 800555a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800555e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005560:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005564:	f7fb fa2a 	bl	80009bc <__aeabi_dcmplt>
 8005568:	2800      	cmp	r0, #0
 800556a:	f040 8289 	bne.w	8005a80 <_dtoa_r+0x978>
 800556e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005572:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005576:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005578:	2b00      	cmp	r3, #0
 800557a:	f2c0 8151 	blt.w	8005820 <_dtoa_r+0x718>
 800557e:	f1bb 0f0e 	cmp.w	fp, #14
 8005582:	f300 814d 	bgt.w	8005820 <_dtoa_r+0x718>
 8005586:	4b45      	ldr	r3, [pc, #276]	; (800569c <_dtoa_r+0x594>)
 8005588:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800558c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005590:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005594:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005596:	2b00      	cmp	r3, #0
 8005598:	f280 80da 	bge.w	8005750 <_dtoa_r+0x648>
 800559c:	9b08      	ldr	r3, [sp, #32]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f300 80d6 	bgt.w	8005750 <_dtoa_r+0x648>
 80055a4:	f040 826b 	bne.w	8005a7e <_dtoa_r+0x976>
 80055a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ac:	2200      	movs	r2, #0
 80055ae:	4b40      	ldr	r3, [pc, #256]	; (80056b0 <_dtoa_r+0x5a8>)
 80055b0:	f7fa ff92 	bl	80004d8 <__aeabi_dmul>
 80055b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055b8:	f7fb fa14 	bl	80009e4 <__aeabi_dcmpge>
 80055bc:	9c08      	ldr	r4, [sp, #32]
 80055be:	4626      	mov	r6, r4
 80055c0:	2800      	cmp	r0, #0
 80055c2:	f040 8241 	bne.w	8005a48 <_dtoa_r+0x940>
 80055c6:	2331      	movs	r3, #49	; 0x31
 80055c8:	9f03      	ldr	r7, [sp, #12]
 80055ca:	f10b 0b01 	add.w	fp, fp, #1
 80055ce:	f807 3b01 	strb.w	r3, [r7], #1
 80055d2:	e23d      	b.n	8005a50 <_dtoa_r+0x948>
 80055d4:	07e2      	lsls	r2, r4, #31
 80055d6:	d505      	bpl.n	80055e4 <_dtoa_r+0x4dc>
 80055d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055dc:	f7fa ff7c 	bl	80004d8 <__aeabi_dmul>
 80055e0:	2301      	movs	r3, #1
 80055e2:	3701      	adds	r7, #1
 80055e4:	1064      	asrs	r4, r4, #1
 80055e6:	3608      	adds	r6, #8
 80055e8:	e76d      	b.n	80054c6 <_dtoa_r+0x3be>
 80055ea:	2702      	movs	r7, #2
 80055ec:	e770      	b.n	80054d0 <_dtoa_r+0x3c8>
 80055ee:	46d8      	mov	r8, fp
 80055f0:	9c08      	ldr	r4, [sp, #32]
 80055f2:	e78f      	b.n	8005514 <_dtoa_r+0x40c>
 80055f4:	9903      	ldr	r1, [sp, #12]
 80055f6:	4b29      	ldr	r3, [pc, #164]	; (800569c <_dtoa_r+0x594>)
 80055f8:	4421      	add	r1, r4
 80055fa:	9112      	str	r1, [sp, #72]	; 0x48
 80055fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055fe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005602:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005606:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800560a:	2900      	cmp	r1, #0
 800560c:	d054      	beq.n	80056b8 <_dtoa_r+0x5b0>
 800560e:	2000      	movs	r0, #0
 8005610:	4928      	ldr	r1, [pc, #160]	; (80056b4 <_dtoa_r+0x5ac>)
 8005612:	f7fb f88b 	bl	800072c <__aeabi_ddiv>
 8005616:	463b      	mov	r3, r7
 8005618:	4632      	mov	r2, r6
 800561a:	f7fa fda5 	bl	8000168 <__aeabi_dsub>
 800561e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005622:	9f03      	ldr	r7, [sp, #12]
 8005624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005628:	f7fb fa06 	bl	8000a38 <__aeabi_d2iz>
 800562c:	4604      	mov	r4, r0
 800562e:	f7fa fee9 	bl	8000404 <__aeabi_i2d>
 8005632:	4602      	mov	r2, r0
 8005634:	460b      	mov	r3, r1
 8005636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800563a:	f7fa fd95 	bl	8000168 <__aeabi_dsub>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	3430      	adds	r4, #48	; 0x30
 8005644:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005648:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800564c:	f807 4b01 	strb.w	r4, [r7], #1
 8005650:	f7fb f9b4 	bl	80009bc <__aeabi_dcmplt>
 8005654:	2800      	cmp	r0, #0
 8005656:	d173      	bne.n	8005740 <_dtoa_r+0x638>
 8005658:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800565c:	2000      	movs	r0, #0
 800565e:	4911      	ldr	r1, [pc, #68]	; (80056a4 <_dtoa_r+0x59c>)
 8005660:	f7fa fd82 	bl	8000168 <__aeabi_dsub>
 8005664:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005668:	f7fb f9a8 	bl	80009bc <__aeabi_dcmplt>
 800566c:	2800      	cmp	r0, #0
 800566e:	f040 80b6 	bne.w	80057de <_dtoa_r+0x6d6>
 8005672:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005674:	429f      	cmp	r7, r3
 8005676:	f43f af7a 	beq.w	800556e <_dtoa_r+0x466>
 800567a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800567e:	2200      	movs	r2, #0
 8005680:	4b09      	ldr	r3, [pc, #36]	; (80056a8 <_dtoa_r+0x5a0>)
 8005682:	f7fa ff29 	bl	80004d8 <__aeabi_dmul>
 8005686:	2200      	movs	r2, #0
 8005688:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800568c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005690:	4b05      	ldr	r3, [pc, #20]	; (80056a8 <_dtoa_r+0x5a0>)
 8005692:	f7fa ff21 	bl	80004d8 <__aeabi_dmul>
 8005696:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800569a:	e7c3      	b.n	8005624 <_dtoa_r+0x51c>
 800569c:	08006ee8 	.word	0x08006ee8
 80056a0:	08006ec0 	.word	0x08006ec0
 80056a4:	3ff00000 	.word	0x3ff00000
 80056a8:	40240000 	.word	0x40240000
 80056ac:	401c0000 	.word	0x401c0000
 80056b0:	40140000 	.word	0x40140000
 80056b4:	3fe00000 	.word	0x3fe00000
 80056b8:	4630      	mov	r0, r6
 80056ba:	4639      	mov	r1, r7
 80056bc:	f7fa ff0c 	bl	80004d8 <__aeabi_dmul>
 80056c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80056c6:	9c03      	ldr	r4, [sp, #12]
 80056c8:	9314      	str	r3, [sp, #80]	; 0x50
 80056ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056ce:	f7fb f9b3 	bl	8000a38 <__aeabi_d2iz>
 80056d2:	9015      	str	r0, [sp, #84]	; 0x54
 80056d4:	f7fa fe96 	bl	8000404 <__aeabi_i2d>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056e0:	f7fa fd42 	bl	8000168 <__aeabi_dsub>
 80056e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056e6:	4606      	mov	r6, r0
 80056e8:	3330      	adds	r3, #48	; 0x30
 80056ea:	f804 3b01 	strb.w	r3, [r4], #1
 80056ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056f0:	460f      	mov	r7, r1
 80056f2:	429c      	cmp	r4, r3
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	d124      	bne.n	8005744 <_dtoa_r+0x63c>
 80056fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056fe:	4baf      	ldr	r3, [pc, #700]	; (80059bc <_dtoa_r+0x8b4>)
 8005700:	f7fa fd34 	bl	800016c <__adddf3>
 8005704:	4602      	mov	r2, r0
 8005706:	460b      	mov	r3, r1
 8005708:	4630      	mov	r0, r6
 800570a:	4639      	mov	r1, r7
 800570c:	f7fb f974 	bl	80009f8 <__aeabi_dcmpgt>
 8005710:	2800      	cmp	r0, #0
 8005712:	d163      	bne.n	80057dc <_dtoa_r+0x6d4>
 8005714:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005718:	2000      	movs	r0, #0
 800571a:	49a8      	ldr	r1, [pc, #672]	; (80059bc <_dtoa_r+0x8b4>)
 800571c:	f7fa fd24 	bl	8000168 <__aeabi_dsub>
 8005720:	4602      	mov	r2, r0
 8005722:	460b      	mov	r3, r1
 8005724:	4630      	mov	r0, r6
 8005726:	4639      	mov	r1, r7
 8005728:	f7fb f948 	bl	80009bc <__aeabi_dcmplt>
 800572c:	2800      	cmp	r0, #0
 800572e:	f43f af1e 	beq.w	800556e <_dtoa_r+0x466>
 8005732:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005734:	1e7b      	subs	r3, r7, #1
 8005736:	9314      	str	r3, [sp, #80]	; 0x50
 8005738:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800573c:	2b30      	cmp	r3, #48	; 0x30
 800573e:	d0f8      	beq.n	8005732 <_dtoa_r+0x62a>
 8005740:	46c3      	mov	fp, r8
 8005742:	e03b      	b.n	80057bc <_dtoa_r+0x6b4>
 8005744:	4b9e      	ldr	r3, [pc, #632]	; (80059c0 <_dtoa_r+0x8b8>)
 8005746:	f7fa fec7 	bl	80004d8 <__aeabi_dmul>
 800574a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800574e:	e7bc      	b.n	80056ca <_dtoa_r+0x5c2>
 8005750:	9f03      	ldr	r7, [sp, #12]
 8005752:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005756:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800575a:	4640      	mov	r0, r8
 800575c:	4649      	mov	r1, r9
 800575e:	f7fa ffe5 	bl	800072c <__aeabi_ddiv>
 8005762:	f7fb f969 	bl	8000a38 <__aeabi_d2iz>
 8005766:	4604      	mov	r4, r0
 8005768:	f7fa fe4c 	bl	8000404 <__aeabi_i2d>
 800576c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005770:	f7fa feb2 	bl	80004d8 <__aeabi_dmul>
 8005774:	4602      	mov	r2, r0
 8005776:	460b      	mov	r3, r1
 8005778:	4640      	mov	r0, r8
 800577a:	4649      	mov	r1, r9
 800577c:	f7fa fcf4 	bl	8000168 <__aeabi_dsub>
 8005780:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005784:	f807 6b01 	strb.w	r6, [r7], #1
 8005788:	9e03      	ldr	r6, [sp, #12]
 800578a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800578e:	1bbe      	subs	r6, r7, r6
 8005790:	45b4      	cmp	ip, r6
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	d136      	bne.n	8005806 <_dtoa_r+0x6fe>
 8005798:	f7fa fce8 	bl	800016c <__adddf3>
 800579c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057a0:	4680      	mov	r8, r0
 80057a2:	4689      	mov	r9, r1
 80057a4:	f7fb f928 	bl	80009f8 <__aeabi_dcmpgt>
 80057a8:	bb58      	cbnz	r0, 8005802 <_dtoa_r+0x6fa>
 80057aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057ae:	4640      	mov	r0, r8
 80057b0:	4649      	mov	r1, r9
 80057b2:	f7fb f8f9 	bl	80009a8 <__aeabi_dcmpeq>
 80057b6:	b108      	cbz	r0, 80057bc <_dtoa_r+0x6b4>
 80057b8:	07e3      	lsls	r3, r4, #31
 80057ba:	d422      	bmi.n	8005802 <_dtoa_r+0x6fa>
 80057bc:	4651      	mov	r1, sl
 80057be:	4628      	mov	r0, r5
 80057c0:	f000 fbc2 	bl	8005f48 <_Bfree>
 80057c4:	2300      	movs	r3, #0
 80057c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057c8:	703b      	strb	r3, [r7, #0]
 80057ca:	f10b 0301 	add.w	r3, fp, #1
 80057ce:	6013      	str	r3, [r2, #0]
 80057d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f43f ace6 	beq.w	80051a4 <_dtoa_r+0x9c>
 80057d8:	601f      	str	r7, [r3, #0]
 80057da:	e4e3      	b.n	80051a4 <_dtoa_r+0x9c>
 80057dc:	4627      	mov	r7, r4
 80057de:	463b      	mov	r3, r7
 80057e0:	461f      	mov	r7, r3
 80057e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057e6:	2a39      	cmp	r2, #57	; 0x39
 80057e8:	d107      	bne.n	80057fa <_dtoa_r+0x6f2>
 80057ea:	9a03      	ldr	r2, [sp, #12]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d1f7      	bne.n	80057e0 <_dtoa_r+0x6d8>
 80057f0:	2230      	movs	r2, #48	; 0x30
 80057f2:	9903      	ldr	r1, [sp, #12]
 80057f4:	f108 0801 	add.w	r8, r8, #1
 80057f8:	700a      	strb	r2, [r1, #0]
 80057fa:	781a      	ldrb	r2, [r3, #0]
 80057fc:	3201      	adds	r2, #1
 80057fe:	701a      	strb	r2, [r3, #0]
 8005800:	e79e      	b.n	8005740 <_dtoa_r+0x638>
 8005802:	46d8      	mov	r8, fp
 8005804:	e7eb      	b.n	80057de <_dtoa_r+0x6d6>
 8005806:	2200      	movs	r2, #0
 8005808:	4b6d      	ldr	r3, [pc, #436]	; (80059c0 <_dtoa_r+0x8b8>)
 800580a:	f7fa fe65 	bl	80004d8 <__aeabi_dmul>
 800580e:	2200      	movs	r2, #0
 8005810:	2300      	movs	r3, #0
 8005812:	4680      	mov	r8, r0
 8005814:	4689      	mov	r9, r1
 8005816:	f7fb f8c7 	bl	80009a8 <__aeabi_dcmpeq>
 800581a:	2800      	cmp	r0, #0
 800581c:	d09b      	beq.n	8005756 <_dtoa_r+0x64e>
 800581e:	e7cd      	b.n	80057bc <_dtoa_r+0x6b4>
 8005820:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005822:	2a00      	cmp	r2, #0
 8005824:	f000 80c4 	beq.w	80059b0 <_dtoa_r+0x8a8>
 8005828:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800582a:	2a01      	cmp	r2, #1
 800582c:	f300 80a8 	bgt.w	8005980 <_dtoa_r+0x878>
 8005830:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005832:	2a00      	cmp	r2, #0
 8005834:	f000 80a0 	beq.w	8005978 <_dtoa_r+0x870>
 8005838:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800583c:	464f      	mov	r7, r9
 800583e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005840:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005842:	2101      	movs	r1, #1
 8005844:	441a      	add	r2, r3
 8005846:	4628      	mov	r0, r5
 8005848:	4499      	add	r9, r3
 800584a:	9209      	str	r2, [sp, #36]	; 0x24
 800584c:	f000 fc32 	bl	80060b4 <__i2b>
 8005850:	4606      	mov	r6, r0
 8005852:	b15f      	cbz	r7, 800586c <_dtoa_r+0x764>
 8005854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005856:	2b00      	cmp	r3, #0
 8005858:	dd08      	ble.n	800586c <_dtoa_r+0x764>
 800585a:	42bb      	cmp	r3, r7
 800585c:	bfa8      	it	ge
 800585e:	463b      	movge	r3, r7
 8005860:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005862:	eba9 0903 	sub.w	r9, r9, r3
 8005866:	1aff      	subs	r7, r7, r3
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	9309      	str	r3, [sp, #36]	; 0x24
 800586c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800586e:	b1f3      	cbz	r3, 80058ae <_dtoa_r+0x7a6>
 8005870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005872:	2b00      	cmp	r3, #0
 8005874:	f000 80a0 	beq.w	80059b8 <_dtoa_r+0x8b0>
 8005878:	2c00      	cmp	r4, #0
 800587a:	dd10      	ble.n	800589e <_dtoa_r+0x796>
 800587c:	4631      	mov	r1, r6
 800587e:	4622      	mov	r2, r4
 8005880:	4628      	mov	r0, r5
 8005882:	f000 fcd5 	bl	8006230 <__pow5mult>
 8005886:	4652      	mov	r2, sl
 8005888:	4601      	mov	r1, r0
 800588a:	4606      	mov	r6, r0
 800588c:	4628      	mov	r0, r5
 800588e:	f000 fc27 	bl	80060e0 <__multiply>
 8005892:	4680      	mov	r8, r0
 8005894:	4651      	mov	r1, sl
 8005896:	4628      	mov	r0, r5
 8005898:	f000 fb56 	bl	8005f48 <_Bfree>
 800589c:	46c2      	mov	sl, r8
 800589e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058a0:	1b1a      	subs	r2, r3, r4
 80058a2:	d004      	beq.n	80058ae <_dtoa_r+0x7a6>
 80058a4:	4651      	mov	r1, sl
 80058a6:	4628      	mov	r0, r5
 80058a8:	f000 fcc2 	bl	8006230 <__pow5mult>
 80058ac:	4682      	mov	sl, r0
 80058ae:	2101      	movs	r1, #1
 80058b0:	4628      	mov	r0, r5
 80058b2:	f000 fbff 	bl	80060b4 <__i2b>
 80058b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058b8:	4604      	mov	r4, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f340 8082 	ble.w	80059c4 <_dtoa_r+0x8bc>
 80058c0:	461a      	mov	r2, r3
 80058c2:	4601      	mov	r1, r0
 80058c4:	4628      	mov	r0, r5
 80058c6:	f000 fcb3 	bl	8006230 <__pow5mult>
 80058ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058cc:	4604      	mov	r4, r0
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	dd7b      	ble.n	80059ca <_dtoa_r+0x8c2>
 80058d2:	f04f 0800 	mov.w	r8, #0
 80058d6:	6923      	ldr	r3, [r4, #16]
 80058d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80058dc:	6918      	ldr	r0, [r3, #16]
 80058de:	f000 fb9b 	bl	8006018 <__hi0bits>
 80058e2:	f1c0 0020 	rsb	r0, r0, #32
 80058e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e8:	4418      	add	r0, r3
 80058ea:	f010 001f 	ands.w	r0, r0, #31
 80058ee:	f000 8092 	beq.w	8005a16 <_dtoa_r+0x90e>
 80058f2:	f1c0 0320 	rsb	r3, r0, #32
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	f340 8085 	ble.w	8005a06 <_dtoa_r+0x8fe>
 80058fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058fe:	f1c0 001c 	rsb	r0, r0, #28
 8005902:	4403      	add	r3, r0
 8005904:	4481      	add	r9, r0
 8005906:	4407      	add	r7, r0
 8005908:	9309      	str	r3, [sp, #36]	; 0x24
 800590a:	f1b9 0f00 	cmp.w	r9, #0
 800590e:	dd05      	ble.n	800591c <_dtoa_r+0x814>
 8005910:	4651      	mov	r1, sl
 8005912:	464a      	mov	r2, r9
 8005914:	4628      	mov	r0, r5
 8005916:	f000 fce5 	bl	80062e4 <__lshift>
 800591a:	4682      	mov	sl, r0
 800591c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800591e:	2b00      	cmp	r3, #0
 8005920:	dd05      	ble.n	800592e <_dtoa_r+0x826>
 8005922:	4621      	mov	r1, r4
 8005924:	461a      	mov	r2, r3
 8005926:	4628      	mov	r0, r5
 8005928:	f000 fcdc 	bl	80062e4 <__lshift>
 800592c:	4604      	mov	r4, r0
 800592e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005930:	2b00      	cmp	r3, #0
 8005932:	d072      	beq.n	8005a1a <_dtoa_r+0x912>
 8005934:	4621      	mov	r1, r4
 8005936:	4650      	mov	r0, sl
 8005938:	f000 fd40 	bl	80063bc <__mcmp>
 800593c:	2800      	cmp	r0, #0
 800593e:	da6c      	bge.n	8005a1a <_dtoa_r+0x912>
 8005940:	2300      	movs	r3, #0
 8005942:	4651      	mov	r1, sl
 8005944:	220a      	movs	r2, #10
 8005946:	4628      	mov	r0, r5
 8005948:	f000 fb20 	bl	8005f8c <__multadd>
 800594c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800594e:	4682      	mov	sl, r0
 8005950:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 81ac 	beq.w	8005cb2 <_dtoa_r+0xbaa>
 800595a:	2300      	movs	r3, #0
 800595c:	4631      	mov	r1, r6
 800595e:	220a      	movs	r2, #10
 8005960:	4628      	mov	r0, r5
 8005962:	f000 fb13 	bl	8005f8c <__multadd>
 8005966:	9b06      	ldr	r3, [sp, #24]
 8005968:	4606      	mov	r6, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	f300 8093 	bgt.w	8005a96 <_dtoa_r+0x98e>
 8005970:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005972:	2b02      	cmp	r3, #2
 8005974:	dc59      	bgt.n	8005a2a <_dtoa_r+0x922>
 8005976:	e08e      	b.n	8005a96 <_dtoa_r+0x98e>
 8005978:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800597a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800597e:	e75d      	b.n	800583c <_dtoa_r+0x734>
 8005980:	9b08      	ldr	r3, [sp, #32]
 8005982:	1e5c      	subs	r4, r3, #1
 8005984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005986:	42a3      	cmp	r3, r4
 8005988:	bfbf      	itttt	lt
 800598a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800598c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800598e:	1ae3      	sublt	r3, r4, r3
 8005990:	18d2      	addlt	r2, r2, r3
 8005992:	bfa8      	it	ge
 8005994:	1b1c      	subge	r4, r3, r4
 8005996:	9b08      	ldr	r3, [sp, #32]
 8005998:	bfbe      	ittt	lt
 800599a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800599c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800599e:	2400      	movlt	r4, #0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bfb5      	itete	lt
 80059a4:	eba9 0703 	sublt.w	r7, r9, r3
 80059a8:	464f      	movge	r7, r9
 80059aa:	2300      	movlt	r3, #0
 80059ac:	9b08      	ldrge	r3, [sp, #32]
 80059ae:	e747      	b.n	8005840 <_dtoa_r+0x738>
 80059b0:	464f      	mov	r7, r9
 80059b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80059b4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80059b6:	e74c      	b.n	8005852 <_dtoa_r+0x74a>
 80059b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ba:	e773      	b.n	80058a4 <_dtoa_r+0x79c>
 80059bc:	3fe00000 	.word	0x3fe00000
 80059c0:	40240000 	.word	0x40240000
 80059c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	dc18      	bgt.n	80059fc <_dtoa_r+0x8f4>
 80059ca:	9b04      	ldr	r3, [sp, #16]
 80059cc:	b9b3      	cbnz	r3, 80059fc <_dtoa_r+0x8f4>
 80059ce:	9b05      	ldr	r3, [sp, #20]
 80059d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059d4:	b993      	cbnz	r3, 80059fc <_dtoa_r+0x8f4>
 80059d6:	9b05      	ldr	r3, [sp, #20]
 80059d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059dc:	0d1b      	lsrs	r3, r3, #20
 80059de:	051b      	lsls	r3, r3, #20
 80059e0:	b17b      	cbz	r3, 8005a02 <_dtoa_r+0x8fa>
 80059e2:	f04f 0801 	mov.w	r8, #1
 80059e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059e8:	f109 0901 	add.w	r9, r9, #1
 80059ec:	3301      	adds	r3, #1
 80059ee:	9309      	str	r3, [sp, #36]	; 0x24
 80059f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f47f af6f 	bne.w	80058d6 <_dtoa_r+0x7ce>
 80059f8:	2001      	movs	r0, #1
 80059fa:	e774      	b.n	80058e6 <_dtoa_r+0x7de>
 80059fc:	f04f 0800 	mov.w	r8, #0
 8005a00:	e7f6      	b.n	80059f0 <_dtoa_r+0x8e8>
 8005a02:	4698      	mov	r8, r3
 8005a04:	e7f4      	b.n	80059f0 <_dtoa_r+0x8e8>
 8005a06:	d080      	beq.n	800590a <_dtoa_r+0x802>
 8005a08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a0a:	331c      	adds	r3, #28
 8005a0c:	441a      	add	r2, r3
 8005a0e:	4499      	add	r9, r3
 8005a10:	441f      	add	r7, r3
 8005a12:	9209      	str	r2, [sp, #36]	; 0x24
 8005a14:	e779      	b.n	800590a <_dtoa_r+0x802>
 8005a16:	4603      	mov	r3, r0
 8005a18:	e7f6      	b.n	8005a08 <_dtoa_r+0x900>
 8005a1a:	9b08      	ldr	r3, [sp, #32]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	dc34      	bgt.n	8005a8a <_dtoa_r+0x982>
 8005a20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	dd31      	ble.n	8005a8a <_dtoa_r+0x982>
 8005a26:	9b08      	ldr	r3, [sp, #32]
 8005a28:	9306      	str	r3, [sp, #24]
 8005a2a:	9b06      	ldr	r3, [sp, #24]
 8005a2c:	b963      	cbnz	r3, 8005a48 <_dtoa_r+0x940>
 8005a2e:	4621      	mov	r1, r4
 8005a30:	2205      	movs	r2, #5
 8005a32:	4628      	mov	r0, r5
 8005a34:	f000 faaa 	bl	8005f8c <__multadd>
 8005a38:	4601      	mov	r1, r0
 8005a3a:	4604      	mov	r4, r0
 8005a3c:	4650      	mov	r0, sl
 8005a3e:	f000 fcbd 	bl	80063bc <__mcmp>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	f73f adbf 	bgt.w	80055c6 <_dtoa_r+0x4be>
 8005a48:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a4a:	9f03      	ldr	r7, [sp, #12]
 8005a4c:	ea6f 0b03 	mvn.w	fp, r3
 8005a50:	f04f 0800 	mov.w	r8, #0
 8005a54:	4621      	mov	r1, r4
 8005a56:	4628      	mov	r0, r5
 8005a58:	f000 fa76 	bl	8005f48 <_Bfree>
 8005a5c:	2e00      	cmp	r6, #0
 8005a5e:	f43f aead 	beq.w	80057bc <_dtoa_r+0x6b4>
 8005a62:	f1b8 0f00 	cmp.w	r8, #0
 8005a66:	d005      	beq.n	8005a74 <_dtoa_r+0x96c>
 8005a68:	45b0      	cmp	r8, r6
 8005a6a:	d003      	beq.n	8005a74 <_dtoa_r+0x96c>
 8005a6c:	4641      	mov	r1, r8
 8005a6e:	4628      	mov	r0, r5
 8005a70:	f000 fa6a 	bl	8005f48 <_Bfree>
 8005a74:	4631      	mov	r1, r6
 8005a76:	4628      	mov	r0, r5
 8005a78:	f000 fa66 	bl	8005f48 <_Bfree>
 8005a7c:	e69e      	b.n	80057bc <_dtoa_r+0x6b4>
 8005a7e:	2400      	movs	r4, #0
 8005a80:	4626      	mov	r6, r4
 8005a82:	e7e1      	b.n	8005a48 <_dtoa_r+0x940>
 8005a84:	46c3      	mov	fp, r8
 8005a86:	4626      	mov	r6, r4
 8005a88:	e59d      	b.n	80055c6 <_dtoa_r+0x4be>
 8005a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 80c8 	beq.w	8005c22 <_dtoa_r+0xb1a>
 8005a92:	9b08      	ldr	r3, [sp, #32]
 8005a94:	9306      	str	r3, [sp, #24]
 8005a96:	2f00      	cmp	r7, #0
 8005a98:	dd05      	ble.n	8005aa6 <_dtoa_r+0x99e>
 8005a9a:	4631      	mov	r1, r6
 8005a9c:	463a      	mov	r2, r7
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	f000 fc20 	bl	80062e4 <__lshift>
 8005aa4:	4606      	mov	r6, r0
 8005aa6:	f1b8 0f00 	cmp.w	r8, #0
 8005aaa:	d05b      	beq.n	8005b64 <_dtoa_r+0xa5c>
 8005aac:	4628      	mov	r0, r5
 8005aae:	6871      	ldr	r1, [r6, #4]
 8005ab0:	f000 fa0a 	bl	8005ec8 <_Balloc>
 8005ab4:	4607      	mov	r7, r0
 8005ab6:	b928      	cbnz	r0, 8005ac4 <_dtoa_r+0x9bc>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005abe:	4b81      	ldr	r3, [pc, #516]	; (8005cc4 <_dtoa_r+0xbbc>)
 8005ac0:	f7ff bb36 	b.w	8005130 <_dtoa_r+0x28>
 8005ac4:	6932      	ldr	r2, [r6, #16]
 8005ac6:	f106 010c 	add.w	r1, r6, #12
 8005aca:	3202      	adds	r2, #2
 8005acc:	0092      	lsls	r2, r2, #2
 8005ace:	300c      	adds	r0, #12
 8005ad0:	f000 fe2c 	bl	800672c <memcpy>
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	4639      	mov	r1, r7
 8005ad8:	4628      	mov	r0, r5
 8005ada:	f000 fc03 	bl	80062e4 <__lshift>
 8005ade:	46b0      	mov	r8, r6
 8005ae0:	4606      	mov	r6, r0
 8005ae2:	9b03      	ldr	r3, [sp, #12]
 8005ae4:	9a03      	ldr	r2, [sp, #12]
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	9308      	str	r3, [sp, #32]
 8005aea:	9b06      	ldr	r3, [sp, #24]
 8005aec:	4413      	add	r3, r2
 8005aee:	930b      	str	r3, [sp, #44]	; 0x2c
 8005af0:	9b04      	ldr	r3, [sp, #16]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	930a      	str	r3, [sp, #40]	; 0x28
 8005af8:	9b08      	ldr	r3, [sp, #32]
 8005afa:	4621      	mov	r1, r4
 8005afc:	3b01      	subs	r3, #1
 8005afe:	4650      	mov	r0, sl
 8005b00:	9304      	str	r3, [sp, #16]
 8005b02:	f7ff fa76 	bl	8004ff2 <quorem>
 8005b06:	4641      	mov	r1, r8
 8005b08:	9006      	str	r0, [sp, #24]
 8005b0a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005b0e:	4650      	mov	r0, sl
 8005b10:	f000 fc54 	bl	80063bc <__mcmp>
 8005b14:	4632      	mov	r2, r6
 8005b16:	9009      	str	r0, [sp, #36]	; 0x24
 8005b18:	4621      	mov	r1, r4
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	f000 fc6a 	bl	80063f4 <__mdiff>
 8005b20:	68c2      	ldr	r2, [r0, #12]
 8005b22:	4607      	mov	r7, r0
 8005b24:	bb02      	cbnz	r2, 8005b68 <_dtoa_r+0xa60>
 8005b26:	4601      	mov	r1, r0
 8005b28:	4650      	mov	r0, sl
 8005b2a:	f000 fc47 	bl	80063bc <__mcmp>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	4639      	mov	r1, r7
 8005b32:	4628      	mov	r0, r5
 8005b34:	920c      	str	r2, [sp, #48]	; 0x30
 8005b36:	f000 fa07 	bl	8005f48 <_Bfree>
 8005b3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b3e:	9f08      	ldr	r7, [sp, #32]
 8005b40:	ea43 0102 	orr.w	r1, r3, r2
 8005b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b46:	4319      	orrs	r1, r3
 8005b48:	d110      	bne.n	8005b6c <_dtoa_r+0xa64>
 8005b4a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b4e:	d029      	beq.n	8005ba4 <_dtoa_r+0xa9c>
 8005b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	dd02      	ble.n	8005b5c <_dtoa_r+0xa54>
 8005b56:	9b06      	ldr	r3, [sp, #24]
 8005b58:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005b5c:	9b04      	ldr	r3, [sp, #16]
 8005b5e:	f883 9000 	strb.w	r9, [r3]
 8005b62:	e777      	b.n	8005a54 <_dtoa_r+0x94c>
 8005b64:	4630      	mov	r0, r6
 8005b66:	e7ba      	b.n	8005ade <_dtoa_r+0x9d6>
 8005b68:	2201      	movs	r2, #1
 8005b6a:	e7e1      	b.n	8005b30 <_dtoa_r+0xa28>
 8005b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	db04      	blt.n	8005b7c <_dtoa_r+0xa74>
 8005b72:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005b74:	430b      	orrs	r3, r1
 8005b76:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	d120      	bne.n	8005bbe <_dtoa_r+0xab6>
 8005b7c:	2a00      	cmp	r2, #0
 8005b7e:	dded      	ble.n	8005b5c <_dtoa_r+0xa54>
 8005b80:	4651      	mov	r1, sl
 8005b82:	2201      	movs	r2, #1
 8005b84:	4628      	mov	r0, r5
 8005b86:	f000 fbad 	bl	80062e4 <__lshift>
 8005b8a:	4621      	mov	r1, r4
 8005b8c:	4682      	mov	sl, r0
 8005b8e:	f000 fc15 	bl	80063bc <__mcmp>
 8005b92:	2800      	cmp	r0, #0
 8005b94:	dc03      	bgt.n	8005b9e <_dtoa_r+0xa96>
 8005b96:	d1e1      	bne.n	8005b5c <_dtoa_r+0xa54>
 8005b98:	f019 0f01 	tst.w	r9, #1
 8005b9c:	d0de      	beq.n	8005b5c <_dtoa_r+0xa54>
 8005b9e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005ba2:	d1d8      	bne.n	8005b56 <_dtoa_r+0xa4e>
 8005ba4:	2339      	movs	r3, #57	; 0x39
 8005ba6:	9a04      	ldr	r2, [sp, #16]
 8005ba8:	7013      	strb	r3, [r2, #0]
 8005baa:	463b      	mov	r3, r7
 8005bac:	461f      	mov	r7, r3
 8005bae:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	2a39      	cmp	r2, #57	; 0x39
 8005bb6:	d06b      	beq.n	8005c90 <_dtoa_r+0xb88>
 8005bb8:	3201      	adds	r2, #1
 8005bba:	701a      	strb	r2, [r3, #0]
 8005bbc:	e74a      	b.n	8005a54 <_dtoa_r+0x94c>
 8005bbe:	2a00      	cmp	r2, #0
 8005bc0:	dd07      	ble.n	8005bd2 <_dtoa_r+0xaca>
 8005bc2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005bc6:	d0ed      	beq.n	8005ba4 <_dtoa_r+0xa9c>
 8005bc8:	9a04      	ldr	r2, [sp, #16]
 8005bca:	f109 0301 	add.w	r3, r9, #1
 8005bce:	7013      	strb	r3, [r2, #0]
 8005bd0:	e740      	b.n	8005a54 <_dtoa_r+0x94c>
 8005bd2:	9b08      	ldr	r3, [sp, #32]
 8005bd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bd6:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d042      	beq.n	8005c64 <_dtoa_r+0xb5c>
 8005bde:	4651      	mov	r1, sl
 8005be0:	2300      	movs	r3, #0
 8005be2:	220a      	movs	r2, #10
 8005be4:	4628      	mov	r0, r5
 8005be6:	f000 f9d1 	bl	8005f8c <__multadd>
 8005bea:	45b0      	cmp	r8, r6
 8005bec:	4682      	mov	sl, r0
 8005bee:	f04f 0300 	mov.w	r3, #0
 8005bf2:	f04f 020a 	mov.w	r2, #10
 8005bf6:	4641      	mov	r1, r8
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	d107      	bne.n	8005c0c <_dtoa_r+0xb04>
 8005bfc:	f000 f9c6 	bl	8005f8c <__multadd>
 8005c00:	4680      	mov	r8, r0
 8005c02:	4606      	mov	r6, r0
 8005c04:	9b08      	ldr	r3, [sp, #32]
 8005c06:	3301      	adds	r3, #1
 8005c08:	9308      	str	r3, [sp, #32]
 8005c0a:	e775      	b.n	8005af8 <_dtoa_r+0x9f0>
 8005c0c:	f000 f9be 	bl	8005f8c <__multadd>
 8005c10:	4631      	mov	r1, r6
 8005c12:	4680      	mov	r8, r0
 8005c14:	2300      	movs	r3, #0
 8005c16:	220a      	movs	r2, #10
 8005c18:	4628      	mov	r0, r5
 8005c1a:	f000 f9b7 	bl	8005f8c <__multadd>
 8005c1e:	4606      	mov	r6, r0
 8005c20:	e7f0      	b.n	8005c04 <_dtoa_r+0xafc>
 8005c22:	9b08      	ldr	r3, [sp, #32]
 8005c24:	9306      	str	r3, [sp, #24]
 8005c26:	9f03      	ldr	r7, [sp, #12]
 8005c28:	4621      	mov	r1, r4
 8005c2a:	4650      	mov	r0, sl
 8005c2c:	f7ff f9e1 	bl	8004ff2 <quorem>
 8005c30:	9b03      	ldr	r3, [sp, #12]
 8005c32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005c36:	f807 9b01 	strb.w	r9, [r7], #1
 8005c3a:	1afa      	subs	r2, r7, r3
 8005c3c:	9b06      	ldr	r3, [sp, #24]
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	dd07      	ble.n	8005c52 <_dtoa_r+0xb4a>
 8005c42:	4651      	mov	r1, sl
 8005c44:	2300      	movs	r3, #0
 8005c46:	220a      	movs	r2, #10
 8005c48:	4628      	mov	r0, r5
 8005c4a:	f000 f99f 	bl	8005f8c <__multadd>
 8005c4e:	4682      	mov	sl, r0
 8005c50:	e7ea      	b.n	8005c28 <_dtoa_r+0xb20>
 8005c52:	9b06      	ldr	r3, [sp, #24]
 8005c54:	f04f 0800 	mov.w	r8, #0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bfcc      	ite	gt
 8005c5c:	461f      	movgt	r7, r3
 8005c5e:	2701      	movle	r7, #1
 8005c60:	9b03      	ldr	r3, [sp, #12]
 8005c62:	441f      	add	r7, r3
 8005c64:	4651      	mov	r1, sl
 8005c66:	2201      	movs	r2, #1
 8005c68:	4628      	mov	r0, r5
 8005c6a:	f000 fb3b 	bl	80062e4 <__lshift>
 8005c6e:	4621      	mov	r1, r4
 8005c70:	4682      	mov	sl, r0
 8005c72:	f000 fba3 	bl	80063bc <__mcmp>
 8005c76:	2800      	cmp	r0, #0
 8005c78:	dc97      	bgt.n	8005baa <_dtoa_r+0xaa2>
 8005c7a:	d102      	bne.n	8005c82 <_dtoa_r+0xb7a>
 8005c7c:	f019 0f01 	tst.w	r9, #1
 8005c80:	d193      	bne.n	8005baa <_dtoa_r+0xaa2>
 8005c82:	463b      	mov	r3, r7
 8005c84:	461f      	mov	r7, r3
 8005c86:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c8a:	2a30      	cmp	r2, #48	; 0x30
 8005c8c:	d0fa      	beq.n	8005c84 <_dtoa_r+0xb7c>
 8005c8e:	e6e1      	b.n	8005a54 <_dtoa_r+0x94c>
 8005c90:	9a03      	ldr	r2, [sp, #12]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d18a      	bne.n	8005bac <_dtoa_r+0xaa4>
 8005c96:	2331      	movs	r3, #49	; 0x31
 8005c98:	f10b 0b01 	add.w	fp, fp, #1
 8005c9c:	e797      	b.n	8005bce <_dtoa_r+0xac6>
 8005c9e:	4b0a      	ldr	r3, [pc, #40]	; (8005cc8 <_dtoa_r+0xbc0>)
 8005ca0:	f7ff ba9f 	b.w	80051e2 <_dtoa_r+0xda>
 8005ca4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f47f aa77 	bne.w	800519a <_dtoa_r+0x92>
 8005cac:	4b07      	ldr	r3, [pc, #28]	; (8005ccc <_dtoa_r+0xbc4>)
 8005cae:	f7ff ba98 	b.w	80051e2 <_dtoa_r+0xda>
 8005cb2:	9b06      	ldr	r3, [sp, #24]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	dcb6      	bgt.n	8005c26 <_dtoa_r+0xb1e>
 8005cb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	f73f aeb5 	bgt.w	8005a2a <_dtoa_r+0x922>
 8005cc0:	e7b1      	b.n	8005c26 <_dtoa_r+0xb1e>
 8005cc2:	bf00      	nop
 8005cc4:	08006e52 	.word	0x08006e52
 8005cc8:	08006db2 	.word	0x08006db2
 8005ccc:	08006dd6 	.word	0x08006dd6

08005cd0 <_free_r>:
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	4605      	mov	r5, r0
 8005cd4:	2900      	cmp	r1, #0
 8005cd6:	d040      	beq.n	8005d5a <_free_r+0x8a>
 8005cd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cdc:	1f0c      	subs	r4, r1, #4
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	bfb8      	it	lt
 8005ce2:	18e4      	addlt	r4, r4, r3
 8005ce4:	f000 f8e4 	bl	8005eb0 <__malloc_lock>
 8005ce8:	4a1c      	ldr	r2, [pc, #112]	; (8005d5c <_free_r+0x8c>)
 8005cea:	6813      	ldr	r3, [r2, #0]
 8005cec:	b933      	cbnz	r3, 8005cfc <_free_r+0x2c>
 8005cee:	6063      	str	r3, [r4, #4]
 8005cf0:	6014      	str	r4, [r2, #0]
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cf8:	f000 b8e0 	b.w	8005ebc <__malloc_unlock>
 8005cfc:	42a3      	cmp	r3, r4
 8005cfe:	d908      	bls.n	8005d12 <_free_r+0x42>
 8005d00:	6820      	ldr	r0, [r4, #0]
 8005d02:	1821      	adds	r1, r4, r0
 8005d04:	428b      	cmp	r3, r1
 8005d06:	bf01      	itttt	eq
 8005d08:	6819      	ldreq	r1, [r3, #0]
 8005d0a:	685b      	ldreq	r3, [r3, #4]
 8005d0c:	1809      	addeq	r1, r1, r0
 8005d0e:	6021      	streq	r1, [r4, #0]
 8005d10:	e7ed      	b.n	8005cee <_free_r+0x1e>
 8005d12:	461a      	mov	r2, r3
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	b10b      	cbz	r3, 8005d1c <_free_r+0x4c>
 8005d18:	42a3      	cmp	r3, r4
 8005d1a:	d9fa      	bls.n	8005d12 <_free_r+0x42>
 8005d1c:	6811      	ldr	r1, [r2, #0]
 8005d1e:	1850      	adds	r0, r2, r1
 8005d20:	42a0      	cmp	r0, r4
 8005d22:	d10b      	bne.n	8005d3c <_free_r+0x6c>
 8005d24:	6820      	ldr	r0, [r4, #0]
 8005d26:	4401      	add	r1, r0
 8005d28:	1850      	adds	r0, r2, r1
 8005d2a:	4283      	cmp	r3, r0
 8005d2c:	6011      	str	r1, [r2, #0]
 8005d2e:	d1e0      	bne.n	8005cf2 <_free_r+0x22>
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	4408      	add	r0, r1
 8005d36:	6010      	str	r0, [r2, #0]
 8005d38:	6053      	str	r3, [r2, #4]
 8005d3a:	e7da      	b.n	8005cf2 <_free_r+0x22>
 8005d3c:	d902      	bls.n	8005d44 <_free_r+0x74>
 8005d3e:	230c      	movs	r3, #12
 8005d40:	602b      	str	r3, [r5, #0]
 8005d42:	e7d6      	b.n	8005cf2 <_free_r+0x22>
 8005d44:	6820      	ldr	r0, [r4, #0]
 8005d46:	1821      	adds	r1, r4, r0
 8005d48:	428b      	cmp	r3, r1
 8005d4a:	bf01      	itttt	eq
 8005d4c:	6819      	ldreq	r1, [r3, #0]
 8005d4e:	685b      	ldreq	r3, [r3, #4]
 8005d50:	1809      	addeq	r1, r1, r0
 8005d52:	6021      	streq	r1, [r4, #0]
 8005d54:	6063      	str	r3, [r4, #4]
 8005d56:	6054      	str	r4, [r2, #4]
 8005d58:	e7cb      	b.n	8005cf2 <_free_r+0x22>
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
 8005d5c:	2000082c 	.word	0x2000082c

08005d60 <malloc>:
 8005d60:	4b02      	ldr	r3, [pc, #8]	; (8005d6c <malloc+0xc>)
 8005d62:	4601      	mov	r1, r0
 8005d64:	6818      	ldr	r0, [r3, #0]
 8005d66:	f000 b823 	b.w	8005db0 <_malloc_r>
 8005d6a:	bf00      	nop
 8005d6c:	200000e4 	.word	0x200000e4

08005d70 <sbrk_aligned>:
 8005d70:	b570      	push	{r4, r5, r6, lr}
 8005d72:	4e0e      	ldr	r6, [pc, #56]	; (8005dac <sbrk_aligned+0x3c>)
 8005d74:	460c      	mov	r4, r1
 8005d76:	6831      	ldr	r1, [r6, #0]
 8005d78:	4605      	mov	r5, r0
 8005d7a:	b911      	cbnz	r1, 8005d82 <sbrk_aligned+0x12>
 8005d7c:	f000 fcc6 	bl	800670c <_sbrk_r>
 8005d80:	6030      	str	r0, [r6, #0]
 8005d82:	4621      	mov	r1, r4
 8005d84:	4628      	mov	r0, r5
 8005d86:	f000 fcc1 	bl	800670c <_sbrk_r>
 8005d8a:	1c43      	adds	r3, r0, #1
 8005d8c:	d00a      	beq.n	8005da4 <sbrk_aligned+0x34>
 8005d8e:	1cc4      	adds	r4, r0, #3
 8005d90:	f024 0403 	bic.w	r4, r4, #3
 8005d94:	42a0      	cmp	r0, r4
 8005d96:	d007      	beq.n	8005da8 <sbrk_aligned+0x38>
 8005d98:	1a21      	subs	r1, r4, r0
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f000 fcb6 	bl	800670c <_sbrk_r>
 8005da0:	3001      	adds	r0, #1
 8005da2:	d101      	bne.n	8005da8 <sbrk_aligned+0x38>
 8005da4:	f04f 34ff 	mov.w	r4, #4294967295
 8005da8:	4620      	mov	r0, r4
 8005daa:	bd70      	pop	{r4, r5, r6, pc}
 8005dac:	20000830 	.word	0x20000830

08005db0 <_malloc_r>:
 8005db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005db4:	1ccd      	adds	r5, r1, #3
 8005db6:	f025 0503 	bic.w	r5, r5, #3
 8005dba:	3508      	adds	r5, #8
 8005dbc:	2d0c      	cmp	r5, #12
 8005dbe:	bf38      	it	cc
 8005dc0:	250c      	movcc	r5, #12
 8005dc2:	2d00      	cmp	r5, #0
 8005dc4:	4607      	mov	r7, r0
 8005dc6:	db01      	blt.n	8005dcc <_malloc_r+0x1c>
 8005dc8:	42a9      	cmp	r1, r5
 8005dca:	d905      	bls.n	8005dd8 <_malloc_r+0x28>
 8005dcc:	230c      	movs	r3, #12
 8005dce:	2600      	movs	r6, #0
 8005dd0:	603b      	str	r3, [r7, #0]
 8005dd2:	4630      	mov	r0, r6
 8005dd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dd8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005eac <_malloc_r+0xfc>
 8005ddc:	f000 f868 	bl	8005eb0 <__malloc_lock>
 8005de0:	f8d8 3000 	ldr.w	r3, [r8]
 8005de4:	461c      	mov	r4, r3
 8005de6:	bb5c      	cbnz	r4, 8005e40 <_malloc_r+0x90>
 8005de8:	4629      	mov	r1, r5
 8005dea:	4638      	mov	r0, r7
 8005dec:	f7ff ffc0 	bl	8005d70 <sbrk_aligned>
 8005df0:	1c43      	adds	r3, r0, #1
 8005df2:	4604      	mov	r4, r0
 8005df4:	d155      	bne.n	8005ea2 <_malloc_r+0xf2>
 8005df6:	f8d8 4000 	ldr.w	r4, [r8]
 8005dfa:	4626      	mov	r6, r4
 8005dfc:	2e00      	cmp	r6, #0
 8005dfe:	d145      	bne.n	8005e8c <_malloc_r+0xdc>
 8005e00:	2c00      	cmp	r4, #0
 8005e02:	d048      	beq.n	8005e96 <_malloc_r+0xe6>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	4631      	mov	r1, r6
 8005e08:	4638      	mov	r0, r7
 8005e0a:	eb04 0903 	add.w	r9, r4, r3
 8005e0e:	f000 fc7d 	bl	800670c <_sbrk_r>
 8005e12:	4581      	cmp	r9, r0
 8005e14:	d13f      	bne.n	8005e96 <_malloc_r+0xe6>
 8005e16:	6821      	ldr	r1, [r4, #0]
 8005e18:	4638      	mov	r0, r7
 8005e1a:	1a6d      	subs	r5, r5, r1
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	f7ff ffa7 	bl	8005d70 <sbrk_aligned>
 8005e22:	3001      	adds	r0, #1
 8005e24:	d037      	beq.n	8005e96 <_malloc_r+0xe6>
 8005e26:	6823      	ldr	r3, [r4, #0]
 8005e28:	442b      	add	r3, r5
 8005e2a:	6023      	str	r3, [r4, #0]
 8005e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d038      	beq.n	8005ea6 <_malloc_r+0xf6>
 8005e34:	685a      	ldr	r2, [r3, #4]
 8005e36:	42a2      	cmp	r2, r4
 8005e38:	d12b      	bne.n	8005e92 <_malloc_r+0xe2>
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	605a      	str	r2, [r3, #4]
 8005e3e:	e00f      	b.n	8005e60 <_malloc_r+0xb0>
 8005e40:	6822      	ldr	r2, [r4, #0]
 8005e42:	1b52      	subs	r2, r2, r5
 8005e44:	d41f      	bmi.n	8005e86 <_malloc_r+0xd6>
 8005e46:	2a0b      	cmp	r2, #11
 8005e48:	d917      	bls.n	8005e7a <_malloc_r+0xca>
 8005e4a:	1961      	adds	r1, r4, r5
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	6025      	str	r5, [r4, #0]
 8005e50:	bf18      	it	ne
 8005e52:	6059      	strne	r1, [r3, #4]
 8005e54:	6863      	ldr	r3, [r4, #4]
 8005e56:	bf08      	it	eq
 8005e58:	f8c8 1000 	streq.w	r1, [r8]
 8005e5c:	5162      	str	r2, [r4, r5]
 8005e5e:	604b      	str	r3, [r1, #4]
 8005e60:	4638      	mov	r0, r7
 8005e62:	f104 060b 	add.w	r6, r4, #11
 8005e66:	f000 f829 	bl	8005ebc <__malloc_unlock>
 8005e6a:	f026 0607 	bic.w	r6, r6, #7
 8005e6e:	1d23      	adds	r3, r4, #4
 8005e70:	1af2      	subs	r2, r6, r3
 8005e72:	d0ae      	beq.n	8005dd2 <_malloc_r+0x22>
 8005e74:	1b9b      	subs	r3, r3, r6
 8005e76:	50a3      	str	r3, [r4, r2]
 8005e78:	e7ab      	b.n	8005dd2 <_malloc_r+0x22>
 8005e7a:	42a3      	cmp	r3, r4
 8005e7c:	6862      	ldr	r2, [r4, #4]
 8005e7e:	d1dd      	bne.n	8005e3c <_malloc_r+0x8c>
 8005e80:	f8c8 2000 	str.w	r2, [r8]
 8005e84:	e7ec      	b.n	8005e60 <_malloc_r+0xb0>
 8005e86:	4623      	mov	r3, r4
 8005e88:	6864      	ldr	r4, [r4, #4]
 8005e8a:	e7ac      	b.n	8005de6 <_malloc_r+0x36>
 8005e8c:	4634      	mov	r4, r6
 8005e8e:	6876      	ldr	r6, [r6, #4]
 8005e90:	e7b4      	b.n	8005dfc <_malloc_r+0x4c>
 8005e92:	4613      	mov	r3, r2
 8005e94:	e7cc      	b.n	8005e30 <_malloc_r+0x80>
 8005e96:	230c      	movs	r3, #12
 8005e98:	4638      	mov	r0, r7
 8005e9a:	603b      	str	r3, [r7, #0]
 8005e9c:	f000 f80e 	bl	8005ebc <__malloc_unlock>
 8005ea0:	e797      	b.n	8005dd2 <_malloc_r+0x22>
 8005ea2:	6025      	str	r5, [r4, #0]
 8005ea4:	e7dc      	b.n	8005e60 <_malloc_r+0xb0>
 8005ea6:	605b      	str	r3, [r3, #4]
 8005ea8:	deff      	udf	#255	; 0xff
 8005eaa:	bf00      	nop
 8005eac:	2000082c 	.word	0x2000082c

08005eb0 <__malloc_lock>:
 8005eb0:	4801      	ldr	r0, [pc, #4]	; (8005eb8 <__malloc_lock+0x8>)
 8005eb2:	f7ff b88e 	b.w	8004fd2 <__retarget_lock_acquire_recursive>
 8005eb6:	bf00      	nop
 8005eb8:	20000828 	.word	0x20000828

08005ebc <__malloc_unlock>:
 8005ebc:	4801      	ldr	r0, [pc, #4]	; (8005ec4 <__malloc_unlock+0x8>)
 8005ebe:	f7ff b889 	b.w	8004fd4 <__retarget_lock_release_recursive>
 8005ec2:	bf00      	nop
 8005ec4:	20000828 	.word	0x20000828

08005ec8 <_Balloc>:
 8005ec8:	b570      	push	{r4, r5, r6, lr}
 8005eca:	69c6      	ldr	r6, [r0, #28]
 8005ecc:	4604      	mov	r4, r0
 8005ece:	460d      	mov	r5, r1
 8005ed0:	b976      	cbnz	r6, 8005ef0 <_Balloc+0x28>
 8005ed2:	2010      	movs	r0, #16
 8005ed4:	f7ff ff44 	bl	8005d60 <malloc>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	61e0      	str	r0, [r4, #28]
 8005edc:	b920      	cbnz	r0, 8005ee8 <_Balloc+0x20>
 8005ede:	216b      	movs	r1, #107	; 0x6b
 8005ee0:	4b17      	ldr	r3, [pc, #92]	; (8005f40 <_Balloc+0x78>)
 8005ee2:	4818      	ldr	r0, [pc, #96]	; (8005f44 <_Balloc+0x7c>)
 8005ee4:	f000 fc30 	bl	8006748 <__assert_func>
 8005ee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005eec:	6006      	str	r6, [r0, #0]
 8005eee:	60c6      	str	r6, [r0, #12]
 8005ef0:	69e6      	ldr	r6, [r4, #28]
 8005ef2:	68f3      	ldr	r3, [r6, #12]
 8005ef4:	b183      	cbz	r3, 8005f18 <_Balloc+0x50>
 8005ef6:	69e3      	ldr	r3, [r4, #28]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005efe:	b9b8      	cbnz	r0, 8005f30 <_Balloc+0x68>
 8005f00:	2101      	movs	r1, #1
 8005f02:	fa01 f605 	lsl.w	r6, r1, r5
 8005f06:	1d72      	adds	r2, r6, #5
 8005f08:	4620      	mov	r0, r4
 8005f0a:	0092      	lsls	r2, r2, #2
 8005f0c:	f000 fc3a 	bl	8006784 <_calloc_r>
 8005f10:	b160      	cbz	r0, 8005f2c <_Balloc+0x64>
 8005f12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f16:	e00e      	b.n	8005f36 <_Balloc+0x6e>
 8005f18:	2221      	movs	r2, #33	; 0x21
 8005f1a:	2104      	movs	r1, #4
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 fc31 	bl	8006784 <_calloc_r>
 8005f22:	69e3      	ldr	r3, [r4, #28]
 8005f24:	60f0      	str	r0, [r6, #12]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1e4      	bne.n	8005ef6 <_Balloc+0x2e>
 8005f2c:	2000      	movs	r0, #0
 8005f2e:	bd70      	pop	{r4, r5, r6, pc}
 8005f30:	6802      	ldr	r2, [r0, #0]
 8005f32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f36:	2300      	movs	r3, #0
 8005f38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f3c:	e7f7      	b.n	8005f2e <_Balloc+0x66>
 8005f3e:	bf00      	nop
 8005f40:	08006de3 	.word	0x08006de3
 8005f44:	08006e63 	.word	0x08006e63

08005f48 <_Bfree>:
 8005f48:	b570      	push	{r4, r5, r6, lr}
 8005f4a:	69c6      	ldr	r6, [r0, #28]
 8005f4c:	4605      	mov	r5, r0
 8005f4e:	460c      	mov	r4, r1
 8005f50:	b976      	cbnz	r6, 8005f70 <_Bfree+0x28>
 8005f52:	2010      	movs	r0, #16
 8005f54:	f7ff ff04 	bl	8005d60 <malloc>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	61e8      	str	r0, [r5, #28]
 8005f5c:	b920      	cbnz	r0, 8005f68 <_Bfree+0x20>
 8005f5e:	218f      	movs	r1, #143	; 0x8f
 8005f60:	4b08      	ldr	r3, [pc, #32]	; (8005f84 <_Bfree+0x3c>)
 8005f62:	4809      	ldr	r0, [pc, #36]	; (8005f88 <_Bfree+0x40>)
 8005f64:	f000 fbf0 	bl	8006748 <__assert_func>
 8005f68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f6c:	6006      	str	r6, [r0, #0]
 8005f6e:	60c6      	str	r6, [r0, #12]
 8005f70:	b13c      	cbz	r4, 8005f82 <_Bfree+0x3a>
 8005f72:	69eb      	ldr	r3, [r5, #28]
 8005f74:	6862      	ldr	r2, [r4, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f7c:	6021      	str	r1, [r4, #0]
 8005f7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f82:	bd70      	pop	{r4, r5, r6, pc}
 8005f84:	08006de3 	.word	0x08006de3
 8005f88:	08006e63 	.word	0x08006e63

08005f8c <__multadd>:
 8005f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f90:	4607      	mov	r7, r0
 8005f92:	460c      	mov	r4, r1
 8005f94:	461e      	mov	r6, r3
 8005f96:	2000      	movs	r0, #0
 8005f98:	690d      	ldr	r5, [r1, #16]
 8005f9a:	f101 0c14 	add.w	ip, r1, #20
 8005f9e:	f8dc 3000 	ldr.w	r3, [ip]
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	b299      	uxth	r1, r3
 8005fa6:	fb02 6101 	mla	r1, r2, r1, r6
 8005faa:	0c1e      	lsrs	r6, r3, #16
 8005fac:	0c0b      	lsrs	r3, r1, #16
 8005fae:	fb02 3306 	mla	r3, r2, r6, r3
 8005fb2:	b289      	uxth	r1, r1
 8005fb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fb8:	4285      	cmp	r5, r0
 8005fba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fbe:	f84c 1b04 	str.w	r1, [ip], #4
 8005fc2:	dcec      	bgt.n	8005f9e <__multadd+0x12>
 8005fc4:	b30e      	cbz	r6, 800600a <__multadd+0x7e>
 8005fc6:	68a3      	ldr	r3, [r4, #8]
 8005fc8:	42ab      	cmp	r3, r5
 8005fca:	dc19      	bgt.n	8006000 <__multadd+0x74>
 8005fcc:	6861      	ldr	r1, [r4, #4]
 8005fce:	4638      	mov	r0, r7
 8005fd0:	3101      	adds	r1, #1
 8005fd2:	f7ff ff79 	bl	8005ec8 <_Balloc>
 8005fd6:	4680      	mov	r8, r0
 8005fd8:	b928      	cbnz	r0, 8005fe6 <__multadd+0x5a>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	21ba      	movs	r1, #186	; 0xba
 8005fde:	4b0c      	ldr	r3, [pc, #48]	; (8006010 <__multadd+0x84>)
 8005fe0:	480c      	ldr	r0, [pc, #48]	; (8006014 <__multadd+0x88>)
 8005fe2:	f000 fbb1 	bl	8006748 <__assert_func>
 8005fe6:	6922      	ldr	r2, [r4, #16]
 8005fe8:	f104 010c 	add.w	r1, r4, #12
 8005fec:	3202      	adds	r2, #2
 8005fee:	0092      	lsls	r2, r2, #2
 8005ff0:	300c      	adds	r0, #12
 8005ff2:	f000 fb9b 	bl	800672c <memcpy>
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f7ff ffa5 	bl	8005f48 <_Bfree>
 8005ffe:	4644      	mov	r4, r8
 8006000:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006004:	3501      	adds	r5, #1
 8006006:	615e      	str	r6, [r3, #20]
 8006008:	6125      	str	r5, [r4, #16]
 800600a:	4620      	mov	r0, r4
 800600c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006010:	08006e52 	.word	0x08006e52
 8006014:	08006e63 	.word	0x08006e63

08006018 <__hi0bits>:
 8006018:	0c02      	lsrs	r2, r0, #16
 800601a:	0412      	lsls	r2, r2, #16
 800601c:	4603      	mov	r3, r0
 800601e:	b9ca      	cbnz	r2, 8006054 <__hi0bits+0x3c>
 8006020:	0403      	lsls	r3, r0, #16
 8006022:	2010      	movs	r0, #16
 8006024:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006028:	bf04      	itt	eq
 800602a:	021b      	lsleq	r3, r3, #8
 800602c:	3008      	addeq	r0, #8
 800602e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006032:	bf04      	itt	eq
 8006034:	011b      	lsleq	r3, r3, #4
 8006036:	3004      	addeq	r0, #4
 8006038:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800603c:	bf04      	itt	eq
 800603e:	009b      	lsleq	r3, r3, #2
 8006040:	3002      	addeq	r0, #2
 8006042:	2b00      	cmp	r3, #0
 8006044:	db05      	blt.n	8006052 <__hi0bits+0x3a>
 8006046:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800604a:	f100 0001 	add.w	r0, r0, #1
 800604e:	bf08      	it	eq
 8006050:	2020      	moveq	r0, #32
 8006052:	4770      	bx	lr
 8006054:	2000      	movs	r0, #0
 8006056:	e7e5      	b.n	8006024 <__hi0bits+0xc>

08006058 <__lo0bits>:
 8006058:	6803      	ldr	r3, [r0, #0]
 800605a:	4602      	mov	r2, r0
 800605c:	f013 0007 	ands.w	r0, r3, #7
 8006060:	d00b      	beq.n	800607a <__lo0bits+0x22>
 8006062:	07d9      	lsls	r1, r3, #31
 8006064:	d421      	bmi.n	80060aa <__lo0bits+0x52>
 8006066:	0798      	lsls	r0, r3, #30
 8006068:	bf49      	itett	mi
 800606a:	085b      	lsrmi	r3, r3, #1
 800606c:	089b      	lsrpl	r3, r3, #2
 800606e:	2001      	movmi	r0, #1
 8006070:	6013      	strmi	r3, [r2, #0]
 8006072:	bf5c      	itt	pl
 8006074:	2002      	movpl	r0, #2
 8006076:	6013      	strpl	r3, [r2, #0]
 8006078:	4770      	bx	lr
 800607a:	b299      	uxth	r1, r3
 800607c:	b909      	cbnz	r1, 8006082 <__lo0bits+0x2a>
 800607e:	2010      	movs	r0, #16
 8006080:	0c1b      	lsrs	r3, r3, #16
 8006082:	b2d9      	uxtb	r1, r3
 8006084:	b909      	cbnz	r1, 800608a <__lo0bits+0x32>
 8006086:	3008      	adds	r0, #8
 8006088:	0a1b      	lsrs	r3, r3, #8
 800608a:	0719      	lsls	r1, r3, #28
 800608c:	bf04      	itt	eq
 800608e:	091b      	lsreq	r3, r3, #4
 8006090:	3004      	addeq	r0, #4
 8006092:	0799      	lsls	r1, r3, #30
 8006094:	bf04      	itt	eq
 8006096:	089b      	lsreq	r3, r3, #2
 8006098:	3002      	addeq	r0, #2
 800609a:	07d9      	lsls	r1, r3, #31
 800609c:	d403      	bmi.n	80060a6 <__lo0bits+0x4e>
 800609e:	085b      	lsrs	r3, r3, #1
 80060a0:	f100 0001 	add.w	r0, r0, #1
 80060a4:	d003      	beq.n	80060ae <__lo0bits+0x56>
 80060a6:	6013      	str	r3, [r2, #0]
 80060a8:	4770      	bx	lr
 80060aa:	2000      	movs	r0, #0
 80060ac:	4770      	bx	lr
 80060ae:	2020      	movs	r0, #32
 80060b0:	4770      	bx	lr
	...

080060b4 <__i2b>:
 80060b4:	b510      	push	{r4, lr}
 80060b6:	460c      	mov	r4, r1
 80060b8:	2101      	movs	r1, #1
 80060ba:	f7ff ff05 	bl	8005ec8 <_Balloc>
 80060be:	4602      	mov	r2, r0
 80060c0:	b928      	cbnz	r0, 80060ce <__i2b+0x1a>
 80060c2:	f240 1145 	movw	r1, #325	; 0x145
 80060c6:	4b04      	ldr	r3, [pc, #16]	; (80060d8 <__i2b+0x24>)
 80060c8:	4804      	ldr	r0, [pc, #16]	; (80060dc <__i2b+0x28>)
 80060ca:	f000 fb3d 	bl	8006748 <__assert_func>
 80060ce:	2301      	movs	r3, #1
 80060d0:	6144      	str	r4, [r0, #20]
 80060d2:	6103      	str	r3, [r0, #16]
 80060d4:	bd10      	pop	{r4, pc}
 80060d6:	bf00      	nop
 80060d8:	08006e52 	.word	0x08006e52
 80060dc:	08006e63 	.word	0x08006e63

080060e0 <__multiply>:
 80060e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e4:	4691      	mov	r9, r2
 80060e6:	690a      	ldr	r2, [r1, #16]
 80060e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80060ec:	460c      	mov	r4, r1
 80060ee:	429a      	cmp	r2, r3
 80060f0:	bfbe      	ittt	lt
 80060f2:	460b      	movlt	r3, r1
 80060f4:	464c      	movlt	r4, r9
 80060f6:	4699      	movlt	r9, r3
 80060f8:	6927      	ldr	r7, [r4, #16]
 80060fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80060fe:	68a3      	ldr	r3, [r4, #8]
 8006100:	6861      	ldr	r1, [r4, #4]
 8006102:	eb07 060a 	add.w	r6, r7, sl
 8006106:	42b3      	cmp	r3, r6
 8006108:	b085      	sub	sp, #20
 800610a:	bfb8      	it	lt
 800610c:	3101      	addlt	r1, #1
 800610e:	f7ff fedb 	bl	8005ec8 <_Balloc>
 8006112:	b930      	cbnz	r0, 8006122 <__multiply+0x42>
 8006114:	4602      	mov	r2, r0
 8006116:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800611a:	4b43      	ldr	r3, [pc, #268]	; (8006228 <__multiply+0x148>)
 800611c:	4843      	ldr	r0, [pc, #268]	; (800622c <__multiply+0x14c>)
 800611e:	f000 fb13 	bl	8006748 <__assert_func>
 8006122:	f100 0514 	add.w	r5, r0, #20
 8006126:	462b      	mov	r3, r5
 8006128:	2200      	movs	r2, #0
 800612a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800612e:	4543      	cmp	r3, r8
 8006130:	d321      	bcc.n	8006176 <__multiply+0x96>
 8006132:	f104 0314 	add.w	r3, r4, #20
 8006136:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800613a:	f109 0314 	add.w	r3, r9, #20
 800613e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006142:	9202      	str	r2, [sp, #8]
 8006144:	1b3a      	subs	r2, r7, r4
 8006146:	3a15      	subs	r2, #21
 8006148:	f022 0203 	bic.w	r2, r2, #3
 800614c:	3204      	adds	r2, #4
 800614e:	f104 0115 	add.w	r1, r4, #21
 8006152:	428f      	cmp	r7, r1
 8006154:	bf38      	it	cc
 8006156:	2204      	movcc	r2, #4
 8006158:	9201      	str	r2, [sp, #4]
 800615a:	9a02      	ldr	r2, [sp, #8]
 800615c:	9303      	str	r3, [sp, #12]
 800615e:	429a      	cmp	r2, r3
 8006160:	d80c      	bhi.n	800617c <__multiply+0x9c>
 8006162:	2e00      	cmp	r6, #0
 8006164:	dd03      	ble.n	800616e <__multiply+0x8e>
 8006166:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800616a:	2b00      	cmp	r3, #0
 800616c:	d05a      	beq.n	8006224 <__multiply+0x144>
 800616e:	6106      	str	r6, [r0, #16]
 8006170:	b005      	add	sp, #20
 8006172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006176:	f843 2b04 	str.w	r2, [r3], #4
 800617a:	e7d8      	b.n	800612e <__multiply+0x4e>
 800617c:	f8b3 a000 	ldrh.w	sl, [r3]
 8006180:	f1ba 0f00 	cmp.w	sl, #0
 8006184:	d023      	beq.n	80061ce <__multiply+0xee>
 8006186:	46a9      	mov	r9, r5
 8006188:	f04f 0c00 	mov.w	ip, #0
 800618c:	f104 0e14 	add.w	lr, r4, #20
 8006190:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006194:	f8d9 1000 	ldr.w	r1, [r9]
 8006198:	fa1f fb82 	uxth.w	fp, r2
 800619c:	b289      	uxth	r1, r1
 800619e:	fb0a 110b 	mla	r1, sl, fp, r1
 80061a2:	4461      	add	r1, ip
 80061a4:	f8d9 c000 	ldr.w	ip, [r9]
 80061a8:	0c12      	lsrs	r2, r2, #16
 80061aa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80061ae:	fb0a c202 	mla	r2, sl, r2, ip
 80061b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80061b6:	b289      	uxth	r1, r1
 80061b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061bc:	4577      	cmp	r7, lr
 80061be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80061c2:	f849 1b04 	str.w	r1, [r9], #4
 80061c6:	d8e3      	bhi.n	8006190 <__multiply+0xb0>
 80061c8:	9a01      	ldr	r2, [sp, #4]
 80061ca:	f845 c002 	str.w	ip, [r5, r2]
 80061ce:	9a03      	ldr	r2, [sp, #12]
 80061d0:	3304      	adds	r3, #4
 80061d2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80061d6:	f1b9 0f00 	cmp.w	r9, #0
 80061da:	d021      	beq.n	8006220 <__multiply+0x140>
 80061dc:	46ae      	mov	lr, r5
 80061de:	f04f 0a00 	mov.w	sl, #0
 80061e2:	6829      	ldr	r1, [r5, #0]
 80061e4:	f104 0c14 	add.w	ip, r4, #20
 80061e8:	f8bc b000 	ldrh.w	fp, [ip]
 80061ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80061f0:	b289      	uxth	r1, r1
 80061f2:	fb09 220b 	mla	r2, r9, fp, r2
 80061f6:	4452      	add	r2, sl
 80061f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061fc:	f84e 1b04 	str.w	r1, [lr], #4
 8006200:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006204:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006208:	f8be 1000 	ldrh.w	r1, [lr]
 800620c:	4567      	cmp	r7, ip
 800620e:	fb09 110a 	mla	r1, r9, sl, r1
 8006212:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006216:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800621a:	d8e5      	bhi.n	80061e8 <__multiply+0x108>
 800621c:	9a01      	ldr	r2, [sp, #4]
 800621e:	50a9      	str	r1, [r5, r2]
 8006220:	3504      	adds	r5, #4
 8006222:	e79a      	b.n	800615a <__multiply+0x7a>
 8006224:	3e01      	subs	r6, #1
 8006226:	e79c      	b.n	8006162 <__multiply+0x82>
 8006228:	08006e52 	.word	0x08006e52
 800622c:	08006e63 	.word	0x08006e63

08006230 <__pow5mult>:
 8006230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006234:	4615      	mov	r5, r2
 8006236:	f012 0203 	ands.w	r2, r2, #3
 800623a:	4606      	mov	r6, r0
 800623c:	460f      	mov	r7, r1
 800623e:	d007      	beq.n	8006250 <__pow5mult+0x20>
 8006240:	4c25      	ldr	r4, [pc, #148]	; (80062d8 <__pow5mult+0xa8>)
 8006242:	3a01      	subs	r2, #1
 8006244:	2300      	movs	r3, #0
 8006246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800624a:	f7ff fe9f 	bl	8005f8c <__multadd>
 800624e:	4607      	mov	r7, r0
 8006250:	10ad      	asrs	r5, r5, #2
 8006252:	d03d      	beq.n	80062d0 <__pow5mult+0xa0>
 8006254:	69f4      	ldr	r4, [r6, #28]
 8006256:	b97c      	cbnz	r4, 8006278 <__pow5mult+0x48>
 8006258:	2010      	movs	r0, #16
 800625a:	f7ff fd81 	bl	8005d60 <malloc>
 800625e:	4602      	mov	r2, r0
 8006260:	61f0      	str	r0, [r6, #28]
 8006262:	b928      	cbnz	r0, 8006270 <__pow5mult+0x40>
 8006264:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006268:	4b1c      	ldr	r3, [pc, #112]	; (80062dc <__pow5mult+0xac>)
 800626a:	481d      	ldr	r0, [pc, #116]	; (80062e0 <__pow5mult+0xb0>)
 800626c:	f000 fa6c 	bl	8006748 <__assert_func>
 8006270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006274:	6004      	str	r4, [r0, #0]
 8006276:	60c4      	str	r4, [r0, #12]
 8006278:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800627c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006280:	b94c      	cbnz	r4, 8006296 <__pow5mult+0x66>
 8006282:	f240 2171 	movw	r1, #625	; 0x271
 8006286:	4630      	mov	r0, r6
 8006288:	f7ff ff14 	bl	80060b4 <__i2b>
 800628c:	2300      	movs	r3, #0
 800628e:	4604      	mov	r4, r0
 8006290:	f8c8 0008 	str.w	r0, [r8, #8]
 8006294:	6003      	str	r3, [r0, #0]
 8006296:	f04f 0900 	mov.w	r9, #0
 800629a:	07eb      	lsls	r3, r5, #31
 800629c:	d50a      	bpl.n	80062b4 <__pow5mult+0x84>
 800629e:	4639      	mov	r1, r7
 80062a0:	4622      	mov	r2, r4
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ff1c 	bl	80060e0 <__multiply>
 80062a8:	4680      	mov	r8, r0
 80062aa:	4639      	mov	r1, r7
 80062ac:	4630      	mov	r0, r6
 80062ae:	f7ff fe4b 	bl	8005f48 <_Bfree>
 80062b2:	4647      	mov	r7, r8
 80062b4:	106d      	asrs	r5, r5, #1
 80062b6:	d00b      	beq.n	80062d0 <__pow5mult+0xa0>
 80062b8:	6820      	ldr	r0, [r4, #0]
 80062ba:	b938      	cbnz	r0, 80062cc <__pow5mult+0x9c>
 80062bc:	4622      	mov	r2, r4
 80062be:	4621      	mov	r1, r4
 80062c0:	4630      	mov	r0, r6
 80062c2:	f7ff ff0d 	bl	80060e0 <__multiply>
 80062c6:	6020      	str	r0, [r4, #0]
 80062c8:	f8c0 9000 	str.w	r9, [r0]
 80062cc:	4604      	mov	r4, r0
 80062ce:	e7e4      	b.n	800629a <__pow5mult+0x6a>
 80062d0:	4638      	mov	r0, r7
 80062d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062d6:	bf00      	nop
 80062d8:	08006fb0 	.word	0x08006fb0
 80062dc:	08006de3 	.word	0x08006de3
 80062e0:	08006e63 	.word	0x08006e63

080062e4 <__lshift>:
 80062e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e8:	460c      	mov	r4, r1
 80062ea:	4607      	mov	r7, r0
 80062ec:	4691      	mov	r9, r2
 80062ee:	6923      	ldr	r3, [r4, #16]
 80062f0:	6849      	ldr	r1, [r1, #4]
 80062f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80062f6:	68a3      	ldr	r3, [r4, #8]
 80062f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062fc:	f108 0601 	add.w	r6, r8, #1
 8006300:	42b3      	cmp	r3, r6
 8006302:	db0b      	blt.n	800631c <__lshift+0x38>
 8006304:	4638      	mov	r0, r7
 8006306:	f7ff fddf 	bl	8005ec8 <_Balloc>
 800630a:	4605      	mov	r5, r0
 800630c:	b948      	cbnz	r0, 8006322 <__lshift+0x3e>
 800630e:	4602      	mov	r2, r0
 8006310:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006314:	4b27      	ldr	r3, [pc, #156]	; (80063b4 <__lshift+0xd0>)
 8006316:	4828      	ldr	r0, [pc, #160]	; (80063b8 <__lshift+0xd4>)
 8006318:	f000 fa16 	bl	8006748 <__assert_func>
 800631c:	3101      	adds	r1, #1
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	e7ee      	b.n	8006300 <__lshift+0x1c>
 8006322:	2300      	movs	r3, #0
 8006324:	f100 0114 	add.w	r1, r0, #20
 8006328:	f100 0210 	add.w	r2, r0, #16
 800632c:	4618      	mov	r0, r3
 800632e:	4553      	cmp	r3, sl
 8006330:	db33      	blt.n	800639a <__lshift+0xb6>
 8006332:	6920      	ldr	r0, [r4, #16]
 8006334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006338:	f104 0314 	add.w	r3, r4, #20
 800633c:	f019 091f 	ands.w	r9, r9, #31
 8006340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006344:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006348:	d02b      	beq.n	80063a2 <__lshift+0xbe>
 800634a:	468a      	mov	sl, r1
 800634c:	2200      	movs	r2, #0
 800634e:	f1c9 0e20 	rsb	lr, r9, #32
 8006352:	6818      	ldr	r0, [r3, #0]
 8006354:	fa00 f009 	lsl.w	r0, r0, r9
 8006358:	4310      	orrs	r0, r2
 800635a:	f84a 0b04 	str.w	r0, [sl], #4
 800635e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006362:	459c      	cmp	ip, r3
 8006364:	fa22 f20e 	lsr.w	r2, r2, lr
 8006368:	d8f3      	bhi.n	8006352 <__lshift+0x6e>
 800636a:	ebac 0304 	sub.w	r3, ip, r4
 800636e:	3b15      	subs	r3, #21
 8006370:	f023 0303 	bic.w	r3, r3, #3
 8006374:	3304      	adds	r3, #4
 8006376:	f104 0015 	add.w	r0, r4, #21
 800637a:	4584      	cmp	ip, r0
 800637c:	bf38      	it	cc
 800637e:	2304      	movcc	r3, #4
 8006380:	50ca      	str	r2, [r1, r3]
 8006382:	b10a      	cbz	r2, 8006388 <__lshift+0xa4>
 8006384:	f108 0602 	add.w	r6, r8, #2
 8006388:	3e01      	subs	r6, #1
 800638a:	4638      	mov	r0, r7
 800638c:	4621      	mov	r1, r4
 800638e:	612e      	str	r6, [r5, #16]
 8006390:	f7ff fdda 	bl	8005f48 <_Bfree>
 8006394:	4628      	mov	r0, r5
 8006396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800639a:	f842 0f04 	str.w	r0, [r2, #4]!
 800639e:	3301      	adds	r3, #1
 80063a0:	e7c5      	b.n	800632e <__lshift+0x4a>
 80063a2:	3904      	subs	r1, #4
 80063a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80063a8:	459c      	cmp	ip, r3
 80063aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80063ae:	d8f9      	bhi.n	80063a4 <__lshift+0xc0>
 80063b0:	e7ea      	b.n	8006388 <__lshift+0xa4>
 80063b2:	bf00      	nop
 80063b4:	08006e52 	.word	0x08006e52
 80063b8:	08006e63 	.word	0x08006e63

080063bc <__mcmp>:
 80063bc:	4603      	mov	r3, r0
 80063be:	690a      	ldr	r2, [r1, #16]
 80063c0:	6900      	ldr	r0, [r0, #16]
 80063c2:	b530      	push	{r4, r5, lr}
 80063c4:	1a80      	subs	r0, r0, r2
 80063c6:	d10d      	bne.n	80063e4 <__mcmp+0x28>
 80063c8:	3314      	adds	r3, #20
 80063ca:	3114      	adds	r1, #20
 80063cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80063d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80063d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80063d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80063dc:	4295      	cmp	r5, r2
 80063de:	d002      	beq.n	80063e6 <__mcmp+0x2a>
 80063e0:	d304      	bcc.n	80063ec <__mcmp+0x30>
 80063e2:	2001      	movs	r0, #1
 80063e4:	bd30      	pop	{r4, r5, pc}
 80063e6:	42a3      	cmp	r3, r4
 80063e8:	d3f4      	bcc.n	80063d4 <__mcmp+0x18>
 80063ea:	e7fb      	b.n	80063e4 <__mcmp+0x28>
 80063ec:	f04f 30ff 	mov.w	r0, #4294967295
 80063f0:	e7f8      	b.n	80063e4 <__mcmp+0x28>
	...

080063f4 <__mdiff>:
 80063f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f8:	460d      	mov	r5, r1
 80063fa:	4607      	mov	r7, r0
 80063fc:	4611      	mov	r1, r2
 80063fe:	4628      	mov	r0, r5
 8006400:	4614      	mov	r4, r2
 8006402:	f7ff ffdb 	bl	80063bc <__mcmp>
 8006406:	1e06      	subs	r6, r0, #0
 8006408:	d111      	bne.n	800642e <__mdiff+0x3a>
 800640a:	4631      	mov	r1, r6
 800640c:	4638      	mov	r0, r7
 800640e:	f7ff fd5b 	bl	8005ec8 <_Balloc>
 8006412:	4602      	mov	r2, r0
 8006414:	b928      	cbnz	r0, 8006422 <__mdiff+0x2e>
 8006416:	f240 2137 	movw	r1, #567	; 0x237
 800641a:	4b3a      	ldr	r3, [pc, #232]	; (8006504 <__mdiff+0x110>)
 800641c:	483a      	ldr	r0, [pc, #232]	; (8006508 <__mdiff+0x114>)
 800641e:	f000 f993 	bl	8006748 <__assert_func>
 8006422:	2301      	movs	r3, #1
 8006424:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006428:	4610      	mov	r0, r2
 800642a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800642e:	bfa4      	itt	ge
 8006430:	4623      	movge	r3, r4
 8006432:	462c      	movge	r4, r5
 8006434:	4638      	mov	r0, r7
 8006436:	6861      	ldr	r1, [r4, #4]
 8006438:	bfa6      	itte	ge
 800643a:	461d      	movge	r5, r3
 800643c:	2600      	movge	r6, #0
 800643e:	2601      	movlt	r6, #1
 8006440:	f7ff fd42 	bl	8005ec8 <_Balloc>
 8006444:	4602      	mov	r2, r0
 8006446:	b918      	cbnz	r0, 8006450 <__mdiff+0x5c>
 8006448:	f240 2145 	movw	r1, #581	; 0x245
 800644c:	4b2d      	ldr	r3, [pc, #180]	; (8006504 <__mdiff+0x110>)
 800644e:	e7e5      	b.n	800641c <__mdiff+0x28>
 8006450:	f102 0814 	add.w	r8, r2, #20
 8006454:	46c2      	mov	sl, r8
 8006456:	f04f 0c00 	mov.w	ip, #0
 800645a:	6927      	ldr	r7, [r4, #16]
 800645c:	60c6      	str	r6, [r0, #12]
 800645e:	692e      	ldr	r6, [r5, #16]
 8006460:	f104 0014 	add.w	r0, r4, #20
 8006464:	f105 0914 	add.w	r9, r5, #20
 8006468:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800646c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006470:	3410      	adds	r4, #16
 8006472:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006476:	f859 3b04 	ldr.w	r3, [r9], #4
 800647a:	fa1f f18b 	uxth.w	r1, fp
 800647e:	4461      	add	r1, ip
 8006480:	fa1f fc83 	uxth.w	ip, r3
 8006484:	0c1b      	lsrs	r3, r3, #16
 8006486:	eba1 010c 	sub.w	r1, r1, ip
 800648a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800648e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006492:	b289      	uxth	r1, r1
 8006494:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006498:	454e      	cmp	r6, r9
 800649a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800649e:	f84a 1b04 	str.w	r1, [sl], #4
 80064a2:	d8e6      	bhi.n	8006472 <__mdiff+0x7e>
 80064a4:	1b73      	subs	r3, r6, r5
 80064a6:	3b15      	subs	r3, #21
 80064a8:	f023 0303 	bic.w	r3, r3, #3
 80064ac:	3515      	adds	r5, #21
 80064ae:	3304      	adds	r3, #4
 80064b0:	42ae      	cmp	r6, r5
 80064b2:	bf38      	it	cc
 80064b4:	2304      	movcc	r3, #4
 80064b6:	4418      	add	r0, r3
 80064b8:	4443      	add	r3, r8
 80064ba:	461e      	mov	r6, r3
 80064bc:	4605      	mov	r5, r0
 80064be:	4575      	cmp	r5, lr
 80064c0:	d30e      	bcc.n	80064e0 <__mdiff+0xec>
 80064c2:	f10e 0103 	add.w	r1, lr, #3
 80064c6:	1a09      	subs	r1, r1, r0
 80064c8:	f021 0103 	bic.w	r1, r1, #3
 80064cc:	3803      	subs	r0, #3
 80064ce:	4586      	cmp	lr, r0
 80064d0:	bf38      	it	cc
 80064d2:	2100      	movcc	r1, #0
 80064d4:	440b      	add	r3, r1
 80064d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80064da:	b189      	cbz	r1, 8006500 <__mdiff+0x10c>
 80064dc:	6117      	str	r7, [r2, #16]
 80064de:	e7a3      	b.n	8006428 <__mdiff+0x34>
 80064e0:	f855 8b04 	ldr.w	r8, [r5], #4
 80064e4:	fa1f f188 	uxth.w	r1, r8
 80064e8:	4461      	add	r1, ip
 80064ea:	140c      	asrs	r4, r1, #16
 80064ec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80064f0:	b289      	uxth	r1, r1
 80064f2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80064f6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80064fa:	f846 1b04 	str.w	r1, [r6], #4
 80064fe:	e7de      	b.n	80064be <__mdiff+0xca>
 8006500:	3f01      	subs	r7, #1
 8006502:	e7e8      	b.n	80064d6 <__mdiff+0xe2>
 8006504:	08006e52 	.word	0x08006e52
 8006508:	08006e63 	.word	0x08006e63

0800650c <__d2b>:
 800650c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800650e:	2101      	movs	r1, #1
 8006510:	4617      	mov	r7, r2
 8006512:	461c      	mov	r4, r3
 8006514:	9e08      	ldr	r6, [sp, #32]
 8006516:	f7ff fcd7 	bl	8005ec8 <_Balloc>
 800651a:	4605      	mov	r5, r0
 800651c:	b930      	cbnz	r0, 800652c <__d2b+0x20>
 800651e:	4602      	mov	r2, r0
 8006520:	f240 310f 	movw	r1, #783	; 0x30f
 8006524:	4b22      	ldr	r3, [pc, #136]	; (80065b0 <__d2b+0xa4>)
 8006526:	4823      	ldr	r0, [pc, #140]	; (80065b4 <__d2b+0xa8>)
 8006528:	f000 f90e 	bl	8006748 <__assert_func>
 800652c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006530:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006534:	bb24      	cbnz	r4, 8006580 <__d2b+0x74>
 8006536:	2f00      	cmp	r7, #0
 8006538:	9301      	str	r3, [sp, #4]
 800653a:	d026      	beq.n	800658a <__d2b+0x7e>
 800653c:	4668      	mov	r0, sp
 800653e:	9700      	str	r7, [sp, #0]
 8006540:	f7ff fd8a 	bl	8006058 <__lo0bits>
 8006544:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006548:	b1e8      	cbz	r0, 8006586 <__d2b+0x7a>
 800654a:	f1c0 0320 	rsb	r3, r0, #32
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	430b      	orrs	r3, r1
 8006554:	40c2      	lsrs	r2, r0
 8006556:	616b      	str	r3, [r5, #20]
 8006558:	9201      	str	r2, [sp, #4]
 800655a:	9b01      	ldr	r3, [sp, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	bf14      	ite	ne
 8006560:	2102      	movne	r1, #2
 8006562:	2101      	moveq	r1, #1
 8006564:	61ab      	str	r3, [r5, #24]
 8006566:	6129      	str	r1, [r5, #16]
 8006568:	b1bc      	cbz	r4, 800659a <__d2b+0x8e>
 800656a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800656e:	4404      	add	r4, r0
 8006570:	6034      	str	r4, [r6, #0]
 8006572:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006578:	6018      	str	r0, [r3, #0]
 800657a:	4628      	mov	r0, r5
 800657c:	b003      	add	sp, #12
 800657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006584:	e7d7      	b.n	8006536 <__d2b+0x2a>
 8006586:	6169      	str	r1, [r5, #20]
 8006588:	e7e7      	b.n	800655a <__d2b+0x4e>
 800658a:	a801      	add	r0, sp, #4
 800658c:	f7ff fd64 	bl	8006058 <__lo0bits>
 8006590:	9b01      	ldr	r3, [sp, #4]
 8006592:	2101      	movs	r1, #1
 8006594:	616b      	str	r3, [r5, #20]
 8006596:	3020      	adds	r0, #32
 8006598:	e7e5      	b.n	8006566 <__d2b+0x5a>
 800659a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800659e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80065a2:	6030      	str	r0, [r6, #0]
 80065a4:	6918      	ldr	r0, [r3, #16]
 80065a6:	f7ff fd37 	bl	8006018 <__hi0bits>
 80065aa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80065ae:	e7e2      	b.n	8006576 <__d2b+0x6a>
 80065b0:	08006e52 	.word	0x08006e52
 80065b4:	08006e63 	.word	0x08006e63

080065b8 <__sflush_r>:
 80065b8:	898a      	ldrh	r2, [r1, #12]
 80065ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065bc:	4605      	mov	r5, r0
 80065be:	0710      	lsls	r0, r2, #28
 80065c0:	460c      	mov	r4, r1
 80065c2:	d457      	bmi.n	8006674 <__sflush_r+0xbc>
 80065c4:	684b      	ldr	r3, [r1, #4]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	dc04      	bgt.n	80065d4 <__sflush_r+0x1c>
 80065ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dc01      	bgt.n	80065d4 <__sflush_r+0x1c>
 80065d0:	2000      	movs	r0, #0
 80065d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065d6:	2e00      	cmp	r6, #0
 80065d8:	d0fa      	beq.n	80065d0 <__sflush_r+0x18>
 80065da:	2300      	movs	r3, #0
 80065dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065e0:	682f      	ldr	r7, [r5, #0]
 80065e2:	6a21      	ldr	r1, [r4, #32]
 80065e4:	602b      	str	r3, [r5, #0]
 80065e6:	d032      	beq.n	800664e <__sflush_r+0x96>
 80065e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80065ea:	89a3      	ldrh	r3, [r4, #12]
 80065ec:	075a      	lsls	r2, r3, #29
 80065ee:	d505      	bpl.n	80065fc <__sflush_r+0x44>
 80065f0:	6863      	ldr	r3, [r4, #4]
 80065f2:	1ac0      	subs	r0, r0, r3
 80065f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80065f6:	b10b      	cbz	r3, 80065fc <__sflush_r+0x44>
 80065f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065fa:	1ac0      	subs	r0, r0, r3
 80065fc:	2300      	movs	r3, #0
 80065fe:	4602      	mov	r2, r0
 8006600:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006602:	4628      	mov	r0, r5
 8006604:	6a21      	ldr	r1, [r4, #32]
 8006606:	47b0      	blx	r6
 8006608:	1c43      	adds	r3, r0, #1
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	d106      	bne.n	800661c <__sflush_r+0x64>
 800660e:	6829      	ldr	r1, [r5, #0]
 8006610:	291d      	cmp	r1, #29
 8006612:	d82b      	bhi.n	800666c <__sflush_r+0xb4>
 8006614:	4a28      	ldr	r2, [pc, #160]	; (80066b8 <__sflush_r+0x100>)
 8006616:	410a      	asrs	r2, r1
 8006618:	07d6      	lsls	r6, r2, #31
 800661a:	d427      	bmi.n	800666c <__sflush_r+0xb4>
 800661c:	2200      	movs	r2, #0
 800661e:	6062      	str	r2, [r4, #4]
 8006620:	6922      	ldr	r2, [r4, #16]
 8006622:	04d9      	lsls	r1, r3, #19
 8006624:	6022      	str	r2, [r4, #0]
 8006626:	d504      	bpl.n	8006632 <__sflush_r+0x7a>
 8006628:	1c42      	adds	r2, r0, #1
 800662a:	d101      	bne.n	8006630 <__sflush_r+0x78>
 800662c:	682b      	ldr	r3, [r5, #0]
 800662e:	b903      	cbnz	r3, 8006632 <__sflush_r+0x7a>
 8006630:	6560      	str	r0, [r4, #84]	; 0x54
 8006632:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006634:	602f      	str	r7, [r5, #0]
 8006636:	2900      	cmp	r1, #0
 8006638:	d0ca      	beq.n	80065d0 <__sflush_r+0x18>
 800663a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800663e:	4299      	cmp	r1, r3
 8006640:	d002      	beq.n	8006648 <__sflush_r+0x90>
 8006642:	4628      	mov	r0, r5
 8006644:	f7ff fb44 	bl	8005cd0 <_free_r>
 8006648:	2000      	movs	r0, #0
 800664a:	6360      	str	r0, [r4, #52]	; 0x34
 800664c:	e7c1      	b.n	80065d2 <__sflush_r+0x1a>
 800664e:	2301      	movs	r3, #1
 8006650:	4628      	mov	r0, r5
 8006652:	47b0      	blx	r6
 8006654:	1c41      	adds	r1, r0, #1
 8006656:	d1c8      	bne.n	80065ea <__sflush_r+0x32>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0c5      	beq.n	80065ea <__sflush_r+0x32>
 800665e:	2b1d      	cmp	r3, #29
 8006660:	d001      	beq.n	8006666 <__sflush_r+0xae>
 8006662:	2b16      	cmp	r3, #22
 8006664:	d101      	bne.n	800666a <__sflush_r+0xb2>
 8006666:	602f      	str	r7, [r5, #0]
 8006668:	e7b2      	b.n	80065d0 <__sflush_r+0x18>
 800666a:	89a3      	ldrh	r3, [r4, #12]
 800666c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006670:	81a3      	strh	r3, [r4, #12]
 8006672:	e7ae      	b.n	80065d2 <__sflush_r+0x1a>
 8006674:	690f      	ldr	r7, [r1, #16]
 8006676:	2f00      	cmp	r7, #0
 8006678:	d0aa      	beq.n	80065d0 <__sflush_r+0x18>
 800667a:	0793      	lsls	r3, r2, #30
 800667c:	bf18      	it	ne
 800667e:	2300      	movne	r3, #0
 8006680:	680e      	ldr	r6, [r1, #0]
 8006682:	bf08      	it	eq
 8006684:	694b      	ldreq	r3, [r1, #20]
 8006686:	1bf6      	subs	r6, r6, r7
 8006688:	600f      	str	r7, [r1, #0]
 800668a:	608b      	str	r3, [r1, #8]
 800668c:	2e00      	cmp	r6, #0
 800668e:	dd9f      	ble.n	80065d0 <__sflush_r+0x18>
 8006690:	4633      	mov	r3, r6
 8006692:	463a      	mov	r2, r7
 8006694:	4628      	mov	r0, r5
 8006696:	6a21      	ldr	r1, [r4, #32]
 8006698:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800669c:	47e0      	blx	ip
 800669e:	2800      	cmp	r0, #0
 80066a0:	dc06      	bgt.n	80066b0 <__sflush_r+0xf8>
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f04f 30ff 	mov.w	r0, #4294967295
 80066a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066ac:	81a3      	strh	r3, [r4, #12]
 80066ae:	e790      	b.n	80065d2 <__sflush_r+0x1a>
 80066b0:	4407      	add	r7, r0
 80066b2:	1a36      	subs	r6, r6, r0
 80066b4:	e7ea      	b.n	800668c <__sflush_r+0xd4>
 80066b6:	bf00      	nop
 80066b8:	dfbffffe 	.word	0xdfbffffe

080066bc <_fflush_r>:
 80066bc:	b538      	push	{r3, r4, r5, lr}
 80066be:	690b      	ldr	r3, [r1, #16]
 80066c0:	4605      	mov	r5, r0
 80066c2:	460c      	mov	r4, r1
 80066c4:	b913      	cbnz	r3, 80066cc <_fflush_r+0x10>
 80066c6:	2500      	movs	r5, #0
 80066c8:	4628      	mov	r0, r5
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
 80066cc:	b118      	cbz	r0, 80066d6 <_fflush_r+0x1a>
 80066ce:	6a03      	ldr	r3, [r0, #32]
 80066d0:	b90b      	cbnz	r3, 80066d6 <_fflush_r+0x1a>
 80066d2:	f7fe fb87 	bl	8004de4 <__sinit>
 80066d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d0f3      	beq.n	80066c6 <_fflush_r+0xa>
 80066de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80066e0:	07d0      	lsls	r0, r2, #31
 80066e2:	d404      	bmi.n	80066ee <_fflush_r+0x32>
 80066e4:	0599      	lsls	r1, r3, #22
 80066e6:	d402      	bmi.n	80066ee <_fflush_r+0x32>
 80066e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066ea:	f7fe fc72 	bl	8004fd2 <__retarget_lock_acquire_recursive>
 80066ee:	4628      	mov	r0, r5
 80066f0:	4621      	mov	r1, r4
 80066f2:	f7ff ff61 	bl	80065b8 <__sflush_r>
 80066f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066f8:	4605      	mov	r5, r0
 80066fa:	07da      	lsls	r2, r3, #31
 80066fc:	d4e4      	bmi.n	80066c8 <_fflush_r+0xc>
 80066fe:	89a3      	ldrh	r3, [r4, #12]
 8006700:	059b      	lsls	r3, r3, #22
 8006702:	d4e1      	bmi.n	80066c8 <_fflush_r+0xc>
 8006704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006706:	f7fe fc65 	bl	8004fd4 <__retarget_lock_release_recursive>
 800670a:	e7dd      	b.n	80066c8 <_fflush_r+0xc>

0800670c <_sbrk_r>:
 800670c:	b538      	push	{r3, r4, r5, lr}
 800670e:	2300      	movs	r3, #0
 8006710:	4d05      	ldr	r5, [pc, #20]	; (8006728 <_sbrk_r+0x1c>)
 8006712:	4604      	mov	r4, r0
 8006714:	4608      	mov	r0, r1
 8006716:	602b      	str	r3, [r5, #0]
 8006718:	f7fa ffb8 	bl	800168c <_sbrk>
 800671c:	1c43      	adds	r3, r0, #1
 800671e:	d102      	bne.n	8006726 <_sbrk_r+0x1a>
 8006720:	682b      	ldr	r3, [r5, #0]
 8006722:	b103      	cbz	r3, 8006726 <_sbrk_r+0x1a>
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	bd38      	pop	{r3, r4, r5, pc}
 8006728:	20000824 	.word	0x20000824

0800672c <memcpy>:
 800672c:	440a      	add	r2, r1
 800672e:	4291      	cmp	r1, r2
 8006730:	f100 33ff 	add.w	r3, r0, #4294967295
 8006734:	d100      	bne.n	8006738 <memcpy+0xc>
 8006736:	4770      	bx	lr
 8006738:	b510      	push	{r4, lr}
 800673a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800673e:	4291      	cmp	r1, r2
 8006740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006744:	d1f9      	bne.n	800673a <memcpy+0xe>
 8006746:	bd10      	pop	{r4, pc}

08006748 <__assert_func>:
 8006748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800674a:	4614      	mov	r4, r2
 800674c:	461a      	mov	r2, r3
 800674e:	4b09      	ldr	r3, [pc, #36]	; (8006774 <__assert_func+0x2c>)
 8006750:	4605      	mov	r5, r0
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68d8      	ldr	r0, [r3, #12]
 8006756:	b14c      	cbz	r4, 800676c <__assert_func+0x24>
 8006758:	4b07      	ldr	r3, [pc, #28]	; (8006778 <__assert_func+0x30>)
 800675a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800675e:	9100      	str	r1, [sp, #0]
 8006760:	462b      	mov	r3, r5
 8006762:	4906      	ldr	r1, [pc, #24]	; (800677c <__assert_func+0x34>)
 8006764:	f000 f842 	bl	80067ec <fiprintf>
 8006768:	f000 f852 	bl	8006810 <abort>
 800676c:	4b04      	ldr	r3, [pc, #16]	; (8006780 <__assert_func+0x38>)
 800676e:	461c      	mov	r4, r3
 8006770:	e7f3      	b.n	800675a <__assert_func+0x12>
 8006772:	bf00      	nop
 8006774:	200000e4 	.word	0x200000e4
 8006778:	08006fc6 	.word	0x08006fc6
 800677c:	08006fd3 	.word	0x08006fd3
 8006780:	08007001 	.word	0x08007001

08006784 <_calloc_r>:
 8006784:	b570      	push	{r4, r5, r6, lr}
 8006786:	fba1 5402 	umull	r5, r4, r1, r2
 800678a:	b934      	cbnz	r4, 800679a <_calloc_r+0x16>
 800678c:	4629      	mov	r1, r5
 800678e:	f7ff fb0f 	bl	8005db0 <_malloc_r>
 8006792:	4606      	mov	r6, r0
 8006794:	b928      	cbnz	r0, 80067a2 <_calloc_r+0x1e>
 8006796:	4630      	mov	r0, r6
 8006798:	bd70      	pop	{r4, r5, r6, pc}
 800679a:	220c      	movs	r2, #12
 800679c:	2600      	movs	r6, #0
 800679e:	6002      	str	r2, [r0, #0]
 80067a0:	e7f9      	b.n	8006796 <_calloc_r+0x12>
 80067a2:	462a      	mov	r2, r5
 80067a4:	4621      	mov	r1, r4
 80067a6:	f7fe fb96 	bl	8004ed6 <memset>
 80067aa:	e7f4      	b.n	8006796 <_calloc_r+0x12>

080067ac <__ascii_mbtowc>:
 80067ac:	b082      	sub	sp, #8
 80067ae:	b901      	cbnz	r1, 80067b2 <__ascii_mbtowc+0x6>
 80067b0:	a901      	add	r1, sp, #4
 80067b2:	b142      	cbz	r2, 80067c6 <__ascii_mbtowc+0x1a>
 80067b4:	b14b      	cbz	r3, 80067ca <__ascii_mbtowc+0x1e>
 80067b6:	7813      	ldrb	r3, [r2, #0]
 80067b8:	600b      	str	r3, [r1, #0]
 80067ba:	7812      	ldrb	r2, [r2, #0]
 80067bc:	1e10      	subs	r0, r2, #0
 80067be:	bf18      	it	ne
 80067c0:	2001      	movne	r0, #1
 80067c2:	b002      	add	sp, #8
 80067c4:	4770      	bx	lr
 80067c6:	4610      	mov	r0, r2
 80067c8:	e7fb      	b.n	80067c2 <__ascii_mbtowc+0x16>
 80067ca:	f06f 0001 	mvn.w	r0, #1
 80067ce:	e7f8      	b.n	80067c2 <__ascii_mbtowc+0x16>

080067d0 <__ascii_wctomb>:
 80067d0:	4603      	mov	r3, r0
 80067d2:	4608      	mov	r0, r1
 80067d4:	b141      	cbz	r1, 80067e8 <__ascii_wctomb+0x18>
 80067d6:	2aff      	cmp	r2, #255	; 0xff
 80067d8:	d904      	bls.n	80067e4 <__ascii_wctomb+0x14>
 80067da:	228a      	movs	r2, #138	; 0x8a
 80067dc:	f04f 30ff 	mov.w	r0, #4294967295
 80067e0:	601a      	str	r2, [r3, #0]
 80067e2:	4770      	bx	lr
 80067e4:	2001      	movs	r0, #1
 80067e6:	700a      	strb	r2, [r1, #0]
 80067e8:	4770      	bx	lr
	...

080067ec <fiprintf>:
 80067ec:	b40e      	push	{r1, r2, r3}
 80067ee:	b503      	push	{r0, r1, lr}
 80067f0:	4601      	mov	r1, r0
 80067f2:	ab03      	add	r3, sp, #12
 80067f4:	4805      	ldr	r0, [pc, #20]	; (800680c <fiprintf+0x20>)
 80067f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067fa:	6800      	ldr	r0, [r0, #0]
 80067fc:	9301      	str	r3, [sp, #4]
 80067fe:	f000 f835 	bl	800686c <_vfiprintf_r>
 8006802:	b002      	add	sp, #8
 8006804:	f85d eb04 	ldr.w	lr, [sp], #4
 8006808:	b003      	add	sp, #12
 800680a:	4770      	bx	lr
 800680c:	200000e4 	.word	0x200000e4

08006810 <abort>:
 8006810:	2006      	movs	r0, #6
 8006812:	b508      	push	{r3, lr}
 8006814:	f000 fa02 	bl	8006c1c <raise>
 8006818:	2001      	movs	r0, #1
 800681a:	f7fa fec4 	bl	80015a6 <_exit>

0800681e <__sfputc_r>:
 800681e:	6893      	ldr	r3, [r2, #8]
 8006820:	b410      	push	{r4}
 8006822:	3b01      	subs	r3, #1
 8006824:	2b00      	cmp	r3, #0
 8006826:	6093      	str	r3, [r2, #8]
 8006828:	da07      	bge.n	800683a <__sfputc_r+0x1c>
 800682a:	6994      	ldr	r4, [r2, #24]
 800682c:	42a3      	cmp	r3, r4
 800682e:	db01      	blt.n	8006834 <__sfputc_r+0x16>
 8006830:	290a      	cmp	r1, #10
 8006832:	d102      	bne.n	800683a <__sfputc_r+0x1c>
 8006834:	bc10      	pop	{r4}
 8006836:	f000 b933 	b.w	8006aa0 <__swbuf_r>
 800683a:	6813      	ldr	r3, [r2, #0]
 800683c:	1c58      	adds	r0, r3, #1
 800683e:	6010      	str	r0, [r2, #0]
 8006840:	7019      	strb	r1, [r3, #0]
 8006842:	4608      	mov	r0, r1
 8006844:	bc10      	pop	{r4}
 8006846:	4770      	bx	lr

08006848 <__sfputs_r>:
 8006848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800684a:	4606      	mov	r6, r0
 800684c:	460f      	mov	r7, r1
 800684e:	4614      	mov	r4, r2
 8006850:	18d5      	adds	r5, r2, r3
 8006852:	42ac      	cmp	r4, r5
 8006854:	d101      	bne.n	800685a <__sfputs_r+0x12>
 8006856:	2000      	movs	r0, #0
 8006858:	e007      	b.n	800686a <__sfputs_r+0x22>
 800685a:	463a      	mov	r2, r7
 800685c:	4630      	mov	r0, r6
 800685e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006862:	f7ff ffdc 	bl	800681e <__sfputc_r>
 8006866:	1c43      	adds	r3, r0, #1
 8006868:	d1f3      	bne.n	8006852 <__sfputs_r+0xa>
 800686a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800686c <_vfiprintf_r>:
 800686c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006870:	460d      	mov	r5, r1
 8006872:	4614      	mov	r4, r2
 8006874:	4698      	mov	r8, r3
 8006876:	4606      	mov	r6, r0
 8006878:	b09d      	sub	sp, #116	; 0x74
 800687a:	b118      	cbz	r0, 8006884 <_vfiprintf_r+0x18>
 800687c:	6a03      	ldr	r3, [r0, #32]
 800687e:	b90b      	cbnz	r3, 8006884 <_vfiprintf_r+0x18>
 8006880:	f7fe fab0 	bl	8004de4 <__sinit>
 8006884:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006886:	07d9      	lsls	r1, r3, #31
 8006888:	d405      	bmi.n	8006896 <_vfiprintf_r+0x2a>
 800688a:	89ab      	ldrh	r3, [r5, #12]
 800688c:	059a      	lsls	r2, r3, #22
 800688e:	d402      	bmi.n	8006896 <_vfiprintf_r+0x2a>
 8006890:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006892:	f7fe fb9e 	bl	8004fd2 <__retarget_lock_acquire_recursive>
 8006896:	89ab      	ldrh	r3, [r5, #12]
 8006898:	071b      	lsls	r3, r3, #28
 800689a:	d501      	bpl.n	80068a0 <_vfiprintf_r+0x34>
 800689c:	692b      	ldr	r3, [r5, #16]
 800689e:	b99b      	cbnz	r3, 80068c8 <_vfiprintf_r+0x5c>
 80068a0:	4629      	mov	r1, r5
 80068a2:	4630      	mov	r0, r6
 80068a4:	f000 f93a 	bl	8006b1c <__swsetup_r>
 80068a8:	b170      	cbz	r0, 80068c8 <_vfiprintf_r+0x5c>
 80068aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068ac:	07dc      	lsls	r4, r3, #31
 80068ae:	d504      	bpl.n	80068ba <_vfiprintf_r+0x4e>
 80068b0:	f04f 30ff 	mov.w	r0, #4294967295
 80068b4:	b01d      	add	sp, #116	; 0x74
 80068b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ba:	89ab      	ldrh	r3, [r5, #12]
 80068bc:	0598      	lsls	r0, r3, #22
 80068be:	d4f7      	bmi.n	80068b0 <_vfiprintf_r+0x44>
 80068c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068c2:	f7fe fb87 	bl	8004fd4 <__retarget_lock_release_recursive>
 80068c6:	e7f3      	b.n	80068b0 <_vfiprintf_r+0x44>
 80068c8:	2300      	movs	r3, #0
 80068ca:	9309      	str	r3, [sp, #36]	; 0x24
 80068cc:	2320      	movs	r3, #32
 80068ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068d2:	2330      	movs	r3, #48	; 0x30
 80068d4:	f04f 0901 	mov.w	r9, #1
 80068d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80068dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006a8c <_vfiprintf_r+0x220>
 80068e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80068e4:	4623      	mov	r3, r4
 80068e6:	469a      	mov	sl, r3
 80068e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068ec:	b10a      	cbz	r2, 80068f2 <_vfiprintf_r+0x86>
 80068ee:	2a25      	cmp	r2, #37	; 0x25
 80068f0:	d1f9      	bne.n	80068e6 <_vfiprintf_r+0x7a>
 80068f2:	ebba 0b04 	subs.w	fp, sl, r4
 80068f6:	d00b      	beq.n	8006910 <_vfiprintf_r+0xa4>
 80068f8:	465b      	mov	r3, fp
 80068fa:	4622      	mov	r2, r4
 80068fc:	4629      	mov	r1, r5
 80068fe:	4630      	mov	r0, r6
 8006900:	f7ff ffa2 	bl	8006848 <__sfputs_r>
 8006904:	3001      	adds	r0, #1
 8006906:	f000 80a9 	beq.w	8006a5c <_vfiprintf_r+0x1f0>
 800690a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800690c:	445a      	add	r2, fp
 800690e:	9209      	str	r2, [sp, #36]	; 0x24
 8006910:	f89a 3000 	ldrb.w	r3, [sl]
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 80a1 	beq.w	8006a5c <_vfiprintf_r+0x1f0>
 800691a:	2300      	movs	r3, #0
 800691c:	f04f 32ff 	mov.w	r2, #4294967295
 8006920:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006924:	f10a 0a01 	add.w	sl, sl, #1
 8006928:	9304      	str	r3, [sp, #16]
 800692a:	9307      	str	r3, [sp, #28]
 800692c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006930:	931a      	str	r3, [sp, #104]	; 0x68
 8006932:	4654      	mov	r4, sl
 8006934:	2205      	movs	r2, #5
 8006936:	f814 1b01 	ldrb.w	r1, [r4], #1
 800693a:	4854      	ldr	r0, [pc, #336]	; (8006a8c <_vfiprintf_r+0x220>)
 800693c:	f7fe fb4b 	bl	8004fd6 <memchr>
 8006940:	9a04      	ldr	r2, [sp, #16]
 8006942:	b9d8      	cbnz	r0, 800697c <_vfiprintf_r+0x110>
 8006944:	06d1      	lsls	r1, r2, #27
 8006946:	bf44      	itt	mi
 8006948:	2320      	movmi	r3, #32
 800694a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800694e:	0713      	lsls	r3, r2, #28
 8006950:	bf44      	itt	mi
 8006952:	232b      	movmi	r3, #43	; 0x2b
 8006954:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006958:	f89a 3000 	ldrb.w	r3, [sl]
 800695c:	2b2a      	cmp	r3, #42	; 0x2a
 800695e:	d015      	beq.n	800698c <_vfiprintf_r+0x120>
 8006960:	4654      	mov	r4, sl
 8006962:	2000      	movs	r0, #0
 8006964:	f04f 0c0a 	mov.w	ip, #10
 8006968:	9a07      	ldr	r2, [sp, #28]
 800696a:	4621      	mov	r1, r4
 800696c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006970:	3b30      	subs	r3, #48	; 0x30
 8006972:	2b09      	cmp	r3, #9
 8006974:	d94d      	bls.n	8006a12 <_vfiprintf_r+0x1a6>
 8006976:	b1b0      	cbz	r0, 80069a6 <_vfiprintf_r+0x13a>
 8006978:	9207      	str	r2, [sp, #28]
 800697a:	e014      	b.n	80069a6 <_vfiprintf_r+0x13a>
 800697c:	eba0 0308 	sub.w	r3, r0, r8
 8006980:	fa09 f303 	lsl.w	r3, r9, r3
 8006984:	4313      	orrs	r3, r2
 8006986:	46a2      	mov	sl, r4
 8006988:	9304      	str	r3, [sp, #16]
 800698a:	e7d2      	b.n	8006932 <_vfiprintf_r+0xc6>
 800698c:	9b03      	ldr	r3, [sp, #12]
 800698e:	1d19      	adds	r1, r3, #4
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	9103      	str	r1, [sp, #12]
 8006994:	2b00      	cmp	r3, #0
 8006996:	bfbb      	ittet	lt
 8006998:	425b      	neglt	r3, r3
 800699a:	f042 0202 	orrlt.w	r2, r2, #2
 800699e:	9307      	strge	r3, [sp, #28]
 80069a0:	9307      	strlt	r3, [sp, #28]
 80069a2:	bfb8      	it	lt
 80069a4:	9204      	strlt	r2, [sp, #16]
 80069a6:	7823      	ldrb	r3, [r4, #0]
 80069a8:	2b2e      	cmp	r3, #46	; 0x2e
 80069aa:	d10c      	bne.n	80069c6 <_vfiprintf_r+0x15a>
 80069ac:	7863      	ldrb	r3, [r4, #1]
 80069ae:	2b2a      	cmp	r3, #42	; 0x2a
 80069b0:	d134      	bne.n	8006a1c <_vfiprintf_r+0x1b0>
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	3402      	adds	r4, #2
 80069b6:	1d1a      	adds	r2, r3, #4
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	9203      	str	r2, [sp, #12]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	bfb8      	it	lt
 80069c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80069c4:	9305      	str	r3, [sp, #20]
 80069c6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006a90 <_vfiprintf_r+0x224>
 80069ca:	2203      	movs	r2, #3
 80069cc:	4650      	mov	r0, sl
 80069ce:	7821      	ldrb	r1, [r4, #0]
 80069d0:	f7fe fb01 	bl	8004fd6 <memchr>
 80069d4:	b138      	cbz	r0, 80069e6 <_vfiprintf_r+0x17a>
 80069d6:	2240      	movs	r2, #64	; 0x40
 80069d8:	9b04      	ldr	r3, [sp, #16]
 80069da:	eba0 000a 	sub.w	r0, r0, sl
 80069de:	4082      	lsls	r2, r0
 80069e0:	4313      	orrs	r3, r2
 80069e2:	3401      	adds	r4, #1
 80069e4:	9304      	str	r3, [sp, #16]
 80069e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ea:	2206      	movs	r2, #6
 80069ec:	4829      	ldr	r0, [pc, #164]	; (8006a94 <_vfiprintf_r+0x228>)
 80069ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069f2:	f7fe faf0 	bl	8004fd6 <memchr>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d03f      	beq.n	8006a7a <_vfiprintf_r+0x20e>
 80069fa:	4b27      	ldr	r3, [pc, #156]	; (8006a98 <_vfiprintf_r+0x22c>)
 80069fc:	bb1b      	cbnz	r3, 8006a46 <_vfiprintf_r+0x1da>
 80069fe:	9b03      	ldr	r3, [sp, #12]
 8006a00:	3307      	adds	r3, #7
 8006a02:	f023 0307 	bic.w	r3, r3, #7
 8006a06:	3308      	adds	r3, #8
 8006a08:	9303      	str	r3, [sp, #12]
 8006a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a0c:	443b      	add	r3, r7
 8006a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006a10:	e768      	b.n	80068e4 <_vfiprintf_r+0x78>
 8006a12:	460c      	mov	r4, r1
 8006a14:	2001      	movs	r0, #1
 8006a16:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a1a:	e7a6      	b.n	800696a <_vfiprintf_r+0xfe>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	f04f 0c0a 	mov.w	ip, #10
 8006a22:	4619      	mov	r1, r3
 8006a24:	3401      	adds	r4, #1
 8006a26:	9305      	str	r3, [sp, #20]
 8006a28:	4620      	mov	r0, r4
 8006a2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a2e:	3a30      	subs	r2, #48	; 0x30
 8006a30:	2a09      	cmp	r2, #9
 8006a32:	d903      	bls.n	8006a3c <_vfiprintf_r+0x1d0>
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d0c6      	beq.n	80069c6 <_vfiprintf_r+0x15a>
 8006a38:	9105      	str	r1, [sp, #20]
 8006a3a:	e7c4      	b.n	80069c6 <_vfiprintf_r+0x15a>
 8006a3c:	4604      	mov	r4, r0
 8006a3e:	2301      	movs	r3, #1
 8006a40:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a44:	e7f0      	b.n	8006a28 <_vfiprintf_r+0x1bc>
 8006a46:	ab03      	add	r3, sp, #12
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	462a      	mov	r2, r5
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	4b13      	ldr	r3, [pc, #76]	; (8006a9c <_vfiprintf_r+0x230>)
 8006a50:	a904      	add	r1, sp, #16
 8006a52:	f7fd fd79 	bl	8004548 <_printf_float>
 8006a56:	4607      	mov	r7, r0
 8006a58:	1c78      	adds	r0, r7, #1
 8006a5a:	d1d6      	bne.n	8006a0a <_vfiprintf_r+0x19e>
 8006a5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a5e:	07d9      	lsls	r1, r3, #31
 8006a60:	d405      	bmi.n	8006a6e <_vfiprintf_r+0x202>
 8006a62:	89ab      	ldrh	r3, [r5, #12]
 8006a64:	059a      	lsls	r2, r3, #22
 8006a66:	d402      	bmi.n	8006a6e <_vfiprintf_r+0x202>
 8006a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a6a:	f7fe fab3 	bl	8004fd4 <__retarget_lock_release_recursive>
 8006a6e:	89ab      	ldrh	r3, [r5, #12]
 8006a70:	065b      	lsls	r3, r3, #25
 8006a72:	f53f af1d 	bmi.w	80068b0 <_vfiprintf_r+0x44>
 8006a76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a78:	e71c      	b.n	80068b4 <_vfiprintf_r+0x48>
 8006a7a:	ab03      	add	r3, sp, #12
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	462a      	mov	r2, r5
 8006a80:	4630      	mov	r0, r6
 8006a82:	4b06      	ldr	r3, [pc, #24]	; (8006a9c <_vfiprintf_r+0x230>)
 8006a84:	a904      	add	r1, sp, #16
 8006a86:	f7fd ffff 	bl	8004a88 <_printf_i>
 8006a8a:	e7e4      	b.n	8006a56 <_vfiprintf_r+0x1ea>
 8006a8c:	08007103 	.word	0x08007103
 8006a90:	08007109 	.word	0x08007109
 8006a94:	0800710d 	.word	0x0800710d
 8006a98:	08004549 	.word	0x08004549
 8006a9c:	08006849 	.word	0x08006849

08006aa0 <__swbuf_r>:
 8006aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa2:	460e      	mov	r6, r1
 8006aa4:	4614      	mov	r4, r2
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	b118      	cbz	r0, 8006ab2 <__swbuf_r+0x12>
 8006aaa:	6a03      	ldr	r3, [r0, #32]
 8006aac:	b90b      	cbnz	r3, 8006ab2 <__swbuf_r+0x12>
 8006aae:	f7fe f999 	bl	8004de4 <__sinit>
 8006ab2:	69a3      	ldr	r3, [r4, #24]
 8006ab4:	60a3      	str	r3, [r4, #8]
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	071a      	lsls	r2, r3, #28
 8006aba:	d525      	bpl.n	8006b08 <__swbuf_r+0x68>
 8006abc:	6923      	ldr	r3, [r4, #16]
 8006abe:	b31b      	cbz	r3, 8006b08 <__swbuf_r+0x68>
 8006ac0:	6823      	ldr	r3, [r4, #0]
 8006ac2:	6922      	ldr	r2, [r4, #16]
 8006ac4:	b2f6      	uxtb	r6, r6
 8006ac6:	1a98      	subs	r0, r3, r2
 8006ac8:	6963      	ldr	r3, [r4, #20]
 8006aca:	4637      	mov	r7, r6
 8006acc:	4283      	cmp	r3, r0
 8006ace:	dc04      	bgt.n	8006ada <__swbuf_r+0x3a>
 8006ad0:	4621      	mov	r1, r4
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	f7ff fdf2 	bl	80066bc <_fflush_r>
 8006ad8:	b9e0      	cbnz	r0, 8006b14 <__swbuf_r+0x74>
 8006ada:	68a3      	ldr	r3, [r4, #8]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	60a3      	str	r3, [r4, #8]
 8006ae0:	6823      	ldr	r3, [r4, #0]
 8006ae2:	1c5a      	adds	r2, r3, #1
 8006ae4:	6022      	str	r2, [r4, #0]
 8006ae6:	701e      	strb	r6, [r3, #0]
 8006ae8:	6962      	ldr	r2, [r4, #20]
 8006aea:	1c43      	adds	r3, r0, #1
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d004      	beq.n	8006afa <__swbuf_r+0x5a>
 8006af0:	89a3      	ldrh	r3, [r4, #12]
 8006af2:	07db      	lsls	r3, r3, #31
 8006af4:	d506      	bpl.n	8006b04 <__swbuf_r+0x64>
 8006af6:	2e0a      	cmp	r6, #10
 8006af8:	d104      	bne.n	8006b04 <__swbuf_r+0x64>
 8006afa:	4621      	mov	r1, r4
 8006afc:	4628      	mov	r0, r5
 8006afe:	f7ff fddd 	bl	80066bc <_fflush_r>
 8006b02:	b938      	cbnz	r0, 8006b14 <__swbuf_r+0x74>
 8006b04:	4638      	mov	r0, r7
 8006b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b08:	4621      	mov	r1, r4
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	f000 f806 	bl	8006b1c <__swsetup_r>
 8006b10:	2800      	cmp	r0, #0
 8006b12:	d0d5      	beq.n	8006ac0 <__swbuf_r+0x20>
 8006b14:	f04f 37ff 	mov.w	r7, #4294967295
 8006b18:	e7f4      	b.n	8006b04 <__swbuf_r+0x64>
	...

08006b1c <__swsetup_r>:
 8006b1c:	b538      	push	{r3, r4, r5, lr}
 8006b1e:	4b2a      	ldr	r3, [pc, #168]	; (8006bc8 <__swsetup_r+0xac>)
 8006b20:	4605      	mov	r5, r0
 8006b22:	6818      	ldr	r0, [r3, #0]
 8006b24:	460c      	mov	r4, r1
 8006b26:	b118      	cbz	r0, 8006b30 <__swsetup_r+0x14>
 8006b28:	6a03      	ldr	r3, [r0, #32]
 8006b2a:	b90b      	cbnz	r3, 8006b30 <__swsetup_r+0x14>
 8006b2c:	f7fe f95a 	bl	8004de4 <__sinit>
 8006b30:	89a3      	ldrh	r3, [r4, #12]
 8006b32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b36:	0718      	lsls	r0, r3, #28
 8006b38:	d422      	bmi.n	8006b80 <__swsetup_r+0x64>
 8006b3a:	06d9      	lsls	r1, r3, #27
 8006b3c:	d407      	bmi.n	8006b4e <__swsetup_r+0x32>
 8006b3e:	2309      	movs	r3, #9
 8006b40:	602b      	str	r3, [r5, #0]
 8006b42:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b46:	f04f 30ff 	mov.w	r0, #4294967295
 8006b4a:	81a3      	strh	r3, [r4, #12]
 8006b4c:	e034      	b.n	8006bb8 <__swsetup_r+0x9c>
 8006b4e:	0758      	lsls	r0, r3, #29
 8006b50:	d512      	bpl.n	8006b78 <__swsetup_r+0x5c>
 8006b52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b54:	b141      	cbz	r1, 8006b68 <__swsetup_r+0x4c>
 8006b56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b5a:	4299      	cmp	r1, r3
 8006b5c:	d002      	beq.n	8006b64 <__swsetup_r+0x48>
 8006b5e:	4628      	mov	r0, r5
 8006b60:	f7ff f8b6 	bl	8005cd0 <_free_r>
 8006b64:	2300      	movs	r3, #0
 8006b66:	6363      	str	r3, [r4, #52]	; 0x34
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b6e:	81a3      	strh	r3, [r4, #12]
 8006b70:	2300      	movs	r3, #0
 8006b72:	6063      	str	r3, [r4, #4]
 8006b74:	6923      	ldr	r3, [r4, #16]
 8006b76:	6023      	str	r3, [r4, #0]
 8006b78:	89a3      	ldrh	r3, [r4, #12]
 8006b7a:	f043 0308 	orr.w	r3, r3, #8
 8006b7e:	81a3      	strh	r3, [r4, #12]
 8006b80:	6923      	ldr	r3, [r4, #16]
 8006b82:	b94b      	cbnz	r3, 8006b98 <__swsetup_r+0x7c>
 8006b84:	89a3      	ldrh	r3, [r4, #12]
 8006b86:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b8e:	d003      	beq.n	8006b98 <__swsetup_r+0x7c>
 8006b90:	4621      	mov	r1, r4
 8006b92:	4628      	mov	r0, r5
 8006b94:	f000 f883 	bl	8006c9e <__smakebuf_r>
 8006b98:	89a0      	ldrh	r0, [r4, #12]
 8006b9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b9e:	f010 0301 	ands.w	r3, r0, #1
 8006ba2:	d00a      	beq.n	8006bba <__swsetup_r+0x9e>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60a3      	str	r3, [r4, #8]
 8006ba8:	6963      	ldr	r3, [r4, #20]
 8006baa:	425b      	negs	r3, r3
 8006bac:	61a3      	str	r3, [r4, #24]
 8006bae:	6923      	ldr	r3, [r4, #16]
 8006bb0:	b943      	cbnz	r3, 8006bc4 <__swsetup_r+0xa8>
 8006bb2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006bb6:	d1c4      	bne.n	8006b42 <__swsetup_r+0x26>
 8006bb8:	bd38      	pop	{r3, r4, r5, pc}
 8006bba:	0781      	lsls	r1, r0, #30
 8006bbc:	bf58      	it	pl
 8006bbe:	6963      	ldrpl	r3, [r4, #20]
 8006bc0:	60a3      	str	r3, [r4, #8]
 8006bc2:	e7f4      	b.n	8006bae <__swsetup_r+0x92>
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	e7f7      	b.n	8006bb8 <__swsetup_r+0x9c>
 8006bc8:	200000e4 	.word	0x200000e4

08006bcc <_raise_r>:
 8006bcc:	291f      	cmp	r1, #31
 8006bce:	b538      	push	{r3, r4, r5, lr}
 8006bd0:	4604      	mov	r4, r0
 8006bd2:	460d      	mov	r5, r1
 8006bd4:	d904      	bls.n	8006be0 <_raise_r+0x14>
 8006bd6:	2316      	movs	r3, #22
 8006bd8:	6003      	str	r3, [r0, #0]
 8006bda:	f04f 30ff 	mov.w	r0, #4294967295
 8006bde:	bd38      	pop	{r3, r4, r5, pc}
 8006be0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006be2:	b112      	cbz	r2, 8006bea <_raise_r+0x1e>
 8006be4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006be8:	b94b      	cbnz	r3, 8006bfe <_raise_r+0x32>
 8006bea:	4620      	mov	r0, r4
 8006bec:	f000 f830 	bl	8006c50 <_getpid_r>
 8006bf0:	462a      	mov	r2, r5
 8006bf2:	4601      	mov	r1, r0
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bfa:	f000 b817 	b.w	8006c2c <_kill_r>
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d00a      	beq.n	8006c18 <_raise_r+0x4c>
 8006c02:	1c59      	adds	r1, r3, #1
 8006c04:	d103      	bne.n	8006c0e <_raise_r+0x42>
 8006c06:	2316      	movs	r3, #22
 8006c08:	6003      	str	r3, [r0, #0]
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	e7e7      	b.n	8006bde <_raise_r+0x12>
 8006c0e:	2400      	movs	r4, #0
 8006c10:	4628      	mov	r0, r5
 8006c12:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006c16:	4798      	blx	r3
 8006c18:	2000      	movs	r0, #0
 8006c1a:	e7e0      	b.n	8006bde <_raise_r+0x12>

08006c1c <raise>:
 8006c1c:	4b02      	ldr	r3, [pc, #8]	; (8006c28 <raise+0xc>)
 8006c1e:	4601      	mov	r1, r0
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	f7ff bfd3 	b.w	8006bcc <_raise_r>
 8006c26:	bf00      	nop
 8006c28:	200000e4 	.word	0x200000e4

08006c2c <_kill_r>:
 8006c2c:	b538      	push	{r3, r4, r5, lr}
 8006c2e:	2300      	movs	r3, #0
 8006c30:	4d06      	ldr	r5, [pc, #24]	; (8006c4c <_kill_r+0x20>)
 8006c32:	4604      	mov	r4, r0
 8006c34:	4608      	mov	r0, r1
 8006c36:	4611      	mov	r1, r2
 8006c38:	602b      	str	r3, [r5, #0]
 8006c3a:	f7fa fca4 	bl	8001586 <_kill>
 8006c3e:	1c43      	adds	r3, r0, #1
 8006c40:	d102      	bne.n	8006c48 <_kill_r+0x1c>
 8006c42:	682b      	ldr	r3, [r5, #0]
 8006c44:	b103      	cbz	r3, 8006c48 <_kill_r+0x1c>
 8006c46:	6023      	str	r3, [r4, #0]
 8006c48:	bd38      	pop	{r3, r4, r5, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20000824 	.word	0x20000824

08006c50 <_getpid_r>:
 8006c50:	f7fa bc92 	b.w	8001578 <_getpid>

08006c54 <__swhatbuf_r>:
 8006c54:	b570      	push	{r4, r5, r6, lr}
 8006c56:	460c      	mov	r4, r1
 8006c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c5c:	4615      	mov	r5, r2
 8006c5e:	2900      	cmp	r1, #0
 8006c60:	461e      	mov	r6, r3
 8006c62:	b096      	sub	sp, #88	; 0x58
 8006c64:	da0c      	bge.n	8006c80 <__swhatbuf_r+0x2c>
 8006c66:	89a3      	ldrh	r3, [r4, #12]
 8006c68:	2100      	movs	r1, #0
 8006c6a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006c6e:	bf0c      	ite	eq
 8006c70:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006c74:	2340      	movne	r3, #64	; 0x40
 8006c76:	2000      	movs	r0, #0
 8006c78:	6031      	str	r1, [r6, #0]
 8006c7a:	602b      	str	r3, [r5, #0]
 8006c7c:	b016      	add	sp, #88	; 0x58
 8006c7e:	bd70      	pop	{r4, r5, r6, pc}
 8006c80:	466a      	mov	r2, sp
 8006c82:	f000 f849 	bl	8006d18 <_fstat_r>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	dbed      	blt.n	8006c66 <__swhatbuf_r+0x12>
 8006c8a:	9901      	ldr	r1, [sp, #4]
 8006c8c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006c90:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006c94:	4259      	negs	r1, r3
 8006c96:	4159      	adcs	r1, r3
 8006c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c9c:	e7eb      	b.n	8006c76 <__swhatbuf_r+0x22>

08006c9e <__smakebuf_r>:
 8006c9e:	898b      	ldrh	r3, [r1, #12]
 8006ca0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ca2:	079d      	lsls	r5, r3, #30
 8006ca4:	4606      	mov	r6, r0
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	d507      	bpl.n	8006cba <__smakebuf_r+0x1c>
 8006caa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006cae:	6023      	str	r3, [r4, #0]
 8006cb0:	6123      	str	r3, [r4, #16]
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	6163      	str	r3, [r4, #20]
 8006cb6:	b002      	add	sp, #8
 8006cb8:	bd70      	pop	{r4, r5, r6, pc}
 8006cba:	466a      	mov	r2, sp
 8006cbc:	ab01      	add	r3, sp, #4
 8006cbe:	f7ff ffc9 	bl	8006c54 <__swhatbuf_r>
 8006cc2:	9900      	ldr	r1, [sp, #0]
 8006cc4:	4605      	mov	r5, r0
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	f7ff f872 	bl	8005db0 <_malloc_r>
 8006ccc:	b948      	cbnz	r0, 8006ce2 <__smakebuf_r+0x44>
 8006cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cd2:	059a      	lsls	r2, r3, #22
 8006cd4:	d4ef      	bmi.n	8006cb6 <__smakebuf_r+0x18>
 8006cd6:	f023 0303 	bic.w	r3, r3, #3
 8006cda:	f043 0302 	orr.w	r3, r3, #2
 8006cde:	81a3      	strh	r3, [r4, #12]
 8006ce0:	e7e3      	b.n	8006caa <__smakebuf_r+0xc>
 8006ce2:	89a3      	ldrh	r3, [r4, #12]
 8006ce4:	6020      	str	r0, [r4, #0]
 8006ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cea:	81a3      	strh	r3, [r4, #12]
 8006cec:	9b00      	ldr	r3, [sp, #0]
 8006cee:	6120      	str	r0, [r4, #16]
 8006cf0:	6163      	str	r3, [r4, #20]
 8006cf2:	9b01      	ldr	r3, [sp, #4]
 8006cf4:	b15b      	cbz	r3, 8006d0e <__smakebuf_r+0x70>
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cfc:	f000 f81e 	bl	8006d3c <_isatty_r>
 8006d00:	b128      	cbz	r0, 8006d0e <__smakebuf_r+0x70>
 8006d02:	89a3      	ldrh	r3, [r4, #12]
 8006d04:	f023 0303 	bic.w	r3, r3, #3
 8006d08:	f043 0301 	orr.w	r3, r3, #1
 8006d0c:	81a3      	strh	r3, [r4, #12]
 8006d0e:	89a3      	ldrh	r3, [r4, #12]
 8006d10:	431d      	orrs	r5, r3
 8006d12:	81a5      	strh	r5, [r4, #12]
 8006d14:	e7cf      	b.n	8006cb6 <__smakebuf_r+0x18>
	...

08006d18 <_fstat_r>:
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	4d06      	ldr	r5, [pc, #24]	; (8006d38 <_fstat_r+0x20>)
 8006d1e:	4604      	mov	r4, r0
 8006d20:	4608      	mov	r0, r1
 8006d22:	4611      	mov	r1, r2
 8006d24:	602b      	str	r3, [r5, #0]
 8006d26:	f7fa fc8c 	bl	8001642 <_fstat>
 8006d2a:	1c43      	adds	r3, r0, #1
 8006d2c:	d102      	bne.n	8006d34 <_fstat_r+0x1c>
 8006d2e:	682b      	ldr	r3, [r5, #0]
 8006d30:	b103      	cbz	r3, 8006d34 <_fstat_r+0x1c>
 8006d32:	6023      	str	r3, [r4, #0]
 8006d34:	bd38      	pop	{r3, r4, r5, pc}
 8006d36:	bf00      	nop
 8006d38:	20000824 	.word	0x20000824

08006d3c <_isatty_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	2300      	movs	r3, #0
 8006d40:	4d05      	ldr	r5, [pc, #20]	; (8006d58 <_isatty_r+0x1c>)
 8006d42:	4604      	mov	r4, r0
 8006d44:	4608      	mov	r0, r1
 8006d46:	602b      	str	r3, [r5, #0]
 8006d48:	f7fa fc8a 	bl	8001660 <_isatty>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d102      	bne.n	8006d56 <_isatty_r+0x1a>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	b103      	cbz	r3, 8006d56 <_isatty_r+0x1a>
 8006d54:	6023      	str	r3, [r4, #0]
 8006d56:	bd38      	pop	{r3, r4, r5, pc}
 8006d58:	20000824 	.word	0x20000824

08006d5c <_init>:
 8006d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d5e:	bf00      	nop
 8006d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d62:	bc08      	pop	{r3}
 8006d64:	469e      	mov	lr, r3
 8006d66:	4770      	bx	lr

08006d68 <_fini>:
 8006d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6a:	bf00      	nop
 8006d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d6e:	bc08      	pop	{r3}
 8006d70:	469e      	mov	lr, r3
 8006d72:	4770      	bx	lr
