$date
	Thu Oct 01 18:28:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BANCODEPRUEBA $end
$var wire 1 ! taima $end
$var wire 3 " count [2:0] $end
$var reg 1 # CLK1 $end
$var reg 1 $ CLK2 $end
$var reg 2 % M [1:0] $end
$scope module TIMA $end
$var wire 1 # CLK $end
$var wire 2 & M [1:0] $end
$var reg 1 ! Y $end
$var reg 3 ' count [2:0] $end
$var reg 1 ( permit $end
$var reg 3 ) tiempo [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
1(
bx '
b0 &
b0 %
0$
0#
bx "
x!
$end
#1
b0 "
b0 '
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
b1 %
b1 &
1$
#11
0!
b1 )
1#
#12
0#
#13
b1 "
b1 '
b10 )
1#
#14
0#
#15
b10 "
b10 '
b11 )
1#
#16
0#
#17
b11 "
b11 '
b100 )
1#
#18
0#
#19
b100 "
b100 '
b101 )
1#
#20
0#
0$
#21
b101 "
b101 '
0(
1!
b110 )
1#
#22
0#
#23
b110 "
b110 '
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
1$
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
0$
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
#50
0#
1$
#51
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
0$
#61
1#
#62
0#
#63
1#
#64
0#
#65
1#
#66
0#
#67
1#
#68
0#
#69
1#
#70
0#
1$
#71
1#
#72
0#
#73
1#
#74
0#
#75
1#
#76
0#
#77
1#
#78
0#
#79
1#
#80
0#
0$
#81
1#
#82
0#
#83
1#
#84
0#
#85
1#
#86
0#
#87
1#
#88
0#
#89
1#
#90
0#
1$
#91
1#
#92
0#
#93
1#
#94
0#
#95
1#
#96
0#
#97
1#
#98
0#
#99
1#
#100
0#
0$
