// Seed: 1488421296
module module_0 (
    id_1
);
  inout tri id_1;
  assign id_1 = 1;
  assign module_1.id_14 = 0;
  wire id_2;
  id_3 :
  assert property (@(posedge -1) id_1) id_3 <= id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd40,
    parameter id_4  = 32'd26
) (
    input supply0 id_0,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input uwire _id_4,
    input uwire id_5,
    output tri id_6,
    output tri id_7,
    input supply1 id_8,
    output wire id_9,
    input wire id_10,
    input tri1 id_11,
    input supply1 _id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri id_15[id_4  .  id_12 : id_4],
    output uwire id_16,
    output tri id_17,
    input wand id_18
);
  wire [-1 'b0 : ""] id_20, id_21, id_22;
  module_0 modCall_1 (id_21);
endmodule
