Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Nov 17 00:01:22 2023
| Host         : DESKTOP-DTP78NV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/SOC/course-lab_4-2022.1/4_2_vivado/project_1/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (37)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_stb_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

la_data_out[0]
la_data_out[1]
la_data_out[2]
la_data_out[3]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[1]
wbs_dat_o[2]
wbs_dat_o[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.690        0.000                      0                   13        0.146        0.000                      0                   13        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            6.690        0.000                      0                   13        0.146        0.000                      0                   13        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.773ns (30.043%)  route 1.800ns (69.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         1.000     3.934    mprj/io_out[1]
                                                                      r  mprj/count[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.229 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.029    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    mprj/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.773ns (30.043%)  route 1.800ns (69.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         1.000     3.934    mprj/io_out[1]
                                                                      r  mprj/count[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.229 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.029    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    mprj/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.773ns (30.043%)  route 1.800ns (69.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         1.000     3.934    mprj/io_out[1]
                                                                      r  mprj/count[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.229 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.029    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    mprj/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.773ns (30.043%)  route 1.800ns (69.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         1.000     3.934    mprj/io_out[1]
                                                                      r  mprj/count[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.229 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.029    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    mprj/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.797ns (50.764%)  route 0.773ns (49.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    mprj/io_out[0]
                                                                      r  mprj/count[3]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  mprj/count[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.026    mprj/p_0_in[3]
                         FDRE                                         r  mprj/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 mprj/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/READY_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.773ns (50.000%)  route 0.773ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[2]/Q
                         net (fo=6, unplaced)         0.773     3.707    mprj/io_out[2]
                                                                      r  mprj/READY_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.002 r  mprj/READY_i_1/O
                         net (fo=1, unplaced)         0.000     4.002    mprj/READY_i_1_n_0
                         FDRE                                         r  mprj/READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/READY_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/READY_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.773ns (50.000%)  route 0.773ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    mprj/io_out[0]
                                                                      r  mprj/count[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  mprj/count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.002    mprj/p_0_in[2]
                         FDRE                                         r  mprj/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.795ns (53.142%)  route 0.701ns (46.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         0.701     3.635    mprj/io_out[1]
                                                                      r  mprj/wb_ctrl_o[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.317     3.952 r  mprj/wb_ctrl_o[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.952    mprj_n_6
                         FDRE                                         r  wb_ctrl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    wb_ctrl_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 mprj/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.795ns (53.392%)  route 0.694ns (46.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[3]/Q
                         net (fo=5, unplaced)         0.694     3.628    mprj/io_out[3]
                                                                      r  mprj/wb_ctrl_o[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.317     3.945 r  mprj/wb_ctrl_o[3]_i_2/O
                         net (fo=1, unplaced)         0.000     3.945    mprj_n_8
                         FDRE                                         r  wb_ctrl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    wb_ctrl_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.773ns (52.549%)  route 0.698ns (47.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.698     3.632    mprj/io_out[0]
                                                                      r  mprj/wb_ctrl_o[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.295     3.927 r  mprj/wb_ctrl_o[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.927    mprj_n_1
                         FDRE                                         r  wb_ctrl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    12.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    wb_ctrl_o_reg[0]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                  8.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    mprj/io_out[0]
                                                                      f  mprj/count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.067 r  mprj/count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    mprj/p_0_in[0]
                         FDRE                                         r  mprj/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mprj/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    mprj/io_out[2]
                                                                      r  mprj/count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.067 r  mprj/count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    mprj/p_0_in[2]
                         FDRE                                         r  mprj/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mprj/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    mprj/io_out[3]
                                                                      r  mprj/count[3]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  mprj/count[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.068    mprj/p_0_in[3]
                         FDRE                                         r  mprj/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    mprj/io_out[1]
                                                                      r  mprj/count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.071 r  mprj/count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    mprj/p_0_in[1]
                         FDRE                                         r  mprj/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/READY_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.245ns (53.509%)  route 0.213ns (46.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         0.213     1.037    mprj/io_out[1]
                                                                      r  mprj/READY_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.135 r  mprj/READY_i_1/O
                         net (fo=1, unplaced)         0.000     1.135    mprj/READY_i_1_n_0
                         FDRE                                         r  mprj/READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/READY_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/READY_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 mprj/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.244ns (45.477%)  route 0.293ns (54.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[3]/Q
                         net (fo=5, unplaced)         0.293     1.117    mprj/io_out[3]
                                                                      r  mprj/wb_ctrl_o[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.097     1.214 r  mprj/wb_ctrl_o[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.214    mprj_n_8
                         FDRE                                         r  wb_ctrl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wb_ctrl_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.245ns (45.436%)  route 0.294ns (54.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.294     1.119    mprj/io_out[0]
                                                                      r  mprj/wb_ctrl_o[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.217 r  mprj/wb_ctrl_o[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    mprj_n_1
                         FDRE                                         r  wb_ctrl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wb_ctrl_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mprj/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.245ns (45.436%)  route 0.294ns (54.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[2]/Q
                         net (fo=6, unplaced)         0.294     1.119    mprj/io_out[2]
                                                                      r  mprj/wb_ctrl_o[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.217 r  mprj/wb_ctrl_o[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    mprj_n_7
                         FDRE                                         r  wb_ctrl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wb_ctrl_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_ctrl_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.244ns (45.228%)  route 0.295ns (54.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         0.295     1.120    mprj/io_out[1]
                                                                      r  mprj/wb_ctrl_o[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.097     1.217 r  mprj/wb_ctrl_o[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    mprj_n_6
                         FDRE                                         r  wb_ctrl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wb_ctrl_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 mprj/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.245ns (28.008%)  route 0.630ns (71.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[3]/Q
                         net (fo=5, unplaced)         0.293     1.117    mprj/io_out[3]
                                                                      r  mprj/count[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.215 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.337     1.552    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_R)        -0.012     0.811    mprj/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.742    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                wb_ctrl_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                wb_ctrl_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                wb_ctrl_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                wb_ctrl_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                mprj/READY_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                mprj/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                mprj/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                mprj/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                mprj/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                mprj/READY_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                mprj/READY_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                wb_ctrl_o_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                mprj/READY_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                mprj/READY_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.800     3.734    la_data_out_OBUF[0]
                                                                      r  la_data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  la_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    la_data_out[0]
                                                                      r  la_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         0.800     3.734    la_data_out_OBUF[1]
                                                                      r  la_data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  la_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.544    la_data_out[1]
                                                                      r  la_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[2]/Q
                         net (fo=6, unplaced)         0.800     3.734    la_data_out_OBUF[2]
                                                                      r  la_data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  la_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    la_data_out[2]
                                                                      r  la_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/count_reg[3]/Q
                         net (fo=5, unplaced)         0.800     3.734    la_data_out_OBUF[3]
                                                                      r  la_data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  la_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    la_data_out[3]
                                                                      r  la_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/READY_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/READY_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/READY_reg/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wb_ctrl_o_reg[0]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wb_ctrl_o_reg[1]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wb_ctrl_o_reg[2]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wb_ctrl_o_reg[3]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[3]
                                                                      r  wbs_dat_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[3]
                                                                      r  wbs_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[0]/Q
                         net (fo=6, unplaced)         0.337     1.162    la_data_out_OBUF[0]
                                                                      r  la_data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  la_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    la_data_out[0]
                                                                      r  la_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[1]/Q
                         net (fo=7, unplaced)         0.337     1.162    la_data_out_OBUF[1]
                                                                      r  la_data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  la_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    la_data_out[1]
                                                                      r  la_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[2]/Q
                         net (fo=6, unplaced)         0.337     1.162    la_data_out_OBUF[2]
                                                                      r  la_data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  la_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    la_data_out[2]
                                                                      r  la_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/count_reg[3]/Q
                         net (fo=5, unplaced)         0.337     1.162    la_data_out_OBUF[3]
                                                                      r  la_data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  la_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    la_data_out[3]
                                                                      r  la_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/READY_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/READY_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/READY_reg/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wb_ctrl_o_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wb_ctrl_o_reg[1]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wb_ctrl_o_reg[2]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_ctrl_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wb_ctrl_o_reg[3]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[3]
                                                                      r  wbs_dat_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[3]
                                                                      r  wbs_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            wb_ctrl_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.220ns (32.775%)  route 2.502ns (67.225%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wbs_dat_i_IBUF[14]
                                                                      r  wb_ctrl_o[3]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wb_ctrl_o[3]_i_3/O
                         net (fo=1, unplaced)         0.902     2.797    wb_ctrl_o[3]_i_3_n_0
                                                                      r  wb_ctrl_o[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.921 r  wb_ctrl_o[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.721    wb_ctrl_o[3]_i_1_n_0
                         FDRE                                         r  wb_ctrl_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[0]/C

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            wb_ctrl_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.220ns (32.775%)  route 2.502ns (67.225%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wbs_dat_i_IBUF[14]
                                                                      r  wb_ctrl_o[3]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wb_ctrl_o[3]_i_3/O
                         net (fo=1, unplaced)         0.902     2.797    wb_ctrl_o[3]_i_3_n_0
                                                                      r  wb_ctrl_o[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.921 r  wb_ctrl_o[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.721    wb_ctrl_o[3]_i_1_n_0
                         FDRE                                         r  wb_ctrl_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            wb_ctrl_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.220ns (32.775%)  route 2.502ns (67.225%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wbs_dat_i_IBUF[14]
                                                                      r  wb_ctrl_o[3]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wb_ctrl_o[3]_i_3/O
                         net (fo=1, unplaced)         0.902     2.797    wb_ctrl_o[3]_i_3_n_0
                                                                      r  wb_ctrl_o[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.921 r  wb_ctrl_o[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.721    wb_ctrl_o[3]_i_1_n_0
                         FDRE                                         r  wb_ctrl_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[2]/C

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            wb_ctrl_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.220ns (32.775%)  route 2.502ns (67.225%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wbs_dat_i_IBUF[14]
                                                                      r  wb_ctrl_o[3]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wb_ctrl_o[3]_i_3/O
                         net (fo=1, unplaced)         0.902     2.797    wb_ctrl_o[3]_i_3_n_0
                                                                      r  wb_ctrl_o[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.921 r  wb_ctrl_o[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.721    wb_ctrl_o[3]_i_1_n_0
                         FDRE                                         r  wb_ctrl_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            mprj/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.220ns (36.469%)  route 2.125ns (63.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.525     2.420    mprj/io_oeb_OBUF[0]
                                                                      r  mprj/count[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.544 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.344    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            mprj/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.220ns (36.469%)  route 2.125ns (63.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.525     2.420    mprj/io_oeb_OBUF[0]
                                                                      r  mprj/count[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.544 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.344    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            mprj/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.220ns (36.469%)  route 2.125ns (63.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.525     2.420    mprj/io_oeb_OBUF[0]
                                                                      r  mprj/count[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.544 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.344    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            mprj/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.220ns (36.469%)  route 2.125ns (63.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=39, unplaced)        0.525     2.420    mprj/io_oeb_OBUF[0]
                                                                      r  mprj/count[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.544 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     3.344    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C

Slack:                    inf
  Source:                 wbs_dat_i[8]
                            (input port)
  Destination:            wb_ctrl_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.969ns  (logic 1.244ns (41.883%)  route 1.726ns (58.117%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[8]
                                                                      r  wbs_dat_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wbs_dat_i_IBUF[8]
                                                                      r  wb_ctrl_o[3]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb_ctrl_o[3]_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/wb_ctrl_o_reg[0]
                                                                      r  mprj/wb_ctrl_o[1]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.148     2.969 r  mprj/wb_ctrl_o[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.969    mprj_n_6
                         FDRE                                         r  wb_ctrl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C

Slack:                    inf
  Source:                 wbs_dat_i[8]
                            (input port)
  Destination:            wb_ctrl_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.969ns  (logic 1.244ns (41.883%)  route 1.726ns (58.117%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[8]
                                                                      r  wbs_dat_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wbs_dat_i_IBUF[8]
                                                                      r  wb_ctrl_o[3]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb_ctrl_o[3]_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/wb_ctrl_o_reg[0]
                                                                      r  mprj/wb_ctrl_o[3]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.148     2.969 r  mprj/wb_ctrl_o[3]_i_2/O
                         net (fo=1, unplaced)         0.000     2.969    mprj_n_8
                         FDRE                                         r  wb_ctrl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/READY_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/wbs_cyc_i_IBUF
                                                                      r  mprj/READY_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  mprj/READY_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    mprj/READY_i_1_n_0
                         FDRE                                         r  mprj/READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/READY_reg/C

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            mprj/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.245ns (30.990%)  route 0.547ns (69.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_stb_i_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/wbs_stb_i_IBUF
                                                                      r  mprj/count[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  mprj/count[3]_i_2/O
                         net (fo=4, unplaced)         0.209     0.792    mprj/valid
                         FDRE                                         r  mprj/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            mprj/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.245ns (30.990%)  route 0.547ns (69.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_stb_i_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/wbs_stb_i_IBUF
                                                                      r  mprj/count[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  mprj/count[3]_i_2/O
                         net (fo=4, unplaced)         0.209     0.792    mprj/valid
                         FDRE                                         r  mprj/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[1]/C

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            mprj/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.245ns (30.990%)  route 0.547ns (69.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_stb_i_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/wbs_stb_i_IBUF
                                                                      r  mprj/count[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  mprj/count[3]_i_2/O
                         net (fo=4, unplaced)         0.209     0.792    mprj/valid
                         FDRE                                         r  mprj/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[2]/C

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            mprj/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.245ns (30.990%)  route 0.547ns (69.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_stb_i_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/wbs_stb_i_IBUF
                                                                      r  mprj/count[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  mprj/count[3]_i_2/O
                         net (fo=4, unplaced)         0.209     0.792    mprj/valid
                         FDRE                                         r  mprj/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[3]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            wb_ctrl_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.290ns (35.670%)  route 0.524ns (64.330%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      f  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wbs_dat_i_IBUF[0]
                                                                      f  wb_ctrl_o[3]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  wb_ctrl_o[3]_i_7/O
                         net (fo=4, unplaced)         0.187     0.769    mprj/wb_ctrl_o_reg[0]_0
                                                                      r  mprj/wb_ctrl_o[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.814 r  mprj/wb_ctrl_o[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.814    mprj_n_1
                         FDRE                                         r  wb_ctrl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[0]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            wb_ctrl_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.290ns (35.670%)  route 0.524ns (64.330%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      f  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wbs_dat_i_IBUF[0]
                                                                      f  wb_ctrl_o[3]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  wb_ctrl_o[3]_i_7/O
                         net (fo=4, unplaced)         0.187     0.769    mprj/wb_ctrl_o_reg[0]_0
                                                                      r  mprj/wb_ctrl_o[2]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.814 r  mprj/wb_ctrl_o[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.814    mprj_n_7
                         FDRE                                         r  wb_ctrl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[2]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            wb_ctrl_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.291ns (35.749%)  route 0.524ns (64.251%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      f  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wbs_dat_i_IBUF[0]
                                                                      f  wb_ctrl_o[3]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  wb_ctrl_o[3]_i_7/O
                         net (fo=4, unplaced)         0.187     0.769    mprj/wb_ctrl_o_reg[0]_0
                                                                      r  mprj/wb_ctrl_o[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.046     0.815 r  mprj/wb_ctrl_o[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.815    mprj_n_6
                         FDRE                                         r  wb_ctrl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[1]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            wb_ctrl_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.291ns (35.749%)  route 0.524ns (64.251%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      f  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wbs_dat_i_IBUF[0]
                                                                      f  wb_ctrl_o[3]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  wb_ctrl_o[3]_i_7/O
                         net (fo=4, unplaced)         0.187     0.769    mprj/wb_ctrl_o_reg[0]_0
                                                                      r  mprj/wb_ctrl_o[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.046     0.815 r  mprj/wb_ctrl_o[3]_i_2/O
                         net (fo=1, unplaced)         0.000     0.815    mprj_n_8
                         FDRE                                         r  wb_ctrl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wb_ctrl_o_reg[3]/C

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            mprj/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.245ns (26.686%)  route 0.674ns (73.314%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_stb_i_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/wbs_stb_i_IBUF
                                                                      r  mprj/count[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  mprj/count[3]_i_1/O
                         net (fo=4, unplaced)         0.337     0.920    mprj/count[3]_i_1_n_0
                         FDRE                                         r  mprj/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/count_reg[0]/C





