Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug 28 22:28:47 2024
| Host         : Samsung-SmartFridge running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  89          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (147)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_button_clock/sample_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_display_clk/sample_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (147)
--------------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugDISP_LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugDISP_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 3.957ns (51.281%)  route 3.759ns (48.719%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  debugDISP_LED_reg/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debugDISP_LED_reg/Q
                         net (fo=2, routed)           3.759     4.215    debugDISP_LED_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.716 r  debugDISP_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.716    debugDISP_LED
    V14                                                               r  debugDISP_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugBUT_LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugBUT_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.429ns  (logic 3.964ns (61.661%)  route 2.465ns (38.339%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE                         0.000     0.000 r  debugBUT_LED_reg/C
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debugBUT_LED_reg/Q
                         net (fo=1, routed)           2.465     2.921    debugBUT_LED_OBUF
    V3                   OBUF (Prop_obuf_I_O)         3.508     6.429 r  debugBUT_LED_OBUF_inst/O
                         net (fo=0)                   0.000     6.429    debugBUT_LED
    V3                                                                r  debugBUT_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.109ns  (logic 4.102ns (67.143%)  route 2.007ns (32.857%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  cathode_reg[7]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cathode_reg[7]/Q
                         net (fo=1, routed)           2.007     2.426    cathode_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.683     6.109 r  cathode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.109    cathode[7]
    W7                                                                r  cathode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 4.129ns (68.975%)  route 1.857ns (31.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  cathode_reg[5]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cathode_reg[5]/Q
                         net (fo=1, routed)           1.857     2.276    cathode_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.710     5.986 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.986    cathode[5]
    U8                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.114ns (69.211%)  route 1.830ns (30.789%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE                         0.000     0.000 r  cathode_reg[3]/C
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cathode_reg[3]/Q
                         net (fo=1, routed)           1.830     2.249    cathode_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.695     5.944 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.944    cathode[3]
    U5                                                                r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 3.959ns (66.915%)  route 1.957ns (33.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  anode_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[0]/Q
                         net (fo=1, routed)           1.957     2.413    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.916 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.916    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.992ns (68.208%)  route 1.860ns (31.792%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  cathode_reg[4]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cathode_reg[4]/Q
                         net (fo=1, routed)           1.860     2.316    cathode_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.852 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.852    cathode[4]
    V8                                                                r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.955ns (67.647%)  route 1.892ns (32.353%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  anode_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[1]/Q
                         net (fo=1, routed)           1.892     2.348    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.847 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.847    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.985ns (68.185%)  route 1.859ns (31.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  cathode_reg[6]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cathode_reg[6]/Q
                         net (fo=1, routed)           1.859     2.315    cathode_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.845 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.845    cathode[6]
    W6                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 4.125ns (70.793%)  route 1.702ns (29.207%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  cathode_reg[1]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cathode_reg[1]/Q
                         net (fo=1, routed)           1.702     2.121    cathode_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.706     5.828 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.828    cathode[1]
    U7                                                                r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_STATE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.231%)  route 0.201ns (58.769%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  FSM_sequential_STATE_reg/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_STATE_reg/Q
                         net (fo=10, routed)          0.201     0.342    STATE
    SLICE_X62Y22         FDRE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_segdecoder_1/cathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE                         0.000     0.000 r  u_segdecoder_1/cathode_reg[1]/C
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_segdecoder_1/cathode_reg[1]/Q
                         net (fo=1, routed)           0.155     0.296    u_segdecoder_2/Q[1]
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.048     0.344 r  u_segdecoder_2/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    cathode0_in[1]
    SLICE_X62Y14         FDRE                                         r  cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_segdecoder_2/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.212ns (59.823%)  route 0.142ns (40.177%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  u_segdecoder_2/cathode_reg[5]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_segdecoder_2/cathode_reg[5]/Q
                         net (fo=1, routed)           0.142     0.306    u_segdecoder_2/cathode_reg_n_0_[5]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.048     0.354 r  u_segdecoder_2/cathode[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    cathode0_in[5]
    SLICE_X61Y18         FDRE                                         r  cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_buttoncount/but1counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_buttoncount/but1counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE                         0.000     0.000 r  u_buttoncount/but1counter_reg[0]/C
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_buttoncount/but1counter_reg[0]/Q
                         net (fo=11, routed)          0.171     0.312    u_buttoncount/but1counter[0]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  u_buttoncount/but1counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    u_buttoncount/but1counter[3]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  u_buttoncount/but1counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_button_clock/sample_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_button_clock/sample_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  u_button_clock/sample_clk_reg/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_button_clock/sample_clk_reg/Q
                         net (fo=10, routed)          0.180     0.321    u_button_clock/sample_clk
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  u_button_clock/sample_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.366    u_button_clock/sample_clk_i_1__0_n_0
    SLICE_X61Y16         FDRE                                         r  u_button_clock/sample_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_clk/clkcount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_display_clk/clkcount_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  u_display_clk/clkcount_reg[12]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_display_clk/clkcount_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    u_display_clk/clkcount[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  u_display_clk/clkcount0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.369    u_display_clk/p_1_in[12]
    SLICE_X63Y20         FDRE                                         r  u_display_clk/clkcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_clk/clkcount_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_display_clk/clkcount_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE                         0.000     0.000 r  u_display_clk/clkcount_reg[16]/C
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_display_clk/clkcount_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    u_display_clk/clkcount[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  u_display_clk/clkcount0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.369    u_display_clk/p_1_in[16]
    SLICE_X63Y21         FDRE                                         r  u_display_clk/clkcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_clk/clkcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_display_clk/clkcount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  u_display_clk/clkcount_reg[8]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_display_clk/clkcount_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    u_display_clk/clkcount[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  u_display_clk/clkcount0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.369    u_display_clk/p_1_in[8]
    SLICE_X63Y19         FDRE                                         r  u_display_clk/clkcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_clk/clkcount_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_display_clk/clkcount_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  u_display_clk/clkcount_reg[20]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_display_clk/clkcount_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    u_display_clk/clkcount[20]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  u_display_clk/clkcount0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.369    u_display_clk/p_1_in[20]
    SLICE_X63Y22         FDRE                                         r  u_display_clk/clkcount_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_clk/clkcount_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_display_clk/clkcount_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  u_display_clk/clkcount_reg[24]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_display_clk/clkcount_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    u_display_clk/clkcount[24]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  u_display_clk/clkcount0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.369    u_display_clk/p_1_in[24]
    SLICE_X63Y23         FDRE                                         r  u_display_clk/clkcount_reg[24]/D
  -------------------------------------------------------------------    -------------------





