
---------- Begin Simulation Statistics ----------
final_tick                               1259171917000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 833696                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781784                       # Number of bytes of host memory used
host_op_rate                                  1377020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   839.64                       # Real time elapsed on the host
host_tick_rate                             1499665683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   700000001                       # Number of instructions simulated
sim_ops                                    1156194524                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.259172                       # Number of seconds simulated
sim_ticks                                1259171917000                       # Number of ticks simulated
system.cpu.Branches                          88775182                       # Number of branches fetched
system.cpu.committedInsts                   700000001                       # Number of instructions committed
system.cpu.committedOps                    1156194524                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2518343834                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2518343834                       # Number of busy cycles
system.cpu.num_cc_register_reads            498018306                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           475290315                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     62576476                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               26785872                       # Number of float alu accesses
system.cpu.num_fp_insts                      26785872                       # number of float instructions
system.cpu.num_fp_register_reads             16048269                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            14380553                       # number of times the floating registers were written
system.cpu.num_func_calls                    18314411                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1151459298                       # Number of integer alu accesses
system.cpu.num_int_insts                   1151459298                       # number of integer instructions
system.cpu.num_int_register_reads          2413813282                       # number of times the integer registers were read
system.cpu.num_int_register_writes          992877509                       # number of times the integer registers were written
system.cpu.num_load_insts                   206017870                       # Number of load instructions
system.cpu.num_mem_refs                     289975670                       # number of memory refs
system.cpu.num_store_insts                   83957800                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2680102      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 847012390     73.26%     73.49% # Class of executed instruction
system.cpu.op_class::IntMult                  4090056      0.35%     73.84% # Class of executed instruction
system.cpu.op_class::IntDiv                  10561360      0.91%     74.76% # Class of executed instruction
system.cpu.op_class::FloatAdd                  342424      0.03%     74.79% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                   559105      0.05%     74.84% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     74.84% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     74.84% # Class of executed instruction
system.cpu.op_class::SimdMisc                  219213      0.02%     74.86% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.86% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.86% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     74.86% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.86% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.86% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              218414      0.02%     74.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1176      0.00%     74.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              368939      0.03%     74.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 774      0.00%     74.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             118271      0.01%     74.92% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                140      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.92% # Class of executed instruction
system.cpu.op_class::MemRead                193583093     16.74%     91.66% # Class of executed instruction
system.cpu.op_class::MemWrite                71815535      6.21%     97.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead            12434777      1.08%     98.95% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           12142265      1.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1156198652                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        35010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        102789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2793173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5587370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    290016771                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        290016771                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    290016912                       # number of overall hits
system.cpu.dcache.overall_hits::total       290016912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2339139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2339139                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2339274                       # number of overall misses
system.cpu.dcache.overall_misses::total       2339274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34938276000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34938276000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34938276000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34938276000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    292355910                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    292355910                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    292356186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    292356186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14936.383002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14936.383002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14935.521021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14935.521021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2123422                       # number of writebacks
system.cpu.dcache.writebacks::total           2123422                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2339139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2339139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2339274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2339274                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32599137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32599137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32606644000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32606644000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13936.383002                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13936.383002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13938.787846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13938.787846                       # average overall mshr miss latency
system.cpu.dcache.replacements                2338762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    205741608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205741608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1462848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1462848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19582568500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19582568500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207204456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    207204456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13386.605102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13386.605102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1462848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1462848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18119720500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18119720500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12386.605102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12386.605102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84275163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84275163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       876291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       876291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15355707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15355707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     85151454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     85151454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17523.525290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17523.525290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       876291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       876291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14479416500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14479416500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16523.525290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16523.525290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.971291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           292356186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2339274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.977316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.971291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         587051646                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        587051646                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   207204814                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    85155329                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        293596                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        103628                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    929204509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        929204509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    929204509                       # number of overall hits
system.cpu.icache.overall_hits::total       929204509                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       454923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         454923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       454923                       # number of overall misses
system.cpu.icache.overall_misses::total        454923                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6217370500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6217370500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6217370500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6217370500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    929659432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    929659432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    929659432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    929659432                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000489                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000489                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13666.863403                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13666.863403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13666.863403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13666.863403                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       454411                       # number of writebacks
system.cpu.icache.writebacks::total            454411                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       454923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       454923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       454923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       454923                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5762447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5762447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5762447500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5762447500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12666.863403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12666.863403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12666.863403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12666.863403                       # average overall mshr miss latency
system.cpu.icache.replacements                 454411                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    929204509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       929204509                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       454923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        454923                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6217370500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6217370500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    929659432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    929659432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13666.863403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13666.863403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       454923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       454923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5762447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5762447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12666.863403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12666.863403                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.921152                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           929659432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            454923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2043.553375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.921152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1859773787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1859773787                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   929659522                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1259171917000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               450568                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2275850                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2726418                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              450568                       # number of overall hits
system.l2.overall_hits::.cpu.data             2275850                       # number of overall hits
system.l2.overall_hits::total                 2726418                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              63424                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67779                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4355                       # number of overall misses
system.l2.overall_misses::.cpu.data             63424                       # number of overall misses
system.l2.overall_misses::total                 67779                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    345358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4965718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5311077000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    345358500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4965718500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5311077000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           454923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2339274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2794197                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          454923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2339274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2794197                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.027113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024257                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.027113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024257                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78293.997540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78358.739433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78293.997540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78358.739433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30402                       # number of writebacks
system.l2.writebacks::total                     30402                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         63424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        63424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    301808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4331478500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4633287000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    301808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4331478500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4633287000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.027113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024257                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.027113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024257                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68293.997540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68358.739433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68293.997540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68358.739433                       # average overall mshr miss latency
system.l2.replacements                          35205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2123422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2123422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2123422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2123422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       454411                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           454411                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       454411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       454411                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            817773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                817773                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4572105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4572105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        876291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            876291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.066779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.066779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78131.600533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78131.600533                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3986925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3986925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.066779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.066779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68131.600533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68131.600533                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         450568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             450568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       454923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         454923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1458077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1458077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    393613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    393613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1462983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1462983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80231.043620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80231.043620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    344553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    344553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70231.043620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70231.043620                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32378.200944                       # Cycle average of tags in use
system.l2.tags.total_refs                     5587369                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     82.199829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     109.737022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2141.390695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30127.073226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.065350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.919405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988104                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44766925                       # Number of tag accesses
system.l2.tags.data_accesses                 44766925                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     63415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1757                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              488644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28665                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30402                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67779                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30402                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30402                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.565737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.410529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    617.555089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1755     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1757                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.289698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.262682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.956200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              613     34.89%     34.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.71%     36.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1107     63.01%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.34%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1757                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4337856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1945728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1250573408500                       # Total gap between requests
system.mem_ctrls.avgGap                   12737427.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4058560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1944192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 221351.823557227588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3223197.678732855711                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1544024.270039370749                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        63424                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30402                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    123832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1742857000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 30209725472000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27479.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 993675596.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4059136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4337856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1945728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1945728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        63424                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          67779                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        30402                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         30402                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       221352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3223655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3445007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       221352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       221352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1545244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1545244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1545244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       221352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3223655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4990251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                67770                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30378                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1897                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               596001500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             338850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1866689000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8794.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27544.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14138                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        31945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   196.633965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.241294                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.572284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15089     47.23%     47.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11166     34.95%     82.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1436      4.50%     86.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          788      2.47%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          908      2.84%     91.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          496      1.55%     93.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          248      0.78%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.68%     95.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1598      5.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        31945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4337280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1944192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.444550                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.544024                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       115925040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        61615620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      247172520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      81275400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 99397736880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25045125120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 462431384640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  587380235220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.481365                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1201971516500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  42046420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15153980500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       112162260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        59615655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      236705280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77297760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 99397736880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24856161000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 462590512320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  587330191155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.441622                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1202387862250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  42046420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14737634750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9261                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30402                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4608                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58518                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9261                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       170568                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       170568                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 170568                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6283584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6283584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6283584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67779                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           224770500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          360138750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1917906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2153824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       454411                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          220143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           876291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          876291                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        454923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1462983                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1364257                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7017310                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8381567                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     58197376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    285612544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              343809920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35205                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1945728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2829402                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008323                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2829206     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    196      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2829402                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1259171917000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5371518000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         682384500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3508911000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
