Warning (10268): Verilog HDL information at Register_File.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/Register_File.sv Line: 6
