#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000878ee0 .scope module, "tb_Ex1" "tb_Ex1" 2 4;
 .timescale -9 -12;
P_0000000000865cb0 .param/l "PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
v00000000008ce840_0 .var "clk", 0 0;
v00000000008cf2e0_0 .var "in", 3 0;
v00000000008cda80_0 .net "out", 5 0, L_00000000008cf600;  1 drivers
E_0000000000865e70 .event posedge, v00000000008ce840_0;
S_0000000000879070 .scope module, "u_Ex1" "Ex1" 2 25, 3 3 0, S_0000000000878ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 6 "out";
v0000000000868dc0_0 .net "in", 3 0, v00000000008cf2e0_0;  1 drivers
v00000000008cd940_0 .net "out", 5 0, L_00000000008cf600;  alias, 1 drivers
L_00000000008ceca0 .part v00000000008cf2e0_0, 0, 2;
L_00000000008cf100 .part v00000000008cf2e0_0, 0, 2;
L_00000000008cf060 .part v00000000008cf2e0_0, 0, 1;
L_00000000008ce980 .part v00000000008cf2e0_0, 0, 2;
L_00000000008cdc60 .part v00000000008cf2e0_0, 0, 2;
LS_00000000008cf600_0_0 .concat8 [ 1 1 1 1], L_00000000008cf1a0, L_0000000000878ba0, L_000000000097ab90, L_000000000097a890;
LS_00000000008cf600_0_4 .concat8 [ 1 1 0 0], L_00000000008cf380, L_00000000008cec00;
L_00000000008cf600 .concat8 [ 4 2 0 0], LS_00000000008cf600_0_0, LS_00000000008cf600_0_4;
S_000000000097e110 .scope module, "And1" "andGate" 3 6, 4 1 0, S_0000000000879070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v0000000000868a00_0 .net "in", 1 0, L_00000000008ceca0;  1 drivers
v00000000008690e0_0 .net "out", 0 0, L_00000000008cec00;  1 drivers
L_00000000008cec00 .reduce/and L_00000000008ceca0;
S_000000000097e2a0 .scope module, "Aoi1" "aoiGate" 3 14, 4 29 0, S_0000000000879070;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000000000097ad70 .functor OR 1, L_00000000008cefc0, L_00000000008cf6a0, C4<0>, C4<0>;
L_0000000000878ba0 .functor NOT 1, L_000000000097ad70, C4<0>, C4<0>, C4<0>;
v0000000000868e60_0 .net *"_s1", 1 0, L_00000000008cf420;  1 drivers
v0000000000869220_0 .net *"_s3", 0 0, L_00000000008cefc0;  1 drivers
v0000000000868fa0_0 .net *"_s5", 1 0, L_00000000008cf4c0;  1 drivers
v0000000000868f00_0 .net *"_s7", 0 0, L_00000000008cf6a0;  1 drivers
v00000000008686e0_0 .net *"_s8", 0 0, L_000000000097ad70;  1 drivers
v00000000008692c0_0 .net "in", 3 0, v00000000008cf2e0_0;  alias, 1 drivers
v0000000000869360_0 .net "out", 0 0, L_0000000000878ba0;  1 drivers
L_00000000008cf420 .part v00000000008cf2e0_0, 2, 2;
L_00000000008cefc0 .reduce/and L_00000000008cf420;
L_00000000008cf4c0 .part v00000000008cf2e0_0, 0, 2;
L_00000000008cf6a0 .reduce/and L_00000000008cf4c0;
S_00000000008773b0 .scope module, "Nand1" "nandGate" 3 12, 4 22 0, S_0000000000879070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000000000097ab90 .functor NOT 1, L_00000000008cf560, C4<0>, C4<0>, C4<0>;
v0000000000868460_0 .net *"_s1", 0 0, L_00000000008cf560;  1 drivers
v0000000000868780_0 .net "in", 1 0, L_00000000008ce980;  1 drivers
v0000000000868820_0 .net "out", 0 0, L_000000000097ab90;  1 drivers
L_00000000008cf560 .reduce/and L_00000000008ce980;
S_0000000000877540 .scope module, "Not1" "notGate" 3 10, 4 15 0, S_0000000000879070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000000000097a890 .functor NOT 1, L_00000000008cf060, C4<0>, C4<0>, C4<0>;
v00000000008688c0_0 .net "in", 0 0, L_00000000008cf060;  1 drivers
v0000000000868aa0_0 .net "out", 0 0, L_000000000097a890;  1 drivers
S_0000000000878880 .scope module, "Or1" "orGate" 3 8, 4 8 0, S_0000000000879070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v0000000000868b40_0 .net "in", 1 0, L_00000000008cf100;  1 drivers
v0000000000868be0_0 .net "out", 0 0, L_00000000008cf380;  1 drivers
L_00000000008cf380 .reduce/or L_00000000008cf100;
S_0000000000878a10 .scope module, "Xor1" "xorGate" 3 16, 4 36 0, S_0000000000879070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v0000000000868c80_0 .net "in", 1 0, L_00000000008cdc60;  1 drivers
v0000000000868d20_0 .net "out", 0 0, L_00000000008cf1a0;  1 drivers
L_00000000008cf1a0 .reduce/xor L_00000000008cdc60;
    .scope S_0000000000878ee0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008cf2e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ce840_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000878ee0;
T_1 ;
    %vpi_call 2 7 "$dumpfile", "tb_Ex1.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000878ee0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000878ee0;
T_2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000000008ce840_0;
    %inv;
    %store/vec4 v00000000008ce840_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000000000878ee0;
T_3 ;
    %wait E_0000000000865e70;
    %load/vec4 v00000000008cf2e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000008cf2e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000878ee0;
T_4 ;
    %delay 160000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_Ex1.v";
    ".//Ex1.v";
    "./Gates.v";
