const char * F_1 ( int V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_3 [ V_2 ] . V_4 != NULL ; V_2 ++ )\r\nif ( V_3 [ V_2 ] . V_5 == V_1 )\r\nreturn V_3 [ V_2 ] . V_4 ;\r\nreturn L_1 ;\r\n}\r\nstatic void F_2 ( struct V_6 * V_7 , T_1 V_8 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_11 ) {\r\nF_5 ( V_7 , 0x0008 , 0x0520 ) ;\r\nF_5 ( V_7 , 0x0009 , 0x0620 ) ;\r\n} else {\r\nF_5 ( V_7 , 0x0008 , V_8 ) ;\r\nF_5 ( V_7 , 0x0009 , V_8 ) ;\r\n}\r\nF_5 ( V_7 , 0x000a , V_8 ) ;\r\nF_5 ( V_7 , 0x000b , V_8 ) ;\r\nF_5 ( V_7 , 0x000c , V_8 ) ;\r\nif ( V_10 -> V_12 )\r\nF_5 ( V_7 , 0x0041 , V_8 ) ;\r\n}\r\nvoid F_6 ( struct V_6 * V_7 , int V_13 , int V_14 )\r\n{\r\nF_7 ( V_7 , 0x0093 , V_13 & 0xfff ) ;\r\nF_7 ( V_7 , 0x009b , V_13 >> 12 ) ;\r\nF_7 ( V_7 , 0x00a3 , V_14 & 0xfff ) ;\r\nF_7 ( V_7 , 0x00ab , V_14 >> 12 ) ;\r\nF_7 ( V_7 , 0x0056 , 0 ) ;\r\n}\r\nvoid F_8 ( struct V_6 * V_7 , int V_15 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nstruct V_16 * V_17 = & V_18 [ V_15 ] ;\r\nint V_19 = ( V_10 -> V_20 >> 3 ) & 1 ;\r\nint V_2 ;\r\nF_9 ( 1 , V_21 , V_7 , L_2 , V_15 ) ;\r\nV_10 -> V_15 = V_15 ;\r\nV_10 -> V_22 = V_23 ;\r\nF_7 ( V_7 , 0x00bb , V_17 -> V_24 | ( V_19 ? 0x100 : 0 ) ) ;\r\nfor ( V_2 = 5 ; V_2 >= 0 ; V_2 -- )\r\nF_7 ( V_7 , 0x0001 , V_17 -> V_25 [ V_2 ] ) ;\r\nF_7 ( V_7 , 0x0005 , 0x0004 ) ;\r\nF_7 ( V_7 , 0x0005 , 0x0040 ) ;\r\nF_7 ( V_7 , 0x0005 , 0x0000 ) ;\r\nfor ( V_2 = 5 ; V_2 >= 0 ; V_2 -- )\r\nF_7 ( V_7 , 0x0005 , V_17 -> V_26 [ V_2 ] ) ;\r\nF_7 ( V_7 , 0x0083 , V_17 -> V_27 ) ;\r\nF_6 ( V_7 , V_17 -> V_13 , V_17 -> V_14 ) ;\r\nF_2 ( V_7 , V_17 -> V_28 ) ;\r\nF_5 ( V_7 , 0x000d , 0x1900 ) ;\r\nF_5 ( V_7 , 0x000e , V_17 -> V_29 ) ;\r\nif ( V_10 -> V_30 )\r\nF_5 ( V_7 , 0x0010 , 0x5a00 ) ;\r\n}\r\nstatic void F_10 ( struct V_6 * V_7 )\r\n{\r\nstatic char * V_31 [] = {\r\nL_3 , L_4 , L_5 , L_6 , L_7\r\n} ;\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nchar * V_32 = ( V_10 -> V_33 >= 0 && V_10 -> V_33 < 5 ) ?\r\nV_31 [ V_10 -> V_33 ] : L_1 ;\r\nint V_8 = 0 ;\r\nint V_33 = V_10 -> V_33 ;\r\nif ( V_10 -> V_34 == V_35 ) {\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_8 ,\r\nV_10 -> V_33 ) ;\r\nreturn;\r\n}\r\nif ( V_10 -> V_15 != V_36 ) {\r\nif ( V_10 -> V_22 == V_23 )\r\nV_33 = V_37 ;\r\nelse if ( V_10 -> V_22 & V_38 ) {\r\nif ( V_33 == V_37 ||\r\nV_33 == V_39 )\r\nV_33 = V_40 ;\r\n}\r\nelse if ( V_33 != V_37 )\r\nV_33 = V_39 ;\r\n}\r\nswitch ( V_10 -> V_15 ) {\r\ncase V_41 :\r\nF_9 ( 1 , V_21 , V_7 , L_9 , V_32 ) ;\r\nswitch ( V_33 ) {\r\ncase V_39 :\r\nF_5 ( V_7 , 0x000e , 0x3001 ) ;\r\nbreak;\r\ncase V_37 :\r\ncase V_40 :\r\ncase V_42 :\r\ncase V_43 :\r\nF_5 ( V_7 , 0x000e , 0x3000 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_44 :\r\nF_9 ( 1 , V_21 , V_7 , L_10 , V_32 ) ;\r\nswitch ( V_33 ) {\r\ncase V_37 :\r\nF_6 ( V_7 , F_11 ( 6.5 ) , F_11 ( 6.5 ) ) ;\r\nbreak;\r\ncase V_39 :\r\ncase V_43 :\r\nF_6 ( V_7 , F_11 ( 7.2 ) , F_11 ( 7.02 ) ) ;\r\nbreak;\r\ncase V_40 :\r\nF_6 ( V_7 , F_11 ( 7.38 ) , F_11 ( 7.02 ) ) ;\r\nbreak;\r\ncase V_42 :\r\nF_6 ( V_7 , F_11 ( 7.38 ) , F_11 ( 7.02 ) ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_11 , V_32 ) ;\r\nif ( V_10 -> V_48 )\r\nV_8 = 0x0100 ;\r\nbreak;\r\ncase V_49 :\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_12 , V_32 ) ;\r\nbreak;\r\ncase V_36 :\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_13 , V_32 ) ;\r\nV_8 = 0x0200 ;\r\nbreak;\r\ncase V_50 :\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_14 , V_32 ) ;\r\nbreak;\r\ndefault:\r\nF_9 ( 1 , V_21 , V_7 , L_15 ) ;\r\nreturn;\r\n}\r\nF_9 ( 1 , V_21 , V_7 , L_16 , V_33 ) ;\r\nswitch ( V_33 ) {\r\ncase V_39 :\r\ncase V_43 :\r\nV_8 |= 0x0020 ;\r\nbreak;\r\ncase V_37 :\r\nif ( V_10 -> V_15 == V_47 ) {\r\nF_9 ( 1 , V_21 , V_7 , L_17 ) ;\r\nF_12 ( V_7 , V_51 , 0 ) ;\r\nV_8 = 0x0200 ;\r\nbreak;\r\n}\r\nif ( V_10 -> V_22 & V_52 )\r\nV_8 = 0x0030 ;\r\nbreak;\r\ncase V_40 :\r\nbreak;\r\ncase V_42 :\r\nV_8 |= 0x0010 ;\r\nbreak;\r\n}\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_18 , V_8 ) ;\r\nF_2 ( V_7 , V_8 ) ;\r\n}\r\nstatic void F_13 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_10 -> main == V_10 -> V_53 )\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_19 ,\r\nV_10 -> main / 910000 , ( V_10 -> main / 910 ) % 1000 ) ;\r\nelse\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_20 ,\r\nV_10 -> main / 910000 , ( V_10 -> main / 910 ) % 1000 ) ;\r\nif ( V_10 -> V_15 == V_45 || V_10 -> V_15 == V_46 )\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_21 ,\r\nV_10 -> V_53 / 910000 , ( V_10 -> V_53 / 910 ) % 1000 ) ;\r\nif ( V_10 -> V_15 == V_47 )\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_22 ,\r\nV_10 -> V_53 / 910000 , ( V_10 -> V_53 / 910 ) % 1000 ) ;\r\nif ( V_10 -> V_15 == V_41 && V_10 -> main != V_10 -> V_53 ) {\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_23 ,\r\nV_10 -> V_53 / 910000 , ( V_10 -> V_53 / 910 ) % 1000 ) ;\r\n}\r\n}\r\nstatic int F_14 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nint V_54 ;\r\nint V_22 = V_10 -> V_22 ;\r\nint V_55 = V_10 -> V_48 ;\r\nint V_56 = 0 ;\r\nswitch ( V_10 -> V_15 ) {\r\ncase V_41 :\r\nV_54 = F_15 ( V_7 , 0x18 ) ;\r\nif ( V_54 > 32767 )\r\nV_54 -= 65536 ;\r\nF_9 ( 2 , V_21 , V_7 ,\r\nL_24 , V_54 ) ;\r\nif ( V_54 > 8192 ) {\r\nV_22 = V_52 ;\r\n} else if ( V_54 < - 4096 ) {\r\nV_22 = V_57 | V_38 ;\r\n} else {\r\nV_22 = V_23 ;\r\n}\r\nV_55 = 0 ;\r\nbreak;\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\nV_54 = F_16 ( V_7 , 0x23 ) ;\r\nF_9 ( 2 , V_21 , V_7 , L_25 ,\r\nV_54 & 1 , ( V_54 & 0x1e ) >> 1 ) ;\r\nif ( V_54 & 1 ) {\r\nswitch ( ( V_54 & 0x1e ) >> 1 ) {\r\ncase 0 :\r\ncase 8 :\r\nV_22 = V_52 ;\r\nbreak;\r\ncase 1 :\r\ncase 9 :\r\nV_22 = V_23 ;\r\nbreak;\r\ncase 2 :\r\ncase 10 :\r\nV_22 = V_57 | V_38 ;\r\nbreak;\r\ndefault:\r\nV_22 = V_23 ;\r\nbreak;\r\n}\r\nV_55 = 1 ;\r\n} else {\r\nV_55 = 0 ;\r\nV_22 = V_23 ;\r\n}\r\nbreak;\r\n}\r\nif ( V_22 != V_10 -> V_22 ) {\r\nV_56 = 1 ;\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_26 ,\r\nV_10 -> V_22 , V_22 ) ;\r\nV_10 -> V_22 = V_22 ;\r\n}\r\nif ( V_55 != V_10 -> V_48 ) {\r\nV_56 = 1 ;\r\nF_9 ( 1 , V_21 , V_7 , L_27 ,\r\nV_10 -> V_48 , V_55 ) ;\r\nV_10 -> V_48 = V_55 ;\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic void F_17 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( F_18 ( V_7 ) )\r\nF_19 ( V_7 ) ;\r\nif ( V_58 )\r\nV_10 -> F_17 = 0 ;\r\n}\r\nint F_20 ( void * V_17 )\r\n{\r\nstruct V_6 * V_7 = V_17 ;\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nstruct V_59 * V_60 ;\r\nint V_61 , V_62 , V_63 , V_64 , V_65 , V_54 , V_2 ;\r\nF_9 ( 1 , V_21 , V_7 , L_28 ) ;\r\nF_21 () ;\r\nfor (; ; ) {\r\nF_9 ( 2 , V_21 , V_7 , L_29 ) ;\r\nF_22 ( V_10 , - 1 ) ;\r\nF_9 ( 2 , V_21 , V_7 , L_30 ) ;\r\nV_66:\r\nF_9 ( 2 , V_21 , V_7 , L_31 ) ;\r\nV_10 -> V_66 = 0 ;\r\nif ( F_23 () )\r\nbreak;\r\nif ( V_10 -> V_67 || V_36 == V_10 -> V_15 ) {\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_32 ) ;\r\nV_10 -> V_68 = 0 ;\r\nF_24 ( V_10 ) ;\r\ncontinue;\r\n}\r\nV_10 -> V_68 = 1 ;\r\nF_24 ( V_10 ) ;\r\nF_8 ( V_7 , V_69 ) ;\r\nV_64 = V_65 = 0 ;\r\nV_62 = V_63 = - 1 ;\r\nV_10 -> F_17 = 0 ;\r\nV_10 -> V_48 = 0 ;\r\nif ( F_22 ( V_10 , 200 ) )\r\ngoto V_66;\r\nV_60 = V_70 ;\r\nV_61 = F_25 ( V_70 ) ;\r\nif ( V_71 && ( V_10 -> V_72 & V_73 ) ) {\r\nV_62 = 3 ;\r\nV_61 = 0 ;\r\nF_9 ( 1 , V_21 , V_7 , L_33 ) ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_61 ; V_2 ++ ) {\r\nF_6 ( V_7 , V_60 [ V_2 ] . V_74 , V_60 [ V_2 ] . V_74 ) ;\r\nif ( F_22 ( V_10 , 100 ) )\r\ngoto V_66;\r\nV_54 = F_15 ( V_7 , 0x1b ) ;\r\nif ( V_54 > 32767 )\r\nV_54 -= 65536 ;\r\nif ( V_64 < V_54 )\r\nV_64 = V_54 , V_62 = V_2 ;\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_34 , V_54 , V_60 [ V_2 ] . V_4 ) ;\r\n}\r\nswitch ( V_62 ) {\r\ncase 1 :\r\nV_60 = V_75 ;\r\nV_61 = F_25 ( V_75 ) ;\r\nbreak;\r\ncase 3 :\r\nV_60 = V_76 ;\r\nV_61 = F_25 ( V_76 ) ;\r\nbreak;\r\ncase 0 :\r\ncase 2 :\r\ndefault:\r\nV_60 = NULL ;\r\nV_61 = 0 ;\r\nbreak;\r\n}\r\nif ( V_71 && ( V_10 -> V_72 & V_73 ) ) {\r\nV_60 = NULL ;\r\nV_61 = 0 ;\r\nV_63 = 0 ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_61 ; V_2 ++ ) {\r\nF_6 ( V_7 , V_60 [ V_2 ] . V_74 , V_60 [ V_2 ] . V_74 ) ;\r\nif ( F_22 ( V_10 , 100 ) )\r\ngoto V_66;\r\nV_54 = F_15 ( V_7 , 0x1b ) ;\r\nif ( V_54 > 32767 )\r\nV_54 -= 65536 ;\r\nif ( V_65 < V_54 )\r\nV_65 = V_54 , V_63 = V_2 ;\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_35 , V_54 , V_60 [ V_2 ] . V_4 ) ;\r\n}\r\nV_10 -> main = V_70 [ V_62 ] . V_74 ;\r\nswitch ( V_62 ) {\r\ncase 1 :\r\nif ( V_63 == 0 ) {\r\nV_10 -> V_53 = V_75 [ V_63 ] . V_74 ;\r\nF_8 ( V_7 , V_41 ) ;\r\nV_10 -> F_17 = 1 ;\r\n} else if ( V_63 == 1 && V_10 -> V_30 ) {\r\nV_10 -> V_53 = V_75 [ V_63 ] . V_74 ;\r\nF_8 ( V_7 , V_45 ) ;\r\nV_10 -> V_48 = 1 ;\r\nV_10 -> F_17 = 1 ;\r\n} else {\r\ngoto V_77;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_10 -> V_53 = F_11 ( 6.552 ) ;\r\nF_8 ( V_7 , V_46 ) ;\r\nV_10 -> V_48 = 1 ;\r\nV_10 -> F_17 = 1 ;\r\nbreak;\r\ncase 3 :\r\nif ( V_63 == 1 || V_63 == 2 ) {\r\nV_10 -> V_53 = V_76 [ V_63 ] . V_74 ;\r\nF_8 ( V_7 , V_41 ) ;\r\nV_10 -> F_17 = 1 ;\r\n} else if ( V_63 == 0 && ( V_10 -> V_72 & V_73 ) ) {\r\nV_10 -> V_53 = V_76 [ V_63 ] . V_74 ;\r\nF_8 ( V_7 , V_47 ) ;\r\nV_10 -> F_17 = 1 ;\r\n} else if ( V_63 == 0 && V_10 -> V_30 ) {\r\nV_10 -> V_53 = V_76 [ V_63 ] . V_74 ;\r\nF_8 ( V_7 , V_45 ) ;\r\nV_10 -> V_48 = 1 ;\r\nV_10 -> F_17 = 1 ;\r\n} else {\r\ngoto V_77;\r\n}\r\nbreak;\r\ncase 0 :\r\ndefault:\r\nV_77:\r\nV_10 -> V_53 = V_70 [ V_62 ] . V_74 ;\r\nF_8 ( V_7 , V_41 ) ;\r\nbreak;\r\n}\r\nF_6 ( V_7 , V_10 -> V_53 , V_10 -> main ) ;\r\nV_10 -> V_68 = 0 ;\r\nF_10 ( V_7 ) ;\r\nF_24 ( V_10 ) ;\r\nif ( V_21 )\r\nF_13 ( V_7 ) ;\r\nV_61 = 3 ;\r\nwhile ( V_10 -> F_17 ) {\r\nif ( F_22 ( V_10 , V_61 ? 1000 : 5000 ) )\r\ngoto V_66;\r\nif ( V_61 )\r\nV_61 -- ;\r\nF_17 ( V_7 ) ;\r\n}\r\n}\r\nF_9 ( 1 , V_21 , V_7 , L_36 ) ;\r\nreturn 0 ;\r\n}\r\nint F_26 ( void * V_17 )\r\n{\r\nstruct V_6 * V_7 = V_17 ;\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nint V_54 , V_2 , V_1 , V_61 ;\r\nF_9 ( 1 , V_21 , V_7 , L_37 ) ;\r\nF_21 () ;\r\nfor (; ; ) {\r\nF_9 ( 2 , V_21 , V_7 , L_38 ) ;\r\nF_22 ( V_10 , - 1 ) ;\r\nF_9 ( 2 , V_21 , V_7 , L_39 ) ;\r\nV_66:\r\nF_9 ( 2 , V_21 , V_7 , L_31 ) ;\r\nV_10 -> V_66 = 0 ;\r\nif ( F_23 () )\r\nbreak;\r\nif ( V_10 -> V_15 == V_36 ) {\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_32 ) ;\r\nV_10 -> V_68 = 0 ;\r\nF_24 ( V_10 ) ;\r\ncontinue;\r\n}\r\nV_10 -> V_68 = 1 ;\r\nF_24 ( V_10 ) ;\r\nif ( V_10 -> V_67 )\r\nV_1 = 0x40 ;\r\nelse\r\nV_1 = ( V_10 -> V_72 & V_78 ) ? 0x20 : 1 ;\r\nV_10 -> F_17 = 0 ;\r\nV_10 -> V_48 = 0 ;\r\nif ( F_22 ( V_10 , 200 ) )\r\ngoto V_66;\r\nif ( V_21 )\r\nF_9 ( 2 , V_21 , V_7 ,\r\nL_40 ,\r\nF_1 ( V_1 ) , V_1 ) ;\r\nif ( V_1 != 1 ) {\r\nV_54 = V_1 ;\r\n} else {\r\nF_7 ( V_7 , 0x20 , V_1 ) ;\r\nfor (; ; ) {\r\nif ( F_22 ( V_10 , 100 ) )\r\ngoto V_66;\r\nV_54 = F_16 ( V_7 , 0x7e ) ;\r\nif ( V_54 < 0x07ff )\r\nbreak;\r\nF_9 ( 2 , V_21 , V_7 ,\r\nL_41 ) ;\r\n}\r\n}\r\nfor ( V_2 = 0 ; V_3 [ V_2 ] . V_4 != NULL ; V_2 ++ )\r\nif ( V_3 [ V_2 ] . V_5 == V_54 )\r\nbreak;\r\nF_9 ( 1 , V_21 , V_7 , L_42 ,\r\nF_1 ( V_54 ) , V_54 ) ;\r\nV_10 -> main = V_3 [ V_2 ] .main;\r\nV_10 -> V_53 = V_3 [ V_2 ] . V_53 ;\r\nV_10 -> V_1 = V_54 ;\r\nV_10 -> V_22 = V_23 ;\r\nif ( V_71 && ! V_10 -> V_67 &&\r\n( V_10 -> V_72 & V_73 ) && ( V_54 != 0x0009 ) ) {\r\nF_9 ( 1 , V_21 , V_7 , L_43\r\nL_44 ,\r\nV_3 [ 8 ] . V_4 ?\r\nV_3 [ 8 ] . V_4 : L_1 , V_54 ) ;\r\nV_10 -> V_1 = V_54 = 0x0009 ;\r\nF_7 ( V_7 , 0x20 , V_54 ) ;\r\n}\r\nswitch ( V_54 ) {\r\ncase 0x0008 :\r\ncase 0x000a :\r\ncase 0x000b :\r\nif ( V_54 == 0x000a )\r\nV_10 -> V_15 = V_46 ;\r\nelse\r\nV_10 -> V_15 = V_45 ;\r\nV_10 -> V_48 = 1 ;\r\nV_10 -> F_17 = 1 ;\r\nbreak;\r\ncase 0x0009 :\r\nV_10 -> V_15 = V_47 ;\r\nV_10 -> V_48 = 1 ;\r\nV_10 -> F_17 = 1 ;\r\nbreak;\r\ncase 0x0020 :\r\nV_10 -> V_15 = V_49 ;\r\nbreak;\r\ncase 0x0040 :\r\nV_10 -> V_15 = V_50 ;\r\nV_10 -> V_22 = V_52 ;\r\nF_8 ( V_7 , V_50 ) ;\r\nF_6 ( V_7 , F_11 ( 10.7 ) ,\r\nF_11 ( 10.7 ) ) ;\r\nbreak;\r\ncase 0x0002 :\r\ncase 0x0003 :\r\ncase 0x0004 :\r\ncase 0x0005 :\r\nV_10 -> V_15 = V_41 ;\r\nV_10 -> F_17 = 1 ;\r\nbreak;\r\n}\r\nF_5 ( V_7 , 0x0d , 0x1900 ) ;\r\nF_5 ( V_7 , 0x0e , 0x3000 ) ;\r\nif ( V_10 -> V_30 )\r\nF_5 ( V_7 , 0x10 , 0x5a00 ) ;\r\nif ( V_10 -> V_79 )\r\nF_7 ( V_7 , 0x40 , V_10 -> V_80 ) ;\r\nF_10 ( V_7 ) ;\r\nV_10 -> V_68 = 0 ;\r\nF_24 ( V_10 ) ;\r\nV_61 = 3 ;\r\nwhile ( V_10 -> F_17 ) {\r\nif ( F_22 ( V_10 , V_61 ? 1000 : 5000 ) )\r\ngoto V_66;\r\nif ( V_61 )\r\nV_61 -- ;\r\nF_17 ( V_7 ) ;\r\n}\r\n}\r\nF_9 ( 1 , V_21 , V_7 , L_36 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_10 -> V_67 ) {\r\nF_9 ( 1 , V_21 , V_7 , L_45 ) ;\r\nreturn 0x0001 ;\r\n}\r\nif ( V_10 -> V_72 == V_81 ) {\r\nF_9 ( 1 , V_21 , V_7 , L_46 ) ;\r\nreturn 0x4001 ;\r\n}\r\nif ( V_10 -> V_72 == V_82 ) {\r\nF_9 ( 1 , V_21 , V_7 , L_47 ) ;\r\nreturn 0x0001 ;\r\n}\r\nif ( V_10 -> V_72 == V_83 ) {\r\nF_9 ( 1 , V_21 , V_7 , L_48 ) ;\r\nreturn 0x6001 ;\r\n}\r\nif ( V_10 -> V_72 & V_84 ) {\r\nF_9 ( 1 , V_21 , V_7 , L_49 ) ;\r\nreturn 0x2001 ;\r\n}\r\nreturn 0x7001 ;\r\n}\r\nstatic void F_28 ( struct V_6 * V_7 , T_1 V_85 , int V_86 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nint V_87 , V_88 ;\r\nswitch ( V_10 -> V_33 ) {\r\ncase V_37 :\r\nV_87 = 0 ;\r\nV_88 = 0x30 ;\r\nbreak;\r\ncase V_42 :\r\nV_87 = 4 ;\r\nV_88 = 0x10 ;\r\nbreak;\r\ncase V_43 :\r\nV_87 = 1 ;\r\nV_88 = 0x20 ;\r\nbreak;\r\ncase V_40 :\r\nV_87 = 3 ;\r\nV_88 = 0x00 ;\r\nbreak;\r\ncase V_39 :\r\ndefault:\r\nV_87 = 3 ;\r\nV_88 = 0x20 ;\r\nbreak;\r\n}\r\nif ( V_86 == V_89 )\r\nV_87 = ( V_87 << 8 ) | 0x20 ;\r\nelse if ( V_86 >= V_90 && V_10 -> V_91 )\r\nV_87 = ( ( V_86 + 1 ) << 8 ) | V_88 ;\r\nelse\r\nV_87 = ( V_86 << 8 ) | V_88 ;\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_50 , V_86 , V_87 , V_85 ) ;\r\nF_5 ( V_7 , V_85 , V_87 ) ;\r\n}\r\nstatic void F_29 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nT_2 V_86 = V_10 -> V_20 ;\r\nF_28 ( V_7 , 0x0008 , ( V_86 >> 4 ) & 0xf ) ;\r\nF_28 ( V_7 , 0x000c , ( V_86 >> 4 ) & 0xf ) ;\r\nF_28 ( V_7 , 0x0009 , ( V_86 >> 8 ) & 0xf ) ;\r\nF_28 ( V_7 , 0x000a , ( V_86 >> 12 ) & 0xf ) ;\r\nif ( V_10 -> V_12 )\r\nF_28 ( V_7 , 0x0041 , ( V_86 >> 16 ) & 0xf ) ;\r\nF_28 ( V_7 , 0x000b , ( V_86 >> 20 ) & 0xf ) ;\r\n}\r\nstatic void F_30 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nint V_19 = ( V_10 -> V_20 >> 3 ) & 1 ;\r\nint V_92 ;\r\nV_10 -> V_1 = 1 ;\r\nF_31 ( V_7 ) ;\r\nif ( V_10 -> V_79 )\r\nF_7 ( V_7 , 0x40 , V_10 -> V_80 ) ;\r\nV_92 = F_27 ( V_7 ) ;\r\nV_92 |= V_19 ? 0x100 : 0 ;\r\nF_7 ( V_7 , 0x30 , V_92 ) ;\r\nF_29 ( V_7 ) ;\r\nF_5 ( V_7 , 0x0d , 0x1900 ) ;\r\nF_5 ( V_7 , 0x0e , 0x3000 ) ;\r\nif ( V_10 -> V_30 )\r\nF_5 ( V_7 , 0x10 , 0x5a00 ) ;\r\nF_7 ( V_7 , 0x22 , V_93 ) ;\r\n}\r\nint F_32 ( void * V_17 )\r\n{\r\nstruct V_6 * V_7 = V_17 ;\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nint V_54 , V_2 ;\r\nF_9 ( 1 , V_21 , V_7 , L_51 ) ;\r\nF_21 () ;\r\nfor (; ; ) {\r\nF_9 ( 2 , V_21 , V_7 , L_52 ) ;\r\nF_22 ( V_10 , - 1 ) ;\r\nF_9 ( 2 , V_21 , V_7 , L_53 ) ;\r\nV_66:\r\nF_9 ( 1 , V_21 , V_7 , L_31 ) ;\r\nV_10 -> V_66 = 0 ;\r\nif ( F_23 () )\r\nbreak;\r\nif ( V_10 -> V_15 == V_36 ) {\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_32 ) ;\r\nV_10 -> V_68 = 0 ;\r\nF_24 ( V_10 ) ;\r\ncontinue;\r\n}\r\nF_30 ( V_7 ) ;\r\nV_10 -> V_1 = V_10 -> V_67 ? 0x40 :\r\n( V_10 -> V_94 && V_95 == 1 ) ? 32 : V_95 ;\r\nF_7 ( V_7 , 0x20 , V_10 -> V_1 ) ;\r\nif ( V_10 -> V_1 != 1 )\r\ngoto V_96;\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_54 ) ;\r\nfor ( V_2 = 0 ; V_2 < 10 ; V_2 ++ ) {\r\nif ( F_22 ( V_10 , 100 ) )\r\ngoto V_66;\r\nV_54 = F_16 ( V_7 , 0x7e ) ;\r\nif ( V_54 < 0x07ff ) {\r\nV_10 -> V_1 = V_54 ;\r\nbreak;\r\n}\r\nF_9 ( 2 , V_21 , V_7 ,\r\nL_41 ) ;\r\n}\r\nif ( V_10 -> V_1 == 1 ) {\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_55 ) ;\r\ncontinue;\r\n}\r\nV_96:\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_56 ,\r\nF_1 ( V_10 -> V_1 ) , V_10 -> V_1 ) ;\r\nif ( V_10 -> V_1 == 9 ) {\r\nF_5 ( V_7 , 0x0e , 0x7c00 ) ;\r\n}\r\nF_24 ( V_10 ) ;\r\nif ( F_5 ( V_7 , 0x13 , V_10 -> V_97 ) )\r\nreturn - 1 ;\r\nif ( V_10 -> V_1 != 0x20 )\r\ncontinue;\r\nV_10 -> F_17 = 1 ;\r\nF_17 ( V_7 ) ;\r\nwhile ( V_10 -> F_17 ) {\r\nF_17 ( V_7 ) ;\r\nif ( F_22 ( V_10 , 5000 ) )\r\ngoto V_66;\r\n}\r\n}\r\nF_9 ( 1 , V_21 , V_7 , L_36 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nint V_98 = F_16 ( V_7 , 0x0200 ) ;\r\nint V_99 = V_98 & 0x100 ;\r\nint V_100 = V_98 & 0x40 ;\r\nint V_101 = V_10 -> V_22 ;\r\nif ( V_10 -> V_15 == V_36 )\r\nreturn 0 ;\r\nV_10 -> V_22 = 0 ;\r\nif ( V_100 )\r\nV_10 -> V_22 = V_52 ;\r\nelse\r\nV_10 -> V_22 = V_23 ;\r\nif ( V_99 ) {\r\nif ( V_10 -> V_1 == 0x20 )\r\nV_10 -> V_22 |= V_102 ;\r\nelse\r\nV_10 -> V_22 =\r\nV_57 | V_38 ;\r\n}\r\nF_9 ( 1 , V_21 , V_7 ,\r\nL_57 ,\r\nV_98 , V_100 , V_99 , V_10 -> V_22 ) ;\r\nreturn ( V_101 != V_10 -> V_22 ) ;\r\n}\r\nstatic void F_34 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_10 -> V_1 == 0x20 ) {\r\nif ( ( V_10 -> V_22 & V_102 ) &&\r\n( V_10 -> V_33 == V_43 ||\r\nV_10 -> V_33 == V_42 ) ) {\r\nF_7 ( V_7 , 0x20 , 0x21 ) ;\r\n} else {\r\nF_7 ( V_7 , 0x20 , 0x20 ) ;\r\n}\r\n}\r\nF_29 ( V_7 ) ;\r\n}\r\nvoid F_19 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nswitch ( V_10 -> V_34 ) {\r\ncase V_103 :\r\ncase V_104 :\r\nF_10 ( V_7 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_34 ( V_7 ) ;\r\nbreak;\r\n}\r\n}\r\nint F_18 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_3 ( F_4 ( V_7 ) ) ;\r\nswitch ( V_10 -> V_34 ) {\r\ncase V_103 :\r\ncase V_104 :\r\nreturn F_14 ( V_7 ) ;\r\ncase V_35 :\r\nreturn F_33 ( V_7 ) ;\r\n}\r\nreturn 0 ;\r\n}
