(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top_100015532TFW")
(DATE "123")
(VENDOR "ProASIC3E")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top_100015532TFW")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[9\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[8\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_30/B  coll_mod/rxbuf_rst_cnt13_0_I_30/Y  coll_mod/rxbuf_rst_cnt13_0_I_32/B  coll_mod/rxbuf_rst_cnt13_0_I_32/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/A  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_13/B  coll_mod/rxbuf_rst_cnt13_0_I_13/Y  coll_mod/rxbuf_rst_cnt13_0_I_15/C  coll_mod/rxbuf_rst_cnt13_0_I_15/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/A  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/un1_txr_cnt_0_I_30/B  coll_mod/un1_txr_cnt_0_I_30/Y  coll_mod/un1_txr_cnt_0_I_32/B  coll_mod/un1_txr_cnt_0_I_32/Y  coll_mod/un1_txr_cnt_0_I_39/A  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/un1_txr_cnt_0_I_13/B  coll_mod/un1_txr_cnt_0_I_13/Y  coll_mod/un1_txr_cnt_0_I_15/C  coll_mod/un1_txr_cnt_0_I_15/Y  coll_mod/un1_txr_cnt_0_I_20/A  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_29/B  coll_mod/rxbuf_rst_cnt13_0_I_29/Y  coll_mod/rxbuf_rst_cnt13_0_I_32/A  coll_mod/rxbuf_rst_cnt13_0_I_32/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/A  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_33/B  coll_mod/rxbuf_rst_cnt13_0_I_33/Y  coll_mod/rxbuf_rst_cnt13_0_I_35/A  coll_mod/rxbuf_rst_cnt13_0_I_35/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/B  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_31/B  coll_mod/rxbuf_rst_cnt13_0_I_31/Y  coll_mod/rxbuf_rst_cnt13_0_I_32/C  coll_mod/rxbuf_rst_cnt13_0_I_32/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/A  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/B  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  coll_mod/txr_fsm_RNIELN71\[15\]/B  coll_mod/txr_fsm_RNIELN71\[15\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/A  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/un1_txr_cnt_0_I_29/B  coll_mod/un1_txr_cnt_0_I_29/Y  coll_mod/un1_txr_cnt_0_I_32/A  coll_mod/un1_txr_cnt_0_I_32/Y  coll_mod/un1_txr_cnt_0_I_39/A  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/B  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  can_control/OPB_DO_1_t_0_6_0_iv_12/A  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIFMIH\[15\]/B  coll_mod/txr_fsm_RNIFMIH\[15\]/Y  coll_mod/txr_fsm_RNI00AC1\[6\]/C  coll_mod/txr_fsm_RNI00AC1\[6\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/B  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_37/A  coll_mod/rxbuf_rst_cnt13_0_I_37/Y  coll_mod/rxbuf_rst_cnt13_0_I_38/B  coll_mod/rxbuf_rst_cnt13_0_I_38/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/C  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/un1_txr_cnt_0_I_33/B  coll_mod/un1_txr_cnt_0_I_33/Y  coll_mod/un1_txr_cnt_0_I_35/A  coll_mod/un1_txr_cnt_0_I_35/Y  coll_mod/un1_txr_cnt_0_I_39/B  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_36/A  coll_mod/rxbuf_rst_cnt13_0_I_36/Y  coll_mod/rxbuf_rst_cnt13_0_I_38/A  coll_mod/rxbuf_rst_cnt13_0_I_38/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/C  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[9\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[8\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/B  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIIII0H\[2\]/B  coll_mod/txr_fsm_RNIIII0H\[2\]/Y  coll_mod/txr_enable_RNI5U8QH/B  coll_mod/txr_enable_RNI5U8QH/Y  coll_mod/rxbuf_we_RNO_0/B  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/un1_txr_cnt_0_I_31/B  coll_mod/un1_txr_cnt_0_I_31/Y  coll_mod/un1_txr_cnt_0_I_32/C  coll_mod/un1_txr_cnt_0_I_32/Y  coll_mod/un1_txr_cnt_0_I_39/A  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[2\]/CLK  coll_mod/rx_dhr\[2\]/Q  coll_mod/rx_dhr_RNI2BOE\[2\]/A  coll_mod/rx_dhr_RNI2BOE\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1_RNIUTA27/B  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1_RNIUTA27/Y  coll_mod/liled_do_RNIUA7V41/B  coll_mod/liled_do_RNIUA7V41/Y  can_control/control_RNIPE284U\[2\]/C  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_12/A  coll_mod/rxbuf_rst_cnt13_0_I_12/Y  coll_mod/rxbuf_rst_cnt13_0_I_16/C  coll_mod/rxbuf_rst_cnt13_0_I_16/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/C  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNI91NQ\[3\]/B  coll_mod/txr_fsm_RNI91NQ\[3\]/Y  coll_mod/txr_fsm_RNIGF9C1\[10\]/C  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/A  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/un1_txr_cnt_0_I_37/A  coll_mod/un1_txr_cnt_0_I_37/Y  coll_mod/un1_txr_cnt_0_I_38/B  coll_mod/un1_txr_cnt_0_I_38/Y  coll_mod/un1_txr_cnt_0_I_39/C  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_15/B  coll_mod/rxbuf_rst_cnt13_0_I_15/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/A  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_34/B  coll_mod/rxbuf_rst_cnt13_0_I_34/Y  coll_mod/rxbuf_rst_cnt13_0_I_35/B  coll_mod/rxbuf_rst_cnt13_0_I_35/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/B  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNI91NQ\[3\]/A  coll_mod/txr_fsm_RNI91NQ\[3\]/Y  coll_mod/txr_fsm_RNIGF9C1\[10\]/C  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/A  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/un1_txr_cnt_0_I_34/B  coll_mod/un1_txr_cnt_0_I_34/Y  coll_mod/un1_txr_cnt_0_I_35/B  coll_mod/un1_txr_cnt_0_I_35/Y  coll_mod/un1_txr_cnt_0_I_39/B  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIFMIH\[15\]/B  coll_mod/txr_fsm_RNIFMIH\[15\]/Y  coll_mod/txr_fsm_RNIELN71\[15\]/A  coll_mod/txr_fsm_RNIELN71\[15\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/A  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/un1_txr_cnt_0_I_12/A  coll_mod/un1_txr_cnt_0_I_12/Y  coll_mod/un1_txr_cnt_0_I_16/C  coll_mod/un1_txr_cnt_0_I_16/Y  coll_mod/un1_txr_cnt_0_I_20/C  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIFMIH\[15\]/B  coll_mod/txr_fsm_RNIFMIH\[15\]/Y  coll_mod/txr_fsm_RNI00AC1\[6\]/C  coll_mod/txr_fsm_RNI00AC1\[6\]/Y  coll_mod/txr_fsm_RNIAJ1M8\[12\]/B  coll_mod/txr_fsm_RNIAJ1M8\[12\]/Y  can_control/state1_RNIFHS359/A  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/un1_txr_cnt_0_I_36/A  coll_mod/un1_txr_cnt_0_I_36/Y  coll_mod/un1_txr_cnt_0_I_38/A  coll_mod/un1_txr_cnt_0_I_38/Y  coll_mod/un1_txr_cnt_0_I_39/C  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNI9GIH\[10\]/B  coll_mod/txr_fsm_RNI9GIH\[10\]/Y  coll_mod/txr_fsm_RNI8FN71\[8\]/C  coll_mod/txr_fsm_RNI8FN71\[8\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/B  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_15/B  coll_mod/un1_txr_cnt_0_I_15/Y  coll_mod/un1_txr_cnt_0_I_20/A  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_16/A  coll_mod/rxbuf_rst_cnt13_0_I_16/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/C  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/A  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  coll_mod/txr_fsm_RNIELN71\[15\]/B  coll_mod/txr_fsm_RNIELN71\[15\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/A  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_17/A  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIRQ4M\[3\]/A  coll_mod/txr_fsm_RNIRQ4M\[3\]/Y  coll_mod/txr_fsm_RNI6U072\[15\]/C  coll_mod/txr_fsm_RNI6U072\[15\]/Y  pci_target/OPB_m1/A  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNIRQ4M\[3\]/B  coll_mod/txr_fsm_RNIRQ4M\[3\]/Y  coll_mod/txr_fsm_RNI6U072\[15\]/C  coll_mod/txr_fsm_RNI6U072\[15\]/Y  pci_target/OPB_m1/A  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/txr_fsm_RNI115M\[15\]/B  coll_mod/txr_fsm_RNI115M\[15\]/Y  coll_mod/txr_fsm_RNI6U072\[15\]/A  coll_mod/txr_fsm_RNI6U072\[15\]/Y  pci_target/OPB_m1/A  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_34/B  coll_mod/rxbuf_rst_cnt13_0_I_34/Y  coll_mod/rxbuf_rst_cnt13_0_I_38/C  coll_mod/rxbuf_rst_cnt13_0_I_38/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/C  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  coll_mod/txr_fsm_RNIFMIH\[15\]/A  coll_mod/txr_fsm_RNIFMIH\[15\]/Y  coll_mod/txr_fsm_RNI00AC1\[6\]/C  coll_mod/txr_fsm_RNI00AC1\[6\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/B  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/un1_txr_cnt_0_I_16/A  coll_mod/un1_txr_cnt_0_I_16/Y  coll_mod/un1_txr_cnt_0_I_20/C  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNIV1C3B\[14\]/B  coll_mod/txr_fsm_RNIV1C3B\[14\]/Y  coll_mod/txr_busy_RNO/B  coll_mod/txr_busy_RNO/Y  coll_mod/txr_busy/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNISR4M\[4\]/B  coll_mod/txr_fsm_RNISR4M\[4\]/Y  coll_mod/txr_fsm_RNION9C1\[12\]/C  coll_mod/txr_fsm_RNION9C1\[12\]/Y  coll_mod/txr_fsm_RNIAJ1M8\[12\]/A  coll_mod/txr_fsm_RNIAJ1M8\[12\]/Y  can_control/state1_RNIFHS359/A  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/un1_txr_cnt_0_I_34/B  coll_mod/un1_txr_cnt_0_I_34/Y  coll_mod/un1_txr_cnt_0_I_38/C  coll_mod/un1_txr_cnt_0_I_38/Y  coll_mod/un1_txr_cnt_0_I_39/C  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/un1_txr_cnt_0_I_17/A  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_14/B  coll_mod/rxbuf_rst_cnt13_0_I_14/Y  coll_mod/rxbuf_rst_cnt13_0_I_19/C  coll_mod/rxbuf_rst_cnt13_0_I_19/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/B  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[3\]/CLK  coll_mod/rx_dhr\[3\]/Q  can_control/OPB_DO_1_t_0_27_iv_16/B  can_control/OPB_DO_1_t_0_27_iv_16/Y  can_control/OPB_DO_1_t_0_27_iv_22/C  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[1\]/CLK  coll_mod/rx_dhr\[1\]/Q  coll_mod/rx_dhr_RNI1AOE\[1\]/A  coll_mod/rx_dhr_RNI1AOE\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0_RNIRKBN6/A  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0_RNIRKBN6/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0_RNIRSA27/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0_RNIRSA27/Y  coll_mod/txr_busy_RNI0H8BB1/B  coll_mod/txr_busy_RNI0H8BB1/Y  can_control/control_RNIO09TIA1\[1\]/A  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNIO0IU5\[5\]/A  coll_mod/txr_cnt_RNIO0IU5\[5\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/txr_cnt_RNINMCJT\[9\]/B  coll_mod/txr_cnt_RNINMCJT\[9\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/B  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[5\]/CLK  coll_mod/txr_fsm\[5\]/Q  coll_mod/txr_fsm_RNIA2NQ\[1\]/B  coll_mod/txr_fsm_RNIA2NQ\[1\]/Y  coll_mod/txr_fsm_RNI6U072\[15\]/B  coll_mod/txr_fsm_RNI6U072\[15\]/Y  pci_target/OPB_m1/A  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/txr_cnt_RNILTHU5\[2\]/A  coll_mod/txr_cnt_RNILTHU5\[2\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/B  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_26/C  coll_mod/rxbuf_rst_cnt13_0_I_26/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/B  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/un1_txr_cnt_0_I_14/B  coll_mod/un1_txr_cnt_0_I_14/Y  coll_mod/un1_txr_cnt_0_I_19/C  coll_mod/un1_txr_cnt_0_I_19/Y  coll_mod/un1_txr_cnt_0_I_21/B  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/B  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  pci_target/OPB_m1/B  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/un1_txr_cnt_0_I_26/C  coll_mod/un1_txr_cnt_0_I_26/Y  coll_mod/un1_txr_cnt_0_I_28/B  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[10\]/CLK  coll_mod/txr_fsm\[10\]/Q  coll_mod/txr_fsm_RNI9GIH\[10\]/A  coll_mod/txr_fsm_RNI9GIH\[10\]/Y  coll_mod/txr_fsm_RNI8FN71\[8\]/C  coll_mod/txr_fsm_RNI8FN71\[8\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/B  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/txr_cnt_RNIQ2IU5\[7\]/A  coll_mod/txr_cnt_RNIQ2IU5\[7\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_15/A  can_control/OPB_DO_1_t_0_3_0_iv_15/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/C  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/txr_cnt_RNIR3IU5\[8\]/A  coll_mod/txr_cnt_RNIR3IU5\[8\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_13/A  can_control/OPB_DO_1_t_0_2_0_iv_13/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/C  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_25/B  coll_mod/rxbuf_rst_cnt13_0_I_25/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/A  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[5\]/CLK  coll_mod/rx_dhr\[5\]/Q  can_control/OPB_DO_1_t_0_25_0_iv_12/B  can_control/OPB_DO_1_t_0_25_0_iv_12/Y  can_control/state1_RNIM3SD33/A  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNO_0\[3\]/A  coll_mod/txr_fsm_RNO_0\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/A  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIIII0H\[2\]/B  coll_mod/txr_fsm_RNIIII0H\[2\]/Y  coll_mod/txr_enable_RNI5U8QH/B  coll_mod/txr_enable_RNI5U8QH/Y  coll_mod/rxbuf_rst/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_27/A  coll_mod/rxbuf_rst_cnt13_0_I_27/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/C  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/un1_txr_cnt_0_I_25/B  coll_mod/un1_txr_cnt_0_I_25/Y  coll_mod/un1_txr_cnt_0_I_28/A  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[6\]/CLK  coll_mod/rx_dhr\[6\]/Q  can_control/OPB_DO_1_t_0_24_0_iv_9/B  can_control/OPB_DO_1_t_0_24_0_iv_9/Y  can_control/state1_RNIIROTT3/B  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/txr_fsm_RNISR4M\[4\]/A  coll_mod/txr_fsm_RNISR4M\[4\]/Y  coll_mod/txr_fsm_RNION9C1\[12\]/C  coll_mod/txr_fsm_RNION9C1\[12\]/Y  coll_mod/txr_fsm_RNIAJ1M8\[12\]/A  coll_mod/txr_fsm_RNIAJ1M8\[12\]/Y  can_control/state1_RNIFHS359/A  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/txr_fsm_RNI00AC1\[6\]/A  coll_mod/txr_fsm_RNI00AC1\[6\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/B  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  coll_mod/txr_fsm_RNI115M\[15\]/A  coll_mod/txr_fsm_RNI115M\[15\]/Y  coll_mod/txr_fsm_RNI6U072\[15\]/A  coll_mod/txr_fsm_RNI6U072\[15\]/Y  pci_target/OPB_m1/A  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_26/A  coll_mod/rxbuf_rst_cnt13_0_I_26/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/B  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/txr_fsm_RNI00AC1\[6\]/B  coll_mod/txr_fsm_RNI00AC1\[6\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/B  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_4/A  coll_mod/rxbuf_rst_cnt13_0_I_4/Y  coll_mod/rxbuf_rst_cnt13_0_I_6/C  coll_mod/rxbuf_rst_cnt13_0_I_6/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/B  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_2/A  coll_mod/rxbuf_rst_cnt13_0_I_2/Y  coll_mod/rxbuf_rst_cnt13_0_I_6/B  coll_mod/rxbuf_rst_cnt13_0_I_6/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/B  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_23/A  coll_mod/rxbuf_rst_cnt13_0_I_23/Y  coll_mod/rxbuf_rst_cnt13_0_I_24/B  coll_mod/rxbuf_rst_cnt13_0_I_24/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/A  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/un1_txr_cnt_0_I_27/A  coll_mod/un1_txr_cnt_0_I_27/Y  coll_mod/un1_txr_cnt_0_I_28/C  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_22/A  coll_mod/rxbuf_rst_cnt13_0_I_22/Y  coll_mod/rxbuf_rst_cnt13_0_I_24/A  coll_mod/rxbuf_rst_cnt13_0_I_24/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/A  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/DOUTB0  coll_mod/med_din_RNO_0\[0\]/A  coll_mod/med_din_RNO_0\[0\]/Y  coll_mod/med_din_RNO\[0\]/A  coll_mod/med_din_RNO\[0\]/Y  coll_mod/med_din\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/DOUTB1  coll_mod/med_din_RNO_0\[1\]/A  coll_mod/med_din_RNO_0\[1\]/Y  coll_mod/med_din_RNO\[1\]/A  coll_mod/med_din_RNO\[1\]/Y  coll_mod/med_din\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/DOUTB0  coll_mod/med_din_RNO_0\[4\]/A  coll_mod/med_din_RNO_0\[4\]/Y  coll_mod/med_din_RNO\[4\]/A  coll_mod/med_din_RNO\[4\]/Y  coll_mod/med_din\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/DOUTB1  coll_mod/med_din_RNO_0\[5\]/A  coll_mod/med_din_RNO_0\[5\]/Y  coll_mod/med_din_RNO\[5\]/A  coll_mod/med_din_RNO\[5\]/Y  coll_mod/med_din\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/DOUTB0  coll_mod/med_din_RNO_0\[2\]/A  coll_mod/med_din_RNO_0\[2\]/Y  coll_mod/med_din_RNO\[2\]/A  coll_mod/med_din_RNO\[2\]/Y  coll_mod/med_din\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/DOUTB1  coll_mod/med_din_RNO_0\[3\]/A  coll_mod/med_din_RNO_0\[3\]/Y  coll_mod/med_din_RNO\[3\]/A  coll_mod/med_din_RNO\[3\]/Y  coll_mod/med_din\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/DOUTB0  coll_mod/med_din_RNO_0\[6\]/A  coll_mod/med_din_RNO_0\[6\]/Y  coll_mod/med_din_RNO\[6\]/A  coll_mod/med_din_RNO\[6\]/Y  coll_mod/med_din\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/DOUTB1  coll_mod/med_din_RNO_0\[7\]/A  coll_mod/med_din_RNO_0\[7\]/Y  coll_mod/med_din_RNO\[7\]/A  coll_mod/med_din_RNO\[7\]/Y  coll_mod/med_din\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  PCI_AD_pad_RNO_4\[21\]/B  PCI_AD_pad_RNO_4\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/A  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[1\]/CLK  coll_mod/txr_fsm\[1\]/Q  coll_mod/txr_fsm_RNIA2NQ\[1\]/A  coll_mod/txr_fsm_RNIA2NQ\[1\]/Y  coll_mod/txr_fsm_RNI6U072\[15\]/B  coll_mod/txr_fsm_RNI6U072\[15\]/Y  pci_target/OPB_m1/A  pci_target/OPB_m1/Y  pci_target/OPB_m3/A  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_3/A  coll_mod/rxbuf_rst_cnt13_0_I_3/Y  coll_mod/rxbuf_rst_cnt13_0_I_7/B  coll_mod/rxbuf_rst_cnt13_0_I_7/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/A  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/un1_txr_cnt_0_I_22/A  coll_mod/un1_txr_cnt_0_I_22/Y  coll_mod/un1_txr_cnt_0_I_24/A  coll_mod/un1_txr_cnt_0_I_24/Y  coll_mod/un1_txr_cnt_0_I_40/A  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/un1_txr_cnt_0_I_26/A  coll_mod/un1_txr_cnt_0_I_26/Y  coll_mod/un1_txr_cnt_0_I_28/B  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/C  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/un1_txr_cnt_0_I_4/A  coll_mod/un1_txr_cnt_0_I_4/Y  coll_mod/un1_txr_cnt_0_I_6/C  coll_mod/un1_txr_cnt_0_I_6/Y  coll_mod/un1_txr_cnt_0_I_8/B  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_2/A  coll_mod/un1_txr_cnt_0_I_2/Y  coll_mod/un1_txr_cnt_0_I_6/B  coll_mod/un1_txr_cnt_0_I_6/Y  coll_mod/un1_txr_cnt_0_I_8/B  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNIGF9C1\[10\]/B  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/A  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[9\]/A  coll_mod/txr_cnt_RNO\[9\]/Y  coll_mod/txr_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_1/A  coll_mod/rxbuf_rst_cnt13_0_I_1/Y  coll_mod/rxbuf_rst_cnt13_0_I_6/A  coll_mod/rxbuf_rst_cnt13_0_I_6/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/B  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/un1_txr_cnt_0_I_23/A  coll_mod/un1_txr_cnt_0_I_23/Y  coll_mod/un1_txr_cnt_0_I_24/B  coll_mod/un1_txr_cnt_0_I_24/Y  coll_mod/un1_txr_cnt_0_I_40/A  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/A  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_5/A  coll_mod/rxbuf_rst_cnt13_0_I_5/Y  coll_mod/rxbuf_rst_cnt13_0_I_7/A  coll_mod/rxbuf_rst_cnt13_0_I_7/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/A  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/un1_txr_cnt_0_I_3/A  coll_mod/un1_txr_cnt_0_I_3/Y  coll_mod/un1_txr_cnt_0_I_7/B  coll_mod/un1_txr_cnt_0_I_7/Y  coll_mod/un1_txr_cnt_0_I_8/A  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/un1_txr_cnt_0_I_1/A  coll_mod/un1_txr_cnt_0_I_1/Y  coll_mod/un1_txr_cnt_0_I_6/A  coll_mod/un1_txr_cnt_0_I_6/Y  coll_mod/un1_txr_cnt_0_I_8/B  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/un1_txr_cnt_0_I_5/A  coll_mod/un1_txr_cnt_0_I_5/Y  coll_mod/un1_txr_cnt_0_I_7/A  coll_mod/un1_txr_cnt_0_I_7/Y  coll_mod/un1_txr_cnt_0_I_8/A  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[10\]/CLK  coll_mod/txr_fsm\[10\]/Q  coll_mod/txr_fsm_RNIGF9C1\[10\]/A  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/txr_fsm_RNI2B1M8\[10\]/A  coll_mod/txr_fsm_RNI2B1M8\[10\]/Y  can_control/state1_RNIACF4FD/B  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/txr_cnt_RNIKJCJT\[6\]/B  coll_mod/txr_cnt_RNIKJCJT\[6\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/C  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/txr_cnt_RNIV4CNT\[10\]/B  coll_mod/txr_cnt_RNIV4CNT\[10\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/B  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_19/A  coll_mod/rxbuf_rst_cnt13_0_I_19/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/B  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[9\]/A  coll_mod/rxbuf_rst_cnt_RNO\[9\]/Y  coll_mod/rxbuf_rst_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/C  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  can_control/OPB_DO_1_t_0_10_0_iv_12/A  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/B  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[5\]/CLK  coll_mod/txr_fsm\[5\]/Q  coll_mod/txr_fsm_RNION9C1\[12\]/B  coll_mod/txr_fsm_RNION9C1\[12\]/Y  coll_mod/txr_fsm_RNIAJ1M8\[12\]/A  coll_mod/txr_fsm_RNIAJ1M8\[12\]/Y  can_control/state1_RNIFHS359/A  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[12\]/CLK  coll_mod/txr_fsm\[12\]/Q  coll_mod/txr_fsm_RNI8FN71\[8\]/A  coll_mod/txr_fsm_RNI8FN71\[8\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/B  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/un1_txr_cnt_0_I_19/A  coll_mod/un1_txr_cnt_0_I_19/Y  coll_mod/un1_txr_cnt_0_I_21/B  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_18/A  coll_mod/rxbuf_rst_cnt13_0_I_18/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/C  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[12\]/CLK  coll_mod/txr_fsm\[12\]/Q  coll_mod/txr_fsm_RNION9C1\[12\]/A  coll_mod/txr_fsm_RNION9C1\[12\]/Y  coll_mod/txr_fsm_RNIAJ1M8\[12\]/A  coll_mod/txr_fsm_RNIAJ1M8\[12\]/Y  can_control/state1_RNIFHS359/A  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[7\]/CLK  coll_mod/rx_dhr\[7\]/Q  coll_mod/rx_dhr_RNI4RBN6\[7\]/B  coll_mod/rx_dhr_RNI4RBN6\[7\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNI73B27/C  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNI73B27/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/B  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/un1_txr_cnt_0_I_18/A  coll_mod/un1_txr_cnt_0_I_18/Y  coll_mod/un1_txr_cnt_0_I_21/C  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[8\]/CLK  coll_mod/txr_fsm\[8\]/Q  coll_mod/txr_fsm_RNI8FN71\[8\]/B  coll_mod/txr_fsm_RNI8FN71\[8\]/Y  coll_mod/txr_fsm_RNI80TC8\[8\]/B  coll_mod/txr_fsm_RNI80TC8\[8\]/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/A  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[0\]/CLK  coll_mod/rx_dhr\[0\]/Q  coll_mod/rx_dhr_RNI09OE\[0\]/A  coll_mod/rx_dhr_RNI09OE\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_8/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_8/Y  can_control/control_RNIJVS4FD\[0\]/A  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNO\[8\]/A  coll_mod/txr_cnt_RNO\[8\]/Y  coll_mod/txr_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[7\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[6\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[5\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[4\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[3\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[2\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[1\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[0\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[4\]/CLK  coll_mod/rx_dhr\[4\]/Q  coll_mod/rx_dhr_RNI4DOE\[4\]/A  coll_mod/rx_dhr_RNI4DOE\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2_RNI20B27/B  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2_RNI20B27/Y  pci_target/OPB_m3/S  pci_target/OPB_m3/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/B  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_busy/CLK  coll_mod/txr_busy/Q  coll_mod/txr_busy_RNIA23KC/A  coll_mod/txr_busy_RNIA23KC/Y  coll_mod/txr_busy_RNI0H8BB1/A  coll_mod/txr_busy_RNI0H8BB1/Y  can_control/control_RNIO09TIA1\[1\]/A  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIK3LPT6\[10\]/B  hotlink/glitch_count_RNIK3LPT6\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/C  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIFSRNA\[24\]/B  mel_mod/counter/count_RNIFSRNA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv/A  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIK1SNA\[29\]/B  mel_mod/counter/count_RNIK1SNA\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIERRNA\[23\]/B  mel_mod/counter/count_RNIERRNA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[8\]/A  coll_mod/rxbuf_rst_cnt_RNO\[8\]/Y  coll_mod/rxbuf_rst_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/un115_OPB_DO_3_RNIICDT52/C  hotlink/un115_OPB_DO_3_RNIICDT52/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/A  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/txr_cnt_RNIFAK5\[3\]/C  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/S  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/S  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/S  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/S  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/S  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/S  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/S  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/S  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/A  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/A  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/A  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/txr_enable_RNIJBMP/B  coll_mod/txr_enable_RNIJBMP/Y  coll_mod/txr_enable_RNI5U8QH/A  coll_mod/txr_enable_RNI5U8QH/Y  coll_mod/rxbuf_we_RNO_0/B  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNIFAK5\[3\]/A  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/B  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/Y  rs485_mod/sp485_2_data_RNIMK6621\[29\]/C  rs485_mod/sp485_2_data_RNIMK6621\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/C  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/B  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/C  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO_0\[10\]/B  coll_mod/txr_cnt_RNO_0\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/B  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIGTRNA\[25\]/B  mel_mod/counter/count_RNIGTRNA\[25\]/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/A  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/B  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/B  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/B  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/B  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/B  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/B  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNI4M8RA\[10\]/B  mel_mod/ack_time_set_RNI4M8RA\[10\]/Y  mel_mod/counter/count_RNIEC3JL\[10\]/B  mel_mod/counter/count_RNIEC3JL\[10\]/Y  mel_mod/counter/count_RNISK2UJ1\[10\]/A  mel_mod/counter/count_RNISK2UJ1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/C  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNI9R8RA\[15\]/B  mel_mod/ack_time_set_RNI9R8RA\[15\]/Y  mel_mod/counter/count_RNIOM3JL\[15\]/B  mel_mod/counter/count_RNIOM3JL\[15\]/Y  mel_mod/counter/count_RNI6V2UJ1\[15\]/A  mel_mod/counter/count_RNI6V2UJ1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/C  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNI8Q8RA\[14\]/B  mel_mod/ack_time_set_RNI8Q8RA\[14\]/Y  mel_mod/counter/count_RNIMK3JL\[14\]/B  mel_mod/counter/count_RNIMK3JL\[14\]/Y  mel_mod/counter/count_RNI4T2UJ1\[14\]/A  mel_mod/counter/count_RNI4T2UJ1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/C  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIQ2S291\[30\]/C  mel_mod/counter/count_RNIQ2S291\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/C  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNO_0\[6\]/B  coll_mod/txr_cnt_RNO_0\[6\]/Y  coll_mod/txr_cnt_RNO\[6\]/A  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNO\[7\]/A  coll_mod/txr_cnt_RNO\[7\]/Y  coll_mod/txr_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIDQRNA\[22\]/B  mel_mod/counter/count_RNIDQRNA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/C  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIHURNA\[26\]/B  mel_mod/counter/count_RNIHURNA\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/C  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIIVRNA\[27\]/B  mel_mod/counter/count_RNIIVRNA\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/C  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIJ0SNA\[28\]/B  mel_mod/counter/count_RNIJ0SNA\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/C  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIBORNA\[20\]/B  mel_mod/counter/count_RNIBORNA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/C  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/B  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/B  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/B  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un88_OPB_DO/C  hotlink/un88_OPB_DO/Y  hotlink/G_380_1/C  hotlink/G_380_1/Y  hotlink/G_380_9/B  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIO1LDA\[15\]/B  mel_mod/counter/count_RNIO1LDA\[15\]/Y  mel_mod/counter/count_RNIOM3JL\[15\]/A  mel_mod/counter/count_RNIOM3JL\[15\]/Y  mel_mod/counter/count_RNI6V2UJ1\[15\]/A  mel_mod/counter/count_RNI6V2UJ1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/C  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIN0LDA\[14\]/B  mel_mod/counter/count_RNIN0LDA\[14\]/Y  mel_mod/counter/count_RNIMK3JL\[14\]/A  mel_mod/counter/count_RNIMK3JL\[14\]/Y  mel_mod/counter/count_RNI4T2UJ1\[14\]/A  mel_mod/counter/count_RNI4T2UJ1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/C  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIJSKDA\[10\]/B  mel_mod/counter/count_RNIJSKDA\[10\]/Y  mel_mod/counter/count_RNIEC3JL\[10\]/A  mel_mod/counter/count_RNIEC3JL\[10\]/Y  mel_mod/counter/count_RNISK2UJ1\[10\]/A  mel_mod/counter/count_RNISK2UJ1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/C  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNIQB2DA\[7\]/B  mel_mod/ack_time_set_RNIQB2DA\[7\]/Y  mel_mod/ack_time_set_RNI73EMV\[7\]/B  mel_mod/ack_time_set_RNI73EMV\[7\]/Y  mel_mod/ack_time_set_RNILBD1U1\[7\]/A  mel_mod/ack_time_set_RNILBD1U1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO_1\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_1\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIEPHPI6\[13\]/C  hotlink/glitch_count_RNIEPHPI6\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNI8JHPI6\[11\]/C  hotlink/glitch_count_RNI8JHPI6\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/C  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIBMHPI6\[12\]/B  hotlink/glitch_count_RNIBMHPI6\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/C  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un107_OPB_DO/B  hotlink/un107_OPB_DO/Y  hotlink/G_380_6/C  hotlink/G_380_6/Y  hotlink/un115_OPB_DO_3_RNIICDT52/B  hotlink/un115_OPB_DO_3_RNIICDT52/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/A  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO_1\[10\]/B  coll_mod/txr_cnt_RNO_1\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/C  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[7\]/A  coll_mod/rxbuf_rst_cnt_RNO\[7\]/Y  coll_mod/rxbuf_rst_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/txr_fsm_RNO_1\[7\]/B  coll_mod/txr_fsm_RNO_1\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/B  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(2.6:2.6:2.6) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIHSHPI6\[14\]/C  hotlink/glitch_count_RNIHSHPI6\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/A  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/A  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/B  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNO\[8\]/B  coll_mod/txr_fsm_RNO\[8\]/Y  coll_mod/txr_fsm\[8\]/D  	(2.6:2.6:2.6) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/B  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/reset_cntr_RNIPI83C\[2\]/B  hotlink/reset_cntr_RNIPI83C\[2\]/Y  hotlink/reset_cntr_RNIN4CI41\[2\]/C  hotlink/reset_cntr_RNIN4CI41\[2\]/Y  hotlink/rx_state_RNI68E392\[4\]/C  hotlink/rx_state_RNI68E392\[4\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/C  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un62_OPB_DO/C  hotlink/un62_OPB_DO/Y  hotlink/G_380_6/A  hotlink/G_380_6/Y  hotlink/un115_OPB_DO_3_RNIICDT52/B  hotlink/un115_OPB_DO_3_RNIICDT52/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/A  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNISUQ51\[2\]/A  coll_mod/txr_fsm_RNISUQ51\[2\]/Y  coll_mod/txr_enable_0_RNIM5CII/B  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/G_380_9/A  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNISUQ51\[2\]/A  coll_mod/txr_fsm_RNISUQ51\[2\]/Y  coll_mod/txr_enable_0_RNIM5CII/B  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/G_380_7/B  hotlink/G_380_7/Y  hotlink/un115_OPB_DO_3_RNIICDT52/A  hotlink/un115_OPB_DO_3_RNIICDT52/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/A  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIAAN5B\[12\]/B  rs485_mod/imtx_in_d_RNIAAN5B\[12\]/Y  rs485_mod/sp485_2_data_RNIUO2621\[12\]/C  rs485_mod/sp485_2_data_RNIUO2621\[12\]/Y  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/C  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/B  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIK7R321\[5\]/B  rs485_mod/imtx_in_d_RNIK7R321\[5\]/Y  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/C  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/C  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/G_380_7/A  hotlink/G_380_7/Y  hotlink/un115_OPB_DO_3_RNIICDT52/A  hotlink/un115_OPB_DO_3_RNIICDT52/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/A  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[0\]/B  coll_mod/rxbuf_rst_cnt_RNO\[0\]/Y  coll_mod/rxbuf_rst_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNIGGI0H\[0\]/B  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/G_380_3/C  hotlink/G_380_3/Y  hotlink/G_380_11/B  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un78_OPB_DO/B  hotlink/un78_OPB_DO/Y  hotlink/G_380_6/B  hotlink/G_380_6/Y  hotlink/un115_OPB_DO_3_RNIICDT52/B  hotlink/un115_OPB_DO_3_RNIICDT52/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/A  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIOSFVA\[5\]/B  rs485_mod/coll_sp2_in_d_RNIOSFVA\[5\]/Y  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/A  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/C  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNI5N8RA\[11\]/B  mel_mod/ack_time_set_RNI5N8RA\[11\]/Y  mel_mod/counter/count_RNIGE3JL\[11\]/B  mel_mod/counter/count_RNIGE3JL\[11\]/Y  mel_mod/counter/count_RNIUM2UJ1\[11\]/A  mel_mod/counter/count_RNIUM2UJ1\[11\]/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/A  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNI7P8RA\[13\]/B  mel_mod/ack_time_set_RNI7P8RA\[13\]/Y  mel_mod/counter/count_RNIKI3JL\[13\]/B  mel_mod/counter/count_RNIKI3JL\[13\]/Y  mel_mod/counter/count_RNI2R2UJ1\[13\]/A  mel_mod/counter/count_RNI2R2UJ1\[13\]/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/A  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNI6O8RA\[12\]/B  mel_mod/ack_time_set_RNI6O8RA\[12\]/Y  mel_mod/counter/count_RNIIG3JL\[12\]/B  mel_mod/counter/count_RNIIG3JL\[12\]/Y  mel_mod/counter/count_RNI0P2UJ1\[12\]/A  mel_mod/counter/count_RNI0P2UJ1\[12\]/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/A  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNICPRNA\[21\]/B  mel_mod/counter/count_RNICPRNA\[21\]/Y  PCI_AD_pad_RNO\[21\]/B  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[0\]/B  coll_mod/txr_cnt_RNO\[0\]/Y  coll_mod/txr_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/G_380_4/C  hotlink/G_380_4/Y  hotlink/G_380_11/A  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[1\]/C  coll_mod/rxbuf_rst_cnt_RNO\[1\]/Y  coll_mod/rxbuf_rst_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[3\]/C  coll_mod/rxbuf_rst_cnt_RNO\[3\]/Y  coll_mod/rxbuf_rst_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[9\]/C  coll_mod/rxbuf_rst_cnt_RNO\[9\]/Y  coll_mod/rxbuf_rst_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[8\]/C  coll_mod/rxbuf_rst_cnt_RNO\[8\]/Y  coll_mod/rxbuf_rst_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[7\]/C  coll_mod/rxbuf_rst_cnt_RNO\[7\]/Y  coll_mod/rxbuf_rst_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[5\]/C  coll_mod/rxbuf_rst_cnt_RNO\[5\]/Y  coll_mod/rxbuf_rst_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un11_OPB_DO/B  hotlink/un11_OPB_DO/Y  hotlink/G_380_1/B  hotlink/G_380_1/Y  hotlink/G_380_9/B  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIT1K7B\[6\]/B  rs485_mod/imtx_in_d_RNIT1K7B\[6\]/Y  rs485_mod/sp485_2_data_RNII09S11\[6\]/C  rs485_mod/sp485_2_data_RNII09S11\[6\]/Y  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/C  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/C  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIMVKDA\[13\]/B  mel_mod/counter/count_RNIMVKDA\[13\]/Y  mel_mod/counter/count_RNIKI3JL\[13\]/A  mel_mod/counter/count_RNIKI3JL\[13\]/Y  mel_mod/counter/count_RNI2R2UJ1\[13\]/A  mel_mod/counter/count_RNI2R2UJ1\[13\]/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/A  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNILUKDA\[12\]/B  mel_mod/counter/count_RNILUKDA\[12\]/Y  mel_mod/counter/count_RNIIG3JL\[12\]/A  mel_mod/counter/count_RNIIG3JL\[12\]/Y  mel_mod/counter/count_RNI0P2UJ1\[12\]/A  mel_mod/counter/count_RNI0P2UJ1\[12\]/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/A  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIKTKDA\[11\]/B  mel_mod/counter/count_RNIKTKDA\[11\]/Y  mel_mod/counter/count_RNIGE3JL\[11\]/A  mel_mod/counter/count_RNIGE3JL\[11\]/Y  mel_mod/counter/count_RNIUM2UJ1\[11\]/A  mel_mod/counter/count_RNIUM2UJ1\[11\]/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/A  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIDDN5B\[15\]/B  rs485_mod/imtx_in_d_RNIDDN5B\[15\]/Y  rs485_mod/sp485_2_data_RNI723621\[15\]/C  rs485_mod/sp485_2_data_RNI723621\[15\]/Y  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/C  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/C  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIEBG9B\[29\]/B  rs485_mod/coll_sp2_in_d_RNIEBG9B\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/A  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/txr_cnt_RNISLS7\[6\]/C  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNIRC2DA\[8\]/B  mel_mod/ack_time_set_RNIRC2DA\[8\]/Y  mel_mod/ack_time_set_RNISAVHL\[8\]/B  mel_mod/ack_time_set_RNISAVHL\[8\]/Y  mel_mod/ack_time_set_RNIAJUSJ1\[8\]/A  mel_mod/ack_time_set_RNIAJUSJ1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/C  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/B  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/B  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNI5HMO9\[0\]/B  mel_mod/ack_time_set_RNI5HMO9\[0\]/Y  mel_mod/ack_time_set_RNIV167U\[0\]/A  mel_mod/ack_time_set_RNIV167U\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/A  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIK8B6A\[0\]/B  mel_mod/counter/count_RNIK8B6A\[0\]/Y  mel_mod/counter/count_RNI96V2U\[0\]/A  mel_mod/counter/count_RNI96V2U\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/B  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNO\[5\]/A  coll_mod/txr_cnt_RNO\[5\]/Y  coll_mod/txr_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[1\]/C  coll_mod/txr_cnt_RNO\[1\]/Y  coll_mod/txr_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[3\]/C  coll_mod/txr_cnt_RNO\[3\]/Y  coll_mod/txr_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[5\]/C  coll_mod/txr_cnt_RNO\[5\]/Y  coll_mod/txr_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[8\]/C  coll_mod/txr_cnt_RNO\[8\]/Y  coll_mod/txr_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[9\]/C  coll_mod/txr_cnt_RNO\[9\]/Y  coll_mod/txr_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[7\]/C  coll_mod/txr_cnt_RNO\[7\]/Y  coll_mod/txr_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIA4NQA\[8\]/B  mel_mod/counter/count_RNIA4NQA\[8\]/Y  mel_mod/ack_time_set_RNISAVHL\[8\]/A  mel_mod/ack_time_set_RNISAVHL\[8\]/Y  mel_mod/ack_time_set_RNIAJUSJ1\[8\]/A  mel_mod/ack_time_set_RNIAJUSJ1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/C  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIAT68Q5\[16\]/C  hotlink/glitch_count_RNIAT68Q5\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/C  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNI7S88Q5\[31\]/B  hotlink/glitch_count_RNI7S88Q5\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/C  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNI1E04U9\[1\]/C  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un70_OPB_DO/B  hotlink/un70_OPB_DO/Y  hotlink/G_380_1/A  hotlink/G_380_1/Y  hotlink/G_380_9/B  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[2\]/B  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[4\]/B  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_cnt_RNO\[6\]/B  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_DEVSEL  PCI_DEVSEL_pad/PAD  PCI_DEVSEL_pad/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/B  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/A  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[3\]/B  coll_mod/rxbuf_in_RNO\[3\]/Y  coll_mod/rxbuf_in\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[4\]/B  coll_mod/rxbuf_in_RNO\[4\]/Y  coll_mod/rxbuf_in\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[5\]/B  coll_mod/rxbuf_in_RNO\[5\]/Y  coll_mod/rxbuf_in\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[6\]/B  coll_mod/rxbuf_in_RNO\[6\]/Y  coll_mod/rxbuf_in\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[7\]/B  coll_mod/rxbuf_in_RNO\[7\]/Y  coll_mod/rxbuf_in\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[1\]/B  coll_mod/rxbuf_in_RNO\[1\]/Y  coll_mod/rxbuf_in\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[0\]/B  coll_mod/rxbuf_in_RNO\[0\]/Y  coll_mod/rxbuf_in\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNIOEFO/A  coll_mod/txr_single_RNIOEFO/Y  coll_mod/rxbuf_in_RNO\[2\]/B  coll_mod/rxbuf_in_RNO\[2\]/Y  coll_mod/rxbuf_in\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNISUA2B\[7\]/B  brk2/sample_time_set_RNISUA2B\[7\]/Y  brk2/CycleCount_RNICE8A01\[7\]/C  brk2/CycleCount_RNICE8A01\[7\]/Y  brk2/clk_divider_RNIS0T402\[7\]/B  brk2/clk_divider_RNIS0T402\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/C  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNINBUSA\[29\]/B  rs485_mod/tst_spi_miso_d_RNINBUSA\[29\]/Y  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/C  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/C  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/A  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/B  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/A  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE_0\[0\]/A  coll_mod/txr_fsm_RNITAIE_0\[0\]/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/A  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNISU5EB\[5\]/B  rs485_mod/test_pattern_RNISU5EB\[5\]/Y  rs485_mod/sp485_2_data_RNIO67SM\[5\]/C  rs485_mod/sp485_2_data_RNIO67SM\[5\]/Y  rs485_mod/imtx_in_d_RNIK7R321\[5\]/C  rs485_mod/imtx_in_d_RNIK7R321\[5\]/Y  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/C  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/C  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNI4PSCA\[10\]/B  hotlink/glitch_count_RNI4PSCA\[10\]/Y  hotlink/glitch_count_RNIK5BUD1\[10\]/C  hotlink/glitch_count_RNIK5BUD1\[10\]/Y  hotlink/glitch_count_RNIK3LPT6\[10\]/A  hotlink/glitch_count_RNIK3LPT6\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/C  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[5\]/A  coll_mod/rxbuf_rst_cnt_RNO\[5\]/Y  coll_mod/rxbuf_rst_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/C  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNO_0\[4\]/B  coll_mod/txr_cnt_RNO_0\[4\]/Y  coll_mod/txr_cnt_RNO\[4\]/A  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/A  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNINKJ6B\[5\]/B  rs485_mod/coll_sp1_in_d_RNINKJ6B\[5\]/Y  rs485_mod/sp485_1_data_RNIIKOBM\[5\]/C  rs485_mod/sp485_1_data_RNIIKOBM\[5\]/Y  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/B  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/C  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNIPF7D1\[14\]/C  coll_mod/txr_fsm_RNIPF7D1\[14\]/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/S  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/counter/count_RNIJAHGA\[7\]/B  mel_mod/counter/count_RNIJAHGA\[7\]/Y  mel_mod/counter/count_RNIMT5VK\[7\]/B  mel_mod/counter/count_RNIMT5VK\[7\]/Y  mel_mod/ack_time_set_RNI73EMV\[7\]/A  mel_mod/ack_time_set_RNI73EMV\[7\]/Y  mel_mod/ack_time_set_RNILBD1U1\[7\]/A  mel_mod/ack_time_set_RNILBD1U1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIQUJ7B\[3\]/B  rs485_mod/imtx_in_d_RNIQUJ7B\[3\]/Y  rs485_mod/sp485_2_data_RNI9N8S11\[3\]/C  rs485_mod/sp485_2_data_RNI9N8S11\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/B  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNID2C4B\[29\]/B  rs485_mod/coll_sp1_in_d_RNID2C4B\[29\]/Y  rs485_mod/sp485_1_data_RNIU67BM\[29\]/C  rs485_mod/sp485_1_data_RNIU67BM\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/B  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIV214B\[5\]/B  brk2/clk_divider_RNIV214B\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_37/C  can_control/OPB_DO_1_t_0_25_0_iv_37/Y  can_control/OPB_DO_1_t_0_25_0_iv_38_s/C  can_control/OPB_DO_1_t_0_25_0_iv_38_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/C  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNISD2DA\[9\]/B  mel_mod/ack_time_set_RNISD2DA\[9\]/Y  mel_mod/ack_time_set_RNIUCVHL\[9\]/B  mel_mod/ack_time_set_RNIUCVHL\[9\]/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/A  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/B  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/Y  coll_mod/med_mod/u1/nrz_RNO_4/A  coll_mod/med_mod/u1/nrz_RNO_4/Y  coll_mod/med_mod/u1/nrz_RNO_3/A  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_single_RNI25E41/A  coll_mod/txr_single_RNI25E41/Y  coll_mod/rxbuf_rst/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIKOFVA\[1\]/B  rs485_mod/coll_sp2_in_d_RNIKOFVA\[1\]/Y  rs485_mod/sp485_1_data_RNIU48B11\[1\]/C  rs485_mod/sp485_1_data_RNIU48B11\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/B  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIS0GVA\[9\]/B  rs485_mod/coll_sp2_in_d_RNIS0GVA\[9\]/Y  rs485_mod/coll_sp2_in_d_RNIN55K11\[9\]/C  rs485_mod/coll_sp2_in_d_RNIN55K11\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/B  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/counter/count_RNIB5NQA\[9\]/B  mel_mod/counter/count_RNIB5NQA\[9\]/Y  mel_mod/ack_time_set_RNIUCVHL\[9\]/A  mel_mod/ack_time_set_RNIUCVHL\[9\]/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/A  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/txr_cnt_RNI4T09\[7\]/B  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/m92_0/B  mel_mod/m92_0/Y  mel_mod/m94_0/A  mel_mod/m94_0/Y  mel_mod/m96_0/A  mel_mod/m96_0/Y  mel_mod/state_log_2__RNIEL9UH1\[0\]/A  mel_mod/state_log_2__RNIEL9UH1\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/A  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI9JQ7B\[13\]/B  brk2/sample_time_set_RNI9JQ7B\[13\]/Y  brk2/sample_time_set_RNIJTDP01\[13\]/C  brk2/sample_time_set_RNIJTDP01\[13\]/Y  brk2/clk_divider_RNIG9OF02\[13\]/B  brk2/clk_divider_RNIG9OF02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNINRFVA\[4\]/B  rs485_mod/coll_sp2_in_d_RNINRFVA\[4\]/Y  rs485_mod/sp485_1_data_RNI7E8B11\[4\]/C  rs485_mod/sp485_1_data_RNI7E8B11\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/B  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/A  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/Y  coll_mod/med_mod/u1/nrz_RNO_4/A  coll_mod/med_mod/u1/nrz_RNO_4/Y  coll_mod/med_mod/u1/nrz_RNO_3/A  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNI62F9B\[12\]/B  rs485_mod/coll_sp2_in_d_RNI62F9B\[12\]/Y  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/A  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/B  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIPTFVA\[6\]/B  rs485_mod/coll_sp2_in_d_RNIPTFVA\[6\]/Y  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/B  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/C  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIB7F9B\[17\]/B  rs485_mod/coll_sp2_in_d_RNIB7F9B\[17\]/Y  rs485_mod/sp485_1_data_RNI36KK11\[17\]/C  rs485_mod/sp485_1_data_RNI36KK11\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/B  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIA6F9B\[16\]/B  rs485_mod/coll_sp2_in_d_RNIA6F9B\[16\]/Y  rs485_mod/sp485_1_data_RNI03KK11\[16\]/C  rs485_mod/sp485_1_data_RNI03KK11\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/B  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  can_control/state1_RNI0TF9KG/B  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNITAIE\[0\]/A  coll_mod/txr_fsm_RNITAIE\[0\]/Y  coll_mod/txr_busy/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIOQA2B\[3\]/B  brk2/sample_time_set_RNIOQA2B\[3\]/Y  brk2/CycleCount_RNI028A01\[3\]/C  brk2/CycleCount_RNI028A01\[3\]/Y  brk2/clk_divider_RNICGS402\[3\]/B  brk2/clk_divider_RNICGS402\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/C  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI0414B\[6\]/B  brk2/clk_divider_RNI0414B\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_27/C  can_control/OPB_DO_1_t_0_24_0_iv_27/Y  can_control/OPB_DO_1_t_0_24_0_iv_28_s/A  can_control/OPB_DO_1_t_0_24_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/B  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNIDD52C\[9\]/B  hotlink/rtclk_divider_RNIDD52C\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_14/C  can_control/OPB_DO_1_t_0_21_0_iv_14/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/B  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNISUQ51\[2\]/C  coll_mod/txr_fsm_RNISUQ51\[2\]/Y  coll_mod/txr_enable_0_RNIM5CII/B  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI34JUA\[23\]/B  brg3/CycleCount_RNI34JUA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_14/B  can_control/OPB_DO_1_t_0_7_0_iv_14/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/C  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIOSJ7B\[1\]/B  rs485_mod/imtx_in_d_RNIOSJ7B\[1\]/Y  rs485_mod/test_pattern_RNI8RQ321\[1\]/C  rs485_mod/test_pattern_RNI8RQ321\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/A  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNI05K7B\[9\]/B  rs485_mod/imtx_in_d_RNI05K7B\[9\]/Y  rs485_mod/sp485_1_data_RNIVBVQ11\[9\]/C  rs485_mod/sp485_1_data_RNIVBVQ11\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/A  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNIF2TSA\[12\]/B  rs485_mod/tst_spi_miso_d_RNIF2TSA\[12\]/Y  rs485_mod/tctx_in_d_RNIQ25QL\[12\]/C  rs485_mod/tctx_in_d_RNIQ25QL\[12\]/Y  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/C  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/A  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNI6R88Q5\[30\]/C  hotlink/glitch_count_RNI6R88Q5\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/C  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2/A  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2/Y  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/C  coll_mod/un1_rxbuf_we_1_sqmuxa_0_0_a2_RNICL2I1/Y  coll_mod/rxbuf_in\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/C  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/WEBUBBLEB/A  hotlink/data_in_ram/WEBUBBLEB/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0/REN  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI1514B\[7\]/B  brk2/clk_divider_RNI1514B\[7\]/Y  brk2/clk_divider_RNIS0T402\[7\]/A  brk2/clk_divider_RNIS0T402\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/C  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNIUKB3C\[2\]/B  hotlink/fo_control_rx_RNIUKB3C\[2\]/Y  hotlink/reset_cntr_RNIN4CI41\[2\]/A  hotlink/reset_cntr_RNIN4CI41\[2\]/Y  hotlink/rx_state_RNI68E392\[4\]/C  hotlink/rx_state_RNI68E392\[4\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/C  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/B  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNI95F9B\[15\]/B  rs485_mod/coll_sp2_in_d_RNI95F9B\[15\]/Y  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/A  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/C  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIRVJ7B\[4\]/B  rs485_mod/imtx_in_d_RNIRVJ7B\[4\]/Y  rs485_mod/test_pattern_RNIH4R321\[4\]/C  rs485_mod/test_pattern_RNIH4R321\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/A  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIAKQ7B\[14\]/B  brk2/sample_time_set_RNIAKQ7B\[14\]/Y  brk2/sample_time_set_RNIM0EP01\[14\]/C  brk2/sample_time_set_RNIM0EP01\[14\]/Y  brk2/clk_divider_RNI505PB1\[14\]/C  brk2/clk_divider_RNI505PB1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI6GQ7B\[10\]/B  brk2/sample_time_set_RNI6GQ7B\[10\]/Y  brk2/sample_time_set_RNIAKDP01\[10\]/C  brk2/sample_time_set_RNIAKDP01\[10\]/Y  brk2/clk_divider_RNILF4PB1\[10\]/C  brk2/clk_divider_RNILF4PB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/A  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIL837B\[23\]/B  brg5/CycleCount_RNIL837B\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_14/B  can_control/OPB_DO_1_t_0_7_0_iv_14/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/C  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIK8P1B\[5\]/B  rs485_mod/amtx_in_d_RNIK8P1B\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/B  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIPF7D1\[14\]/A  coll_mod/txr_fsm_RNIPF7D1\[14\]/Y  coll_mod/txr_fsm_RNI8H8BC\[14\]/S  coll_mod/txr_fsm_RNI8H8BC\[14\]/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNITF6SA\[1\]/B  rs485_mod/tst_spi_miso_d_RNITF6SA\[1\]/Y  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/C  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/C  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/A  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI2VMSA\[29\]/B  rs485_mod/eatx_in_d_RNI2VMSA\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/B  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/A  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIVIG3E\[9\]/A  brg3/CycleCount_RNIVIG3E\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/A  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/B  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/C  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/A  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/BLKA  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNI9USCA\[15\]/B  hotlink/glitch_count_RNI9USCA\[15\]/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/A  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_5/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_5/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/A  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_10/B  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIMKBST\[6\]/C  coll_mod/txr_bytes_RNIMKBST\[6\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/C  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/med_mod/u2/tbre_RNI13AU/C  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNID7KN1\[0\]/B  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIG3TSA\[13\]/B  rs485_mod/tst_spi_miso_d_RNIG3TSA\[13\]/Y  rs485_mod/tctx_in_d_RNIS45QL\[13\]/C  rs485_mod/tctx_in_d_RNIS45QL\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/C  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/C  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI5O6SA\[9\]/B  rs485_mod/tst_spi_miso_d_RNI5O6SA\[9\]/Y  rs485_mod/amtx_in_d_RNIT40UL\[9\]/C  rs485_mod/amtx_in_d_RNIT40UL\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/C  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNITHVKB\[3\]/B  rs485_mod/sync_d_RNITHVKB\[3\]/Y  rs485_mod/eatx_in_d_RNI7CMGM\[3\]/C  rs485_mod/eatx_in_d_RNI7CMGM\[3\]/Y  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/C  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/A  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIAJ55B\[29\]/B  rs485_mod/amtx_in_d_RNIAJ55B\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/B  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNI426MJ1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNI426MJ1/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/B  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[2\]/CLK  hotlink/out_ram_rd_pt\[2\]/Q  hotlink/un3_out_ram_rd_pt_I_10/C  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/clk_divider_RNINL5KD\[9\]/B  brg5/clk_divider_RNINL5KD\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/B  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIGEBST\[0\]/C  coll_mod/txr_bytes_RNIGEBST\[0\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/C  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_we/CLK  coll_mod/med_we/Q  coll_mod/med_mod/u2/wrn1/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/B  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNI6RSCA\[12\]/B  hotlink/glitch_count_RNI6RSCA\[12\]/Y  hotlink/glitch_count_RNIBO7U21\[12\]/C  hotlink/glitch_count_RNIBO7U21\[12\]/Y  hotlink/glitch_count_RNIBMHPI6\[12\]/A  hotlink/glitch_count_RNIBMHPI6\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/C  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIT847C\[2\]/B  hotlink/refclk_divider_RNIT847C\[2\]/Y  hotlink/rx_state_RNI68E392\[4\]/B  hotlink/rx_state_RNI68E392\[4\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/C  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_11/B  hotlink/un1_out_ram_rd_pt_0_I_11/Y  hotlink/un1_out_ram_rd_pt_0_I_12/C  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNO_4\[3\]/B  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI9318S1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI9318S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNO\[3\]/A  coll_mod/txr_cnt_RNO\[3\]/Y  coll_mod/txr_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIH4TSA\[14\]/B  rs485_mod/tst_spi_miso_d_RNIH4TSA\[14\]/Y  rs485_mod/tctx_in_d_RNIU65QL\[14\]/C  rs485_mod/tctx_in_d_RNIU65QL\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/C  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/A  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNII5TSA\[15\]/B  rs485_mod/tst_spi_miso_d_RNII5TSA\[15\]/Y  rs485_mod/tctx_in_d_RNI095QL\[15\]/C  rs485_mod/tctx_in_d_RNI095QL\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/C  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/A  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIM9TSA\[19\]/B  rs485_mod/tst_spi_miso_d_RNIM9TSA\[19\]/Y  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/C  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/C  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/A  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIL8TSA\[18\]/B  rs485_mod/tst_spi_miso_d_RNIL8TSA\[18\]/Y  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/C  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/C  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/A  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIK7TSA\[17\]/B  rs485_mod/tst_spi_miso_d_RNIK7TSA\[17\]/Y  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/C  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/C  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/A  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIJ6TSA\[16\]/B  rs485_mod/tst_spi_miso_d_RNIJ6TSA\[16\]/Y  rs485_mod/tctx_in_d_RNI2B5QL\[16\]/C  rs485_mod/tctx_in_d_RNI2B5QL\[16\]/Y  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/C  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/A  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIG5VSA\[31\]/B  rs485_mod/tst_spi_miso_d_RNIG5VSA\[31\]/Y  rs485_mod/tctx_in_d_RNIS89QL\[31\]/C  rs485_mod/tctx_in_d_RNIS89QL\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/C  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/A  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNID0TSA\[10\]/B  rs485_mod/tst_spi_miso_d_RNID0TSA\[10\]/Y  rs485_mod/tctx_in_d_RNIMU4QL\[10\]/C  rs485_mod/tctx_in_d_RNIMU4QL\[10\]/Y  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/C  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/A  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNINA37B\[25\]/B  brg5/CycleCount_RNINA37B\[25\]/Y  brg5/sample_time_set_RNIV077M\[25\]/A  brg5/sample_time_set_RNIV077M\[25\]/Y  brg5/sample_time_set_RNIUJPD01\[25\]/A  brg5/sample_time_set_RNIUJPD01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/A  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/B  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI0J6SA\[4\]/B  rs485_mod/tst_spi_miso_d_RNI0J6SA\[4\]/Y  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/C  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/B  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/A  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_din\[0\]/CLK  coll_mod/med_din\[0\]/Q  coll_mod/med_mod/u2/tbr\[0\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[1\]/CLK  coll_mod/med_din\[1\]/Q  coll_mod/med_mod/u2/tbr\[1\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[2\]/CLK  coll_mod/med_din\[2\]/Q  coll_mod/med_mod/u2/tbr\[2\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[3\]/CLK  coll_mod/med_din\[3\]/Q  coll_mod/med_mod/u2/tbr\[3\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[4\]/CLK  coll_mod/med_din\[4\]/Q  coll_mod/med_mod/u2/tbr\[4\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[5\]/CLK  coll_mod/med_din\[5\]/Q  coll_mod/med_mod/u2/tbr\[5\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[6\]/CLK  coll_mod/med_din\[6\]/Q  coll_mod/med_mod/u2/tbr\[6\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[7\]/CLK  coll_mod/med_din\[7\]/Q  coll_mod/med_mod/u2/tbr\[7\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIC1SKB\[11\]/B  rs485_mod/sync_d_RNIC1SKB\[11\]/Y  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/C  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/C  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIC9MAC\[10\]/B  hotlink/refclk_divider_RNIC9MAC\[10\]/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIRSPAN/C  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIRSPAN/Y  hotlink/glitch_count_RNIK5BUD1\[10\]/A  hotlink/glitch_count_RNIK5BUD1\[10\]/Y  hotlink/glitch_count_RNIK3LPT6\[10\]/A  hotlink/glitch_count_RNIK3LPT6\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/C  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNID7KN1\[0\]/A  coll_mod/txr_fsm_RNID7KN1\[0\]/Y  coll_mod/rx_dhr\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNI5PA4B\[12\]/B  rs485_mod/coll_sp1_in_d_RNI5PA4B\[12\]/Y  rs485_mod/sp485_1_data_RNIEK4BM\[12\]/C  rs485_mod/sp485_1_data_RNIEK4BM\[12\]/Y  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/B  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/B  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI1K6SA\[5\]/B  rs485_mod/tst_spi_miso_d_RNI1K6SA\[5\]/Y  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/C  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/A  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNI4OA4B\[11\]/B  rs485_mod/coll_sp1_in_d_RNI4OA4B\[11\]/Y  rs485_mod/sp485_1_data_RNICI4BM\[11\]/C  rs485_mod/sp485_1_data_RNICI4BM\[11\]/Y  rs485_mod/coll_sp2_in_d_RNIHJJK11\[11\]/C  rs485_mod/coll_sp2_in_d_RNIHJJK11\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/B  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIIJEKB\[29\]/B  rs485_mod/test_pattern_RNIIJEKB\[29\]/Y  rs485_mod/sp485_2_data_RNIMK6621\[29\]/A  rs485_mod/sp485_2_data_RNIMK6621\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/C  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un78_OPB_DO/B  hotlink/un78_OPB_DO/Y  hotlink/tx_state_RNIUNEVB\[1\]/B  hotlink/tx_state_RNIUNEVB\[1\]/Y  hotlink/tx_state_RNI491BO\[1\]/B  hotlink/tx_state_RNI491BO\[1\]/Y  hotlink/rtclk_divider_RNI9E6D41\[1\]/C  hotlink/rtclk_divider_RNI9E6D41\[1\]/Y  hotlink/rtclk_divider_RNICRK9R1\[1\]/C  hotlink/rtclk_divider_RNICRK9R1\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/C  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNI8UTCA\[23\]/A  hotlink/glitch_count_RNI8UTCA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_14/A  can_control/OPB_DO_1_t_0_7_0_iv_14/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/C  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/sample_time_set_RNIAD5HO\[15\]/C  brg5/sample_time_set_RNIAD5HO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/C  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/A  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rxbuf_we_RNO_2/B  coll_mod/rxbuf_we_RNO_2/Y  coll_mod/rxbuf_we_RNO/C  coll_mod/rxbuf_we_RNO/Y  coll_mod/rxbuf_we/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIIGBST\[2\]/C  coll_mod/txr_bytes_RNIIGBST\[2\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/A  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNINLBST\[7\]/C  coll_mod/txr_bytes_RNINLBST\[7\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/A  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNO_2\[3\]/B  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[3\]/CLK  coll_mod/med_mod/u1/clkdiv\[3\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/B  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNIUG6SA\[2\]/B  rs485_mod/tst_spi_miso_d_RNIUG6SA\[2\]/Y  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/C  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/B  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/C  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un18_OPB_DO_0_a3_3/B  ad1_mod/un18_OPB_DO_0_a3_3/Y  ad1_mod/un2_OPB_DO_1_RNICGCNI/C  ad1_mod/un2_OPB_DO_1_RNICGCNI/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/B  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNIIII0H\[2\]/A  coll_mod/txr_fsm_RNIIII0H\[2\]/Y  coll_mod/txr_enable_RNI5U8QH/B  coll_mod/txr_enable_RNI5U8QH/Y  coll_mod/rxbuf_we_RNO_0/B  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIHJJK11\[11\]/B  rs485_mod/coll_sp2_in_d_RNIHJJK11\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/B  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_2__RNI9LMN9\[0\]/B  mel_mod/state_log_2__RNI9LMN9\[0\]/Y  mel_mod/state_log_2__RNI86PTJ\[0\]/A  mel_mod/state_log_2__RNI86PTJ\[0\]/Y  mel_mod/state_log_2__RNIEL9UH1\[0\]/B  mel_mod/state_log_2__RNIEL9UH1\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/A  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNO_0\[6\]/A  coll_mod/txr_cnt_RNO_0\[6\]/Y  coll_mod/txr_cnt_RNO\[6\]/A  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIRFVKB\[1\]/B  rs485_mod/sync_d_RNIRFVKB\[1\]/Y  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/C  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/C  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_3__RNIAPSR9\[0\]/B  mel_mod/state_log_3__RNIAPSR9\[0\]/Y  mel_mod/state_log_2__RNI86PTJ\[0\]/B  mel_mod/state_log_2__RNI86PTJ\[0\]/Y  mel_mod/state_log_2__RNIEL9UH1\[0\]/B  mel_mod/state_log_2__RNIEL9UH1\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/A  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNINBB6A\[3\]/B  mel_mod/counter/count_RNINBB6A\[3\]/Y  mel_mod/counter/count_RNIM8PHT\[3\]/A  mel_mod/counter/count_RNIM8PHT\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/B  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIPDB6A\[5\]/B  mel_mod/counter/count_RNIPDB6A\[5\]/Y  mel_mod/counter/count_RNIQR5LT\[5\]/A  mel_mod/counter/count_RNIQR5LT\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/B  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNIAMMO9\[5\]/B  mel_mod/ack_time_set_RNIAMMO9\[5\]/Y  mel_mod/ack_time_set_RNIFK9OT\[5\]/A  mel_mod/ack_time_set_RNIFK9OT\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/A  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNI8KMO9\[3\]/B  mel_mod/ack_time_set_RNI8KMO9\[3\]/Y  mel_mod/ack_time_set_RNIQ7JMT\[3\]/A  mel_mod/ack_time_set_RNIQ7JMT\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/A  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIAPSOA\[29\]/B  brg4/CycleCount_RNIAPSOA\[29\]/Y  brg4/CycleCount_RNIOH6IV\[29\]/A  brg4/CycleCount_RNIOH6IV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/C  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/C  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_en_RNO_0/A  coll_mod/med_en_RNO_0/Y  coll_mod/med_en/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIVNF3B\[7\]/B  rs485_mod/tctx_in_d_RNIVNF3B\[7\]/Y  rs485_mod/tst_spi_miso_d_RNI2EMVL\[7\]/C  rs485_mod/tst_spi_miso_d_RNI2EMVL\[7\]/Y  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/C  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/A  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIEUMVA\[13\]/B  brk2/clk_divider_RNIEUMVA\[13\]/Y  brk2/clk_divider_RNIG9OF02\[13\]/A  brk2/clk_divider_RNIG9OF02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[3\]/CLK  coll_mod/med_mod/u2/clkdiv\[3\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/B  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_4__RNIBT2G9\[0\]/B  mel_mod/state_log_4__RNIBT2G9\[0\]/Y  mel_mod/state_log_4__RNICMHEJ\[0\]/A  mel_mod/state_log_4__RNICMHEJ\[0\]/Y  mel_mod/counter/count_RNI96V2U\[0\]/B  mel_mod/counter/count_RNI96V2U\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/B  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_0__RNI7DAV9\[0\]/B  mel_mod/state_log_0__RNI7DAV9\[0\]/Y  mel_mod/state_log_1__RNI4M0TJ\[0\]/A  mel_mod/state_log_1__RNI4M0TJ\[0\]/Y  mel_mod/state_log_8__RNI2N8S71\[0\]/A  mel_mod/state_log_8__RNI2N8S71\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/B  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_6__RNID5FO9\[0\]/B  mel_mod/state_log_6__RNID5FO9\[0\]/Y  mel_mod/state_log_6__RNIG6AVJ\[0\]/A  mel_mod/state_log_6__RNIG6AVJ\[0\]/Y  mel_mod/ack_time_set_RNIV167U\[0\]/B  mel_mod/ack_time_set_RNIV167U\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/A  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNINVLTA\[25\]/B  brk2/sample_time_set_RNINVLTA\[25\]/Y  brk2/sample_time_set_RNIKQILL\[25\]/B  brk2/sample_time_set_RNIKQILL\[25\]/Y  brk2/sample_time_set_RNI386CA1\[25\]/A  brk2/sample_time_set_RNI386CA1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/C  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_5__RNIC19K9\[0\]/B  mel_mod/state_log_5__RNIC19K9\[0\]/Y  mel_mod/state_log_4__RNICMHEJ\[0\]/B  mel_mod/state_log_4__RNICMHEJ\[0\]/Y  mel_mod/counter/count_RNI96V2U\[0\]/B  mel_mod/counter/count_RNI96V2U\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/B  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_8__RNIFDRG9\[0\]/B  mel_mod/state_log_8__RNIFDRG9\[0\]/Y  mel_mod/state_log_8__RNIKM2GJ\[0\]/A  mel_mod/state_log_8__RNIKM2GJ\[0\]/Y  mel_mod/state_log_8__RNI2N8S71\[0\]/B  mel_mod/state_log_8__RNI2N8S71\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/B  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_1__RNI8HGJ9\[0\]/B  mel_mod/state_log_1__RNI8HGJ9\[0\]/Y  mel_mod/state_log_1__RNI4M0TJ\[0\]/B  mel_mod/state_log_1__RNI4M0TJ\[0\]/Y  mel_mod/state_log_8__RNI2N8S71\[0\]/A  mel_mod/state_log_8__RNI2N8S71\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/B  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_7__RNIE9LS9\[0\]/B  mel_mod/state_log_7__RNIE9LS9\[0\]/Y  mel_mod/state_log_6__RNIG6AVJ\[0\]/B  mel_mod/state_log_6__RNIG6AVJ\[0\]/Y  mel_mod/ack_time_set_RNIV167U\[0\]/B  mel_mod/ack_time_set_RNIV167U\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/A  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_9__RNIGH1L9\[0\]/B  mel_mod/state_log_9__RNIGH1L9\[0\]/Y  mel_mod/state_log_8__RNIKM2GJ\[0\]/B  mel_mod/state_log_8__RNIKM2GJ\[0\]/Y  mel_mod/state_log_8__RNI2N8S71\[0\]/B  mel_mod/state_log_8__RNI2N8S71\[0\]/Y  mel_mod/ack_time_set_RNINHKD62\[0\]/B  mel_mod/ack_time_set_RNINHKD62\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/B  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNID2SKB\[12\]/B  rs485_mod/sync_d_RNID2SKB\[12\]/Y  rs485_mod/amtx_in_d_RNIFC0QM\[12\]/C  rs485_mod/amtx_in_d_RNIFC0QM\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/A  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIVJVKB\[5\]/B  rs485_mod/sync_d_RNIVJVKB\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/A  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_11/B  hotlink/un3_out_ram_rd_pt_I_11/Y  hotlink/un3_out_ram_rd_pt_I_12/A  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_23/B  hotlink/un1_out_ram_rd_pt_0_I_23/Y  hotlink/un1_out_ram_rd_pt_0_I_28/C  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI0H8NB\[5\]/B  rs485_mod/bmpls_d_RNI0H8NB\[5\]/Y  rs485_mod/eatx_in_d_RNICDVIM\[5\]/C  rs485_mod/eatx_in_d_RNICDVIM\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/B  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[0\]/CLK  coll_mod/rxbuf_in\[0\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[1\]/CLK  coll_mod/rxbuf_in\[1\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[2\]/CLK  coll_mod/rxbuf_in\[2\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[3\]/CLK  coll_mod/rxbuf_in\[3\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[4\]/CLK  coll_mod/rxbuf_in\[4\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[5\]/CLK  coll_mod/rxbuf_in\[5\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[6\]/CLK  coll_mod/rxbuf_in\[6\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[7\]/CLK  coll_mod/rxbuf_in\[7\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/txr_cnt_RNO_0\[10\]/A  coll_mod/txr_cnt_RNO_0\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/B  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_1/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_1/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM/C  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/B  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/nrz_RNO_5/A  coll_mod/med_mod/u1/nrz_RNO_5/Y  coll_mod/med_mod/u1/nrz_RNO_3/B  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI0LVKB\[6\]/B  rs485_mod/sync_d_RNI0LVKB\[6\]/Y  rs485_mod/eatx_in_d_RNIDIMGM\[6\]/C  rs485_mod/eatx_in_d_RNIDIMGM\[6\]/Y  rs485_mod/eatx_in_d_RNICREBD1\[6\]/C  rs485_mod/eatx_in_d_RNICREBD1\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/A  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNO_3\[3\]/B  coll_mod/txr_fsm_RNO_3\[3\]/Y  coll_mod/txr_fsm_RNO_1\[3\]/B  coll_mod/txr_fsm_RNO_1\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/B  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIUIVKB\[4\]/B  rs485_mod/sync_d_RNIUIVKB\[4\]/Y  rs485_mod/amtx_in_d_RNIHQOMM\[4\]/C  rs485_mod/amtx_in_d_RNIHQOMM\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/C  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/nrz_RNO_5/C  coll_mod/med_mod/u1/nrz_RNO_5/Y  coll_mod/med_mod/u1/nrz_RNO_3/B  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_13/A  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI7FKG11\[3\]/B  rs485_mod/coll_sp2_in_d_RNI7FKG11\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/A  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI6652C\[2\]/B  hotlink/rtclk_divider_RNI6652C\[2\]/Y  hotlink/reset_cntr_rx_RNIR0GUN\[2\]/C  hotlink/reset_cntr_rx_RNIR0GUN\[2\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/A  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI8SA4B\[15\]/B  rs485_mod/coll_sp1_in_d_RNI8SA4B\[15\]/Y  rs485_mod/sp485_1_data_RNIKQ4BM\[15\]/C  rs485_mod/sp485_1_data_RNIKQ4BM\[15\]/Y  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/B  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/C  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI7HQ7B\[11\]/B  brk2/sample_time_set_RNI7HQ7B\[11\]/Y  brk2/sample_time_set_RNIDNDP01\[11\]/C  brk2/sample_time_set_RNIDNDP01\[11\]/Y  brk2/clk_divider_RNI81OF02\[11\]/B  brk2/clk_divider_RNI81OF02\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/B  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[1\]/CLK  brg5/cntr_dutyC\[1\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/A  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[1\]/CLK  brg4/cntr_dutyC\[1\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/A  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/A  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[1\]/CLK  brg3/cntr_dutyC\[1\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/A  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[1\]/CLK  brg2/cntr_dutyA\[1\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/A  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/A  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_3/A  hotlink/un1_out_ram_rd_pt_0_I_3/Y  hotlink/un1_out_ram_rd_pt_0_I_5/B  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIT014B\[3\]/B  brk2/clk_divider_RNIT014B\[3\]/Y  brk2/clk_divider_RNICGS402\[3\]/A  brk2/clk_divider_RNICGS402\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/C  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNO_0\[2\]/B  coll_mod/txr_cnt_RNO_0\[2\]/Y  coll_mod/txr_cnt_RNO\[2\]/A  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un78_OPB_DO/B  hotlink/un78_OPB_DO/Y  hotlink/tx_state_RNITMEVB\[0\]/A  hotlink/tx_state_RNITMEVB\[0\]/Y  hotlink/tx_empty_buf_RNI9DBBO/C  hotlink/tx_empty_buf_RNI9DBBO/Y  hotlink/reset_cntr_rx_RNIS5M741\[0\]/C  hotlink/reset_cntr_rx_RNIS5M741\[0\]/Y  hotlink/rtclk_divider_RNIRGVGS1\[0\]/C  hotlink/rtclk_divider_RNIRGVGS1\[0\]/Y  hotlink/glitch_count_RNIE1D572\[0\]/C  hotlink/glitch_count_RNIE1D572\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/C  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_19/A  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIOLJ6B\[6\]/B  rs485_mod/coll_sp1_in_d_RNIOLJ6B\[6\]/Y  rs485_mod/sp485_2_data_RNII09S11\[6\]/A  rs485_mod/sp485_2_data_RNII09S11\[6\]/Y  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/C  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/C  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNILBTKB\[29\]/B  rs485_mod/sync_d_RNILBTKB\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/A  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIE5UKB\[31\]/B  rs485_mod/sync_d_RNIE5UKB\[31\]/Y  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/C  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/C  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIF4SKB\[14\]/B  rs485_mod/sync_d_RNIF4SKB\[14\]/Y  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/C  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/C  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIB0SKB\[10\]/B  rs485_mod/sync_d_RNIB0SKB\[10\]/Y  rs485_mod/amtx_in_d_RNIB80QM\[10\]/C  rs485_mod/amtx_in_d_RNIB80QM\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/C  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIK9SKB\[19\]/B  rs485_mod/sync_d_RNIK9SKB\[19\]/Y  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/C  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/C  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIJ8SKB\[18\]/B  rs485_mod/sync_d_RNIJ8SKB\[18\]/Y  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/C  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/C  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNII7SKB\[17\]/B  rs485_mod/sync_d_RNII7SKB\[17\]/Y  rs485_mod/amtx_in_d_RNIPM0QM\[17\]/C  rs485_mod/amtx_in_d_RNIPM0QM\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/C  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIH6SKB\[16\]/B  rs485_mod/sync_d_RNIH6SKB\[16\]/Y  rs485_mod/amtx_in_d_RNINK0QM\[16\]/C  rs485_mod/amtx_in_d_RNINK0QM\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/C  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNO_0\[2\]/A  coll_mod/txr_cnt_RNO_0\[2\]/Y  coll_mod/txr_cnt_RNO\[2\]/A  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNO_0\[4\]/A  coll_mod/txr_cnt_RNO_0\[4\]/Y  coll_mod/txr_cnt_RNO\[4\]/A  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C7/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C5/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C12/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C6/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C3/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C0/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C8/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C4/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C9/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI24KUA\[31\]/B  brg3/CycleCount_RNI24KUA\[31\]/Y  brg3/CycleCount_RNI820UV\[31\]/A  brg3/CycleCount_RNI820UV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/C  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNINUKTA\[16\]/B  brk2/sample_time_set_RNINUKTA\[16\]/Y  brk2/sample_time_set_RNIKOGLL\[16\]/B  brk2/sample_time_set_RNIKOGLL\[16\]/Y  brk2/sample_time_set_RNI364CA1\[16\]/A  brk2/sample_time_set_RNI364CA1\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/C  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIM93GB\[29\]/B  rs485_mod/bmpls_d_RNIM93GB\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/A  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/A  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIO67SM\[5\]/B  rs485_mod/sp485_2_data_RNIO67SM\[5\]/Y  rs485_mod/imtx_in_d_RNIK7R321\[5\]/C  rs485_mod/imtx_in_d_RNIK7R321\[5\]/Y  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/C  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/C  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNI3NA4B\[10\]/B  rs485_mod/coll_sp1_in_d_RNI3NA4B\[10\]/Y  rs485_mod/sp485_1_data_RNIAG4BM\[10\]/C  rs485_mod/sp485_1_data_RNIAG4BM\[10\]/Y  rs485_mod/coll_sp2_in_d_RNIEGJK11\[10\]/C  rs485_mod/coll_sp2_in_d_RNIEGJK11\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/B  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI7RA4B\[14\]/B  rs485_mod/coll_sp1_in_d_RNI7RA4B\[14\]/Y  rs485_mod/sp485_1_data_RNIIO4BM\[14\]/C  rs485_mod/sp485_1_data_RNIIO4BM\[14\]/Y  rs485_mod/coll_sp2_in_d_RNIQSJK11\[14\]/C  rs485_mod/coll_sp2_in_d_RNIQSJK11\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/B  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIC0B4B\[19\]/B  rs485_mod/coll_sp1_in_d_RNIC0B4B\[19\]/Y  rs485_mod/sp485_1_data_RNIS25BM\[19\]/C  rs485_mod/sp485_1_data_RNIS25BM\[19\]/Y  rs485_mod/coll_sp2_in_d_RNI9CKK11\[19\]/C  rs485_mod/coll_sp2_in_d_RNI9CKK11\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/B  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIBVA4B\[18\]/B  rs485_mod/coll_sp1_in_d_RNIBVA4B\[18\]/Y  rs485_mod/sp485_1_data_RNIQ05BM\[18\]/C  rs485_mod/sp485_1_data_RNIQ05BM\[18\]/Y  rs485_mod/coll_sp2_in_d_RNI69KK11\[18\]/C  rs485_mod/coll_sp2_in_d_RNI69KK11\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/B  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI6SC4B\[31\]/B  rs485_mod/coll_sp1_in_d_RNI6SC4B\[31\]/Y  rs485_mod/sp485_1_data_RNIGQ8BM\[31\]/C  rs485_mod/sp485_1_data_RNIGQ8BM\[31\]/Y  rs485_mod/coll_sp2_in_d_RNINVPK11\[31\]/C  rs485_mod/coll_sp2_in_d_RNINVPK11\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/B  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNO_0\[3\]/B  coll_mod/txr_fsm_RNO_0\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/A  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[1\]/CLK  brk2/cntr_dutyA\[1\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/A  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[1\]/CLK  brk1/cntr_dutyA\[1\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/A  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[1\]/CLK  brg5/cntr_dutyB\[1\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/A  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[1\]/CLK  brg1/cntr_dutyC\[1\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/A  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[1\]/CLK  brg1/cntr_dutyB\[1\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/A  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNI6QA4B\[13\]/B  rs485_mod/coll_sp1_in_d_RNI6QA4B\[13\]/Y  rs485_mod/sp485_1_data_RNIGM4BM\[13\]/C  rs485_mod/sp485_1_data_RNIGM4BM\[13\]/Y  rs485_mod/coll_sp2_in_d_RNINPJK11\[13\]/C  rs485_mod/coll_sp2_in_d_RNINPJK11\[13\]/Y  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/C  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/A  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  can_control/OPB_DO_1_t_0_21_0_iv_14/B  can_control/OPB_DO_1_t_0_21_0_iv_14/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/B  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIRVFVA\[8\]/B  rs485_mod/coll_sp2_in_d_RNIRVFVA\[8\]/Y  rs485_mod/sp485_1_data_RNIJQ8B11\[8\]/C  rs485_mod/sp485_1_data_RNIJQ8B11\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/B  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNI52G9B\[20\]/B  rs485_mod/coll_sp2_in_d_RNI52G9B\[20\]/Y  rs485_mod/sp485_1_data_RNIHMMK11\[20\]/C  rs485_mod/sp485_1_data_RNIHMMK11\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/B  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIB8G9B\[26\]/B  rs485_mod/coll_sp2_in_d_RNIB8G9B\[26\]/Y  rs485_mod/sp485_1_data_RNI39NK11\[26\]/C  rs485_mod/sp485_1_data_RNI39NK11\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/B  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIIDVBB\[29\]/B  rs485_mod/sp485_2_data_RNIIDVBB\[29\]/Y  rs485_mod/sp485_2_data_RNIMK6621\[29\]/B  rs485_mod/sp485_2_data_RNIMK6621\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/C  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[3\]/B  coll_mod/rxbuf_rst_cnt_RNO\[3\]/Y  coll_mod/rxbuf_rst_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIPFS321\[11\]/B  rs485_mod/imtx_in_d_RNIPFS321\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/A  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNI7CMGM\[3\]/B  rs485_mod/eatx_in_d_RNI7CMGM\[3\]/Y  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/C  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/A  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIA1SDB\[15\]/B  brk1/sample_time_set_RNIA1SDB\[15\]/Y  brk1/CycleCount_RNIMHSA01\[15\]/C  brk1/CycleCount_RNIMHSA01\[15\]/Y  brk1/clk_divider_RNI52RMB1\[15\]/C  brk1/clk_divider_RNI52RMB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/A  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/nrz_RNO_4/B  coll_mod/med_mod/u1/nrz_RNO_4/Y  coll_mod/med_mod/u1/nrz_RNO_3/A  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIRJF3B\[3\]/B  rs485_mod/tctx_in_d_RNIRJF3B\[3\]/Y  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/B  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/A  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI4VDBA\[9\]/B  brk1/over_i_set_RNI4VDBA\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/C  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/ENET_RE_0_a2_3_a2/A  add_dec/ENET_RE_0_a2_3_a2/Y  coll_mod/OPB_DO_1/A  coll_mod/OPB_DO_1/Y  coll_mod/OPB_DO_1_RNIKVH5/B  coll_mod/OPB_DO_1_RNIKVH5/Y  coll_mod/OPB_DO_1_RNI9MCNH/A  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIMKBST\[6\]/C  coll_mod/txr_bytes_RNIMKBST\[6\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/C  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/WEBUBBLEB/A  ad1_mod/data_in_ram/WEBUBBLEB/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/B  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIG0NVA\[15\]/B  brk2/clk_divider_RNIG0NVA\[15\]/Y  brk2/clk_divider_RNI945PB1\[15\]/C  brk2/clk_divider_RNI945PB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNISV04B\[2\]/B  brk2/clk_divider_RNISV04B\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_24/C  can_control/OPB_DO_1_t_0_28_iv_24/Y  can_control/control_RNIPE284U\[2\]/B  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIRTA2B\[6\]/B  brk2/sample_time_set_RNIRTA2B\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_28_s/B  can_control/OPB_DO_1_t_0_24_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/B  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/clk1x_enable_RNO/C  coll_mod/med_mod/u2/clk1x_enable_RNO/Y  coll_mod/med_mod/u2/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIEGJK11\[10\]/B  rs485_mod/coll_sp2_in_d_RNIEGJK11\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/B  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNINVPK11\[31\]/B  rs485_mod/coll_sp2_in_d_RNINVPK11\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/B  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIQSJK11\[14\]/B  rs485_mod/coll_sp2_in_d_RNIQSJK11\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/B  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI9CKK11\[19\]/B  rs485_mod/coll_sp2_in_d_RNI9CKK11\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/B  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI69KK11\[18\]/B  rs485_mod/coll_sp2_in_d_RNI69KK11\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/B  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIPKLSA\[11\]/B  rs485_mod/eatx_in_d_RNIPKLSA\[11\]/Y  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/B  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/A  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIQLLSA\[12\]/B  rs485_mod/eatx_in_d_RNIQLLSA\[12\]/Y  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/B  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/A  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIVF8NB\[4\]/B  rs485_mod/bmpls_d_RNIVF8NB\[4\]/Y  rs485_mod/eatx_in_d_RNIABVIM\[4\]/C  rs485_mod/eatx_in_d_RNIABVIM\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/A  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/A  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNINPJK11\[13\]/B  rs485_mod/coll_sp2_in_d_RNINPJK11\[13\]/Y  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/C  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/A  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un27_OPB_DO/C  ad1_mod/un27_OPB_DO/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/C  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/B  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_15/A  hotlink/un3_out_ram_rd_pt_I_15/Y  hotlink/un3_out_ram_rd_pt_I_16/B  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI1MVKB\[7\]/B  rs485_mod/sync_d_RNI1MVKB\[7\]/Y  rs485_mod/amtx_in_d_RNIN0PMM\[7\]/C  rs485_mod/amtx_in_d_RNIN0PMM\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/C  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[1\]/CLK  hotlink/glitch_count\[1\]/Q  hotlink/glitch_count_RNI50HL\[1\]/B  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIHOVTL\[3\]/B  rs485_mod/amtx_in_d_RNIHOVTL\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/C  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/C  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_15/B  hotlink/un3_out_ram_rd_pt_I_15/Y  hotlink/un3_out_ram_rd_pt_I_16/B  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIQ25QL\[12\]/B  rs485_mod/tctx_in_d_RNIQ25QL\[12\]/Y  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/C  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/A  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/G_380_3/B  hotlink/G_380_3/Y  hotlink/G_380_11/B  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/nrz_RNO_5/B  coll_mod/med_mod/u1/nrz_RNO_5/Y  coll_mod/med_mod/u1/nrz_RNO_3/B  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un27_OPB_DO/C  ad2_mod/un27_OPB_DO/Y  ad2_mod/G_521_0/B  ad2_mod/G_521_0/Y  ad2_mod/G_521/B  ad2_mod/G_521/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/C  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIPMJ6B\[7\]/B  rs485_mod/coll_sp1_in_d_RNIPMJ6B\[7\]/Y  rs485_mod/sp485_1_data_RNIMOOBM\[7\]/C  rs485_mod/sp485_1_data_RNIMOOBM\[7\]/Y  rs485_mod/coll_sp2_in_d_RNIGN8B11\[7\]/C  rs485_mod/coll_sp2_in_d_RNIGN8B11\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/B  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/B  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/B  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  coll_mod/txr_fsm_RNO\[12\]/C  coll_mod/txr_fsm_RNO\[12\]/Y  coll_mod/txr_fsm\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIRBV3B\[7\]/B  brk1/sample_time_set_RNIRBV3B\[7\]/Y  brk1/over_i_set_RNI9V5UV\[7\]/C  brk1/over_i_set_RNI9V5UV\[7\]/Y  brk1/clk_divider_RNI9LT7B1\[7\]/C  brk1/clk_divider_RNI9LT7B1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/A  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIQEB6A\[6\]/B  mel_mod/counter/count_RNIQEB6A\[6\]/Y  mel_mod/counter/count_RNISR24U\[6\]/A  mel_mod/counter/count_RNISR24U\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/B  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNIBNMO9\[6\]/B  mel_mod/ack_time_set_RNIBNMO9\[6\]/Y  mel_mod/ack_time_set_RNIHK67U\[6\]/A  mel_mod/ack_time_set_RNIHK67U\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/A  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI8IQ7B\[12\]/A  brk2/sample_time_set_RNI8IQ7B\[12\]/Y  brk2/sample_time_set_RNIGQDP01\[12\]/A  brk2/sample_time_set_RNIGQDP01\[12\]/Y  brk2/clk_divider_RNIC5OF02\[12\]/B  brk2/clk_divider_RNIC5OF02\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un88_OPB_DO/C  hotlink/un88_OPB_DO/Y  hotlink/rx_state_RNI6HIBC\[3\]/A  hotlink/rx_state_RNI6HIBC\[3\]/Y  hotlink/tx_state_RNI491BO\[1\]/A  hotlink/tx_state_RNI491BO\[1\]/Y  hotlink/rtclk_divider_RNI9E6D41\[1\]/C  hotlink/rtclk_divider_RNI9E6D41\[1\]/Y  hotlink/rtclk_divider_RNICRK9R1\[1\]/C  hotlink/rtclk_divider_RNICRK9R1\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/C  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/ENET_RE_0_a2_3_a2/A  add_dec/ENET_RE_0_a2_3_a2/Y  coll_mod/un14_OPB_DO_i_o3/A  coll_mod/un14_OPB_DO_i_o3/Y  coll_mod/OPB_DO_1_RNIKVH5/A  coll_mod/OPB_DO_1_RNIKVH5/Y  coll_mod/OPB_DO_1_RNI9MCNH/A  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIMKBST\[6\]/C  coll_mod/txr_bytes_RNIMKBST\[6\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/C  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIM937B\[24\]/B  brg5/CycleCount_RNIM937B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_11/C  can_control/OPB_DO_1_t_0_6_0_iv_11/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/B  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/C  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIBBN5B\[13\]/B  rs485_mod/imtx_in_d_RNIBBN5B\[13\]/Y  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/B  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/A  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNITVA2B\[8\]/B  brk2/sample_time_set_RNITVA2B\[8\]/Y  brk2/CycleCount_RNIFH8A01\[8\]/C  brk2/CycleCount_RNIFH8A01\[8\]/Y  brk2/clk_divider_RNIHN9EB1\[8\]/C  brk2/clk_divider_RNIHN9EB1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNIQKK6C\[15\]/B  hotlink/rtclk_divider_RNIQKK6C\[15\]/Y  hotlink/refclk_divider_RNIB3BHO\[15\]/C  hotlink/refclk_divider_RNIB3BHO\[15\]/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/B  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C9_RNI5CK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C9_RNI5CK37/Y  can_control/OPB_DO_1_t_0_21_0_iv_5/C  can_control/OPB_DO_1_t_0_21_0_iv_5/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/B  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI8MROA\[18\]/B  brg4/CycleCount_RNI8MROA\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un62_OPB_DO/C  hotlink/un62_OPB_DO/Y  hotlink/tx_empty_buf_RNI9DBBO/B  hotlink/tx_empty_buf_RNI9DBBO/Y  hotlink/reset_cntr_rx_RNIS5M741\[0\]/C  hotlink/reset_cntr_rx_RNIS5M741\[0\]/Y  hotlink/rtclk_divider_RNIRGVGS1\[0\]/C  hotlink/rtclk_divider_RNIRGVGS1\[0\]/Y  hotlink/glitch_count_RNIE1D572\[0\]/C  hotlink/glitch_count_RNIE1D572\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/C  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[31\]/B  brk2/cntr_dutyA_RNO_0\[31\]/Y  brk2/cntr_dutyA_RNO\[31\]/C  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[31\]/B  brk1/cntr_dutyA_RNO_0\[31\]/Y  brk1/cntr_dutyA_RNO\[31\]/C  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[31\]/B  brg5/cntr_dutyB_RNO_0\[31\]/Y  brg5/cntr_dutyB_RNO\[31\]/C  brg5/cntr_dutyB_RNO\[31\]/Y  brg5/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[31\]/B  brg1/cntr_dutyC_RNO_0\[31\]/Y  brg1/cntr_dutyC_RNO\[31\]/C  brg1/cntr_dutyC_RNO\[31\]/Y  brg1/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNITD8NB\[2\]/B  rs485_mod/bmpls_d_RNITD8NB\[2\]/Y  rs485_mod/eatx_in_d_RNI67VIM\[2\]/C  rs485_mod/eatx_in_d_RNI67VIM\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/A  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/C  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_19/A  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_13/B  hotlink/un1_out_ram_rd_pt_0_I_13/Y  hotlink/un1_out_ram_rd_pt_0_I_19/B  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/B  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/Y  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/B  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u1/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI8OMRA\[1\]/B  rs485_mod/eatx_in_d_RNI8OMRA\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/B  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/A  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIGN8B11\[7\]/B  rs485_mod/coll_sp2_in_d_RNIGN8B11\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/B  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNILFK6C\[10\]/B  hotlink/rtclk_divider_RNILFK6C\[10\]/Y  hotlink/glitch_count_RNIK5BUD1\[10\]/B  hotlink/glitch_count_RNIK5BUD1\[10\]/Y  hotlink/glitch_count_RNIK3LPT6\[10\]/A  hotlink/glitch_count_RNIK3LPT6\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/C  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI188B11\[2\]/B  rs485_mod/coll_sp2_in_d_RNI188B11\[2\]/Y  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/C  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/A  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbre_RNO/C  coll_mod/med_mod/u2/tbre_RNO/Y  coll_mod/med_mod/u2/tbre/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNI7SSCA\[13\]/B  hotlink/glitch_count_RNI7SSCA\[13\]/Y  hotlink/glitch_count_RNIEPHPI6\[13\]/A  hotlink/glitch_count_RNIEPHPI6\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNI5QSCA\[11\]/B  hotlink/glitch_count_RNI5QSCA\[11\]/Y  hotlink/glitch_count_RNI8JHPI6\[11\]/A  hotlink/glitch_count_RNI8JHPI6\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/C  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNICDVIM\[5\]/B  rs485_mod/eatx_in_d_RNICDVIM\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/B  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/B  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/C  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/A  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNINPA2B\[2\]/B  brk2/sample_time_set_RNINPA2B\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/B  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIV3K7B\[8\]/B  rs485_mod/imtx_in_d_RNIV3K7B\[8\]/Y  rs485_mod/test_pattern_RNITGR321\[8\]/C  rs485_mod/test_pattern_RNITGR321\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/A  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/txr_cnt_RNO_1\[10\]/A  coll_mod/txr_cnt_RNO_1\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/C  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI4JSOA\[23\]/B  brg4/CycleCount_RNI4JSOA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/C  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/reset_cntr_RNIOH83C\[1\]/B  hotlink/reset_cntr_RNIOH83C\[1\]/Y  hotlink/reset_cntr_RNI32OS31\[1\]/C  hotlink/reset_cntr_RNI32OS31\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/A  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[1\]/CLK  brg5/cntr_dutyA\[1\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/A  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/txr_cnt_RNO_0\[4\]/C  coll_mod/txr_cnt_RNO_0\[4\]/Y  coll_mod/txr_cnt_RNO\[4\]/A  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNIRO4CJ1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNIRO4CJ1/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/C  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/A  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[1\]/CLK  brg2/cntr_dutyC\[1\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/A  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIRMLSA\[13\]/B  rs485_mod/eatx_in_d_RNIRMLSA\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/B  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/C  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI2SM4O\[15\]/B  brg3/CycleCount_RNI2SM4O\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/B  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNII90NN\[10\]/B  brg4/CycleCount_RNII90NN\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/C  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/G_380_4/B  hotlink/G_380_4/Y  hotlink/G_380_11/A  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIEPHSN\[8\]/B  brg4/CycleCount_RNIEPHSN\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/C  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIPRA2B\[4\]/B  brk2/sample_time_set_RNIPRA2B\[4\]/Y  brk2/CycleCount_RNI358A01\[4\]/C  brk2/CycleCount_RNI358A01\[4\]/Y  brk2/clk_divider_RNIGKS402\[4\]/B  brk2/clk_divider_RNIGKS402\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/A  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIT40UL\[9\]/B  rs485_mod/amtx_in_d_RNIT40UL\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/C  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/B  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/C  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIS45QL\[13\]/B  rs485_mod/tctx_in_d_RNIS45QL\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/C  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/C  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_13/A  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_4/A  hotlink/un1_out_ram_rd_pt_0_I_4/Y  hotlink/un1_out_ram_rd_pt_0_I_5/A  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIPO4CJ1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIPO4CJ1/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/C  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIPTJ7B\[2\]/B  rs485_mod/imtx_in_d_RNIPTJ7B\[2\]/Y  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/B  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/A  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/txr_cnt_RNO_0\[6\]/C  coll_mod/txr_cnt_RNO_0\[6\]/Y  coll_mod/txr_cnt_RNO\[6\]/A  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/txr_cnt_RNO_0\[2\]/C  coll_mod/txr_cnt_RNO_0\[2\]/Y  coll_mod/txr_cnt_RNO\[2\]/A  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIMCS321\[10\]/B  rs485_mod/imtx_in_d_RNIMCS321\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/A  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNI129621\[31\]/B  rs485_mod/imtx_in_d_RNI129621\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/A  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNI4V2621\[14\]/B  rs485_mod/imtx_in_d_RNI4V2621\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/A  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIB2T321\[17\]/B  rs485_mod/imtx_in_d_RNIB2T321\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/A  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNI8VS321\[16\]/B  rs485_mod/imtx_in_d_RNI8VS321\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/A  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIH8T321\[19\]/B  rs485_mod/imtx_in_d_RNIH8T321\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/A  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIE5T321\[18\]/B  rs485_mod/imtx_in_d_RNIE5T321\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/A  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un18_OPB_DO_0_a3/A  ad2_mod/un18_OPB_DO_0_a3/Y  ad2_mod/G_521_2/A  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/C  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIBLQ7B\[15\]/B  brk2/sample_time_set_RNIBLQ7B\[15\]/Y  brk2/clk_divider_RNI945PB1\[15\]/A  brk2/clk_divider_RNI945PB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNISPDKA\[9\]/B  hotlink/glitch_count_RNISPDKA\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/A  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIFC0QM\[12\]/B  rs485_mod/amtx_in_d_RNIFC0QM\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/A  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIDIMGM\[6\]/B  rs485_mod/eatx_in_d_RNIDIMGM\[6\]/Y  rs485_mod/eatx_in_d_RNICREBD1\[6\]/C  rs485_mod/eatx_in_d_RNICREBD1\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/A  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIPMDKA\[6\]/B  hotlink/glitch_count_RNIPMDKA\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/C  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNI1D47C\[6\]/B  hotlink/refclk_divider_RNI1D47C\[6\]/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIG087N/C  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIG087N/Y  hotlink/fo_control_tx_RNI0MN0F1\[6\]/C  hotlink/fo_control_tx_RNI0MN0F1\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/A  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNI2E47C\[7\]/B  hotlink/refclk_divider_RNI2E47C\[7\]/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIH187N/C  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIH187N/Y  hotlink/fo_control_tx_RNI2ON0F1\[7\]/C  hotlink/fo_control_tx_RNI2ON0F1\[7\]/Y  hotlink/rtclk_divider_RNIR8L9J2\[7\]/C  hotlink/rtclk_divider_RNIR8L9J2\[7\]/Y  hotlink/glitch_count_RNIL03UT2\[7\]/C  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIRE37B\[29\]/B  brg5/CycleCount_RNIRE37B\[29\]/Y  brg5/sample_time_set_RNI6SPD01\[29\]/A  brg5/sample_time_set_RNI6SPD01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/C  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/B  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNIEHITR1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNIEHITR1/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/C  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIOCB6A\[4\]/B  mel_mod/counter/count_RNIOCB6A\[4\]/Y  mel_mod/counter/count_RNIPBPHT\[4\]/A  mel_mod/counter/count_RNIPBPHT\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/B  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNI9LMO9\[4\]/B  mel_mod/ack_time_set_RNI9LMO9\[4\]/Y  mel_mod/ack_time_set_RNIE4TKT\[4\]/A  mel_mod/ack_time_set_RNIE4TKT\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/A  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNI8TSCA\[14\]/B  hotlink/glitch_count_RNI8TSCA\[14\]/Y  hotlink/glitch_count_RNIHSHPI6\[14\]/A  hotlink/glitch_count_RNIHSHPI6\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/A  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNI3CCPD8\[4\]/C  hotlink/glitch_count_RNI3CCPD8\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/C  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_busy_RNO/C  coll_mod/txr_busy_RNO/Y  coll_mod/txr_busy/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNO_2\[3\]/C  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI1TLSA\[19\]/B  rs485_mod/eatx_in_d_RNI1TLSA\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/B  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/A  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI0SLSA\[18\]/B  rs485_mod/eatx_in_d_RNI0SLSA\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/B  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/A  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIVQLSA\[17\]/B  rs485_mod/eatx_in_d_RNIVQLSA\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/B  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/A  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIRONSA\[31\]/B  rs485_mod/eatx_in_d_RNIRONSA\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/B  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/A  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNITOLSA\[15\]/B  rs485_mod/eatx_in_d_RNITOLSA\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/B  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/A  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNISNLSA\[14\]/B  rs485_mod/eatx_in_d_RNISNLSA\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/B  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/A  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIOJLSA\[10\]/B  rs485_mod/eatx_in_d_RNIOJLSA\[10\]/Y  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/B  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/A  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIUPLSA\[16\]/B  rs485_mod/eatx_in_d_RNIUPLSA\[16\]/Y  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/B  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/A  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIE7M4O\[10\]/B  brg3/clk_divider_RNIE7M4O\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/B  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIUMF3B\[6\]/B  rs485_mod/tctx_in_d_RNIUMF3B\[6\]/Y  rs485_mod/eatx_in_d_RNICREBD1\[6\]/B  rs485_mod/eatx_in_d_RNICREBD1\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/A  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIHQOMM\[4\]/B  rs485_mod/amtx_in_d_RNIHQOMM\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/C  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIE2USA\[20\]/B  rs485_mod/tst_spi_miso_d_RNIE2USA\[20\]/Y  rs485_mod/tctx_in_d_RNIO27QL\[20\]/C  rs485_mod/tctx_in_d_RNIO27QL\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/C  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/A  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIL9USA\[27\]/B  rs485_mod/tst_spi_miso_d_RNIL9USA\[27\]/Y  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/C  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/C  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/A  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIK8USA\[26\]/B  rs485_mod/tst_spi_miso_d_RNIK8USA\[26\]/Y  rs485_mod/tctx_in_d_RNI4F7QL\[26\]/C  rs485_mod/tctx_in_d_RNI4F7QL\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/C  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/A  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIF4VSA\[30\]/B  rs485_mod/tst_spi_miso_d_RNIF4VSA\[30\]/Y  rs485_mod/tctx_in_d_RNIQ69QL\[30\]/C  rs485_mod/tctx_in_d_RNIQ69QL\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/C  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/A  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI4N6SA\[8\]/B  rs485_mod/tst_spi_miso_d_RNI4N6SA\[8\]/Y  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/C  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/C  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/A  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIAADKB\[12\]/B  rs485_mod/test_pattern_RNIAADKB\[12\]/Y  rs485_mod/sp485_2_data_RNIUO2621\[12\]/A  rs485_mod/sp485_2_data_RNIUO2621\[12\]/Y  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/C  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/B  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIB418S1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIB418S1/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/B  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIV1C3B\[14\]/C  coll_mod/txr_fsm_RNIV1C3B\[14\]/Y  coll_mod/txr_busy_RNO/B  coll_mod/txr_busy_RNO/Y  coll_mod/txr_busy/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNITNDBA\[2\]/B  brk1/over_i_set_RNITNDBA\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_13/C  can_control/OPB_DO_1_t_0_28_iv_13/Y  can_control/OPB_DO_1_t_0_28_iv_17/C  can_control/OPB_DO_1_t_0_28_iv_17/Y  can_control/OPB_DO_1_t_0_28_iv_20/C  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIS89QL\[31\]/B  rs485_mod/tctx_in_d_RNIS89QL\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/C  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/A  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/B  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/C  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/A  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/B  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/C  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/A  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/B  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/C  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/A  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIU65QL\[14\]/B  rs485_mod/tctx_in_d_RNIU65QL\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/C  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/A  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI095QL\[15\]/B  rs485_mod/tctx_in_d_RNI095QL\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/C  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/A  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIMU4QL\[10\]/B  rs485_mod/tctx_in_d_RNIMU4QL\[10\]/Y  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/C  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/A  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI2B5QL\[16\]/B  rs485_mod/tctx_in_d_RNI2B5QL\[16\]/Y  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/C  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/A  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/B  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/B  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/A  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI13KUA\[30\]/B  brg3/CycleCount_RNI13KUA\[30\]/Y  brg3/CycleCount_RNINJARL\[30\]/A  brg3/CycleCount_RNINJARL\[30\]/Y  brg3/CycleCount_RNI600UV\[30\]/A  brg3/CycleCount_RNI600UV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/A  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/A  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI6LSOA\[25\]/B  brg4/CycleCount_RNI6LSOA\[25\]/Y  brg4/CycleCount_RNIG96IV\[25\]/A  brg4/CycleCount_RNIG96IV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/A  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[1\]/CLK  coll_mod/med_mod/u2/clkdiv\[1\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/B  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn2/CLK  coll_mod/med_mod/u2/wrn2/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/B  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/clk1x_enable_RNO/C  coll_mod/med_mod/u2/clk1x_enable_RNO/Y  coll_mod/med_mod/u2/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNII89TA\[28\]/B  rs485_mod/tctx_in_d_RNII89TA\[28\]/Y  rs485_mod/tst_spi_miso_d_RNI8J7QL\[28\]/C  rs485_mod/tst_spi_miso_d_RNI8J7QL\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/C  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/A  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI226MJ1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI226MJ1/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  can_control/OPB_DO_1_t_0_5_0_iv_5/B  can_control/OPB_DO_1_t_0_5_0_iv_5/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/A  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIV1C3B\[14\]/C  coll_mod/txr_fsm_RNIV1C3B\[14\]/Y  coll_mod/txr_fsm_RNO\[15\]/A  coll_mod/txr_fsm_RNO\[15\]/Y  coll_mod/txr_fsm\[15\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIP9V3B\[5\]/B  brk1/sample_time_set_RNIP9V3B\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_37/B  can_control/OPB_DO_1_t_0_25_0_iv_37/Y  can_control/OPB_DO_1_t_0_25_0_iv_38_s/C  can_control/OPB_DO_1_t_0_25_0_iv_38_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/C  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIEFUBB\[14\]/B  brk1/clk_divider_RNIEFUBB\[14\]/Y  brk1/clk_divider_RNIGBED02\[14\]/A  brk1/clk_divider_RNIGBED02\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/C  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/C  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/A  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/B  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/A  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIRODKA\[8\]/B  hotlink/glitch_count_RNIRODKA\[8\]/Y  hotlink/refclk_divider_RNI5SIBP1\[8\]/C  hotlink/refclk_divider_RNI5SIBP1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/A  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI5KSOA\[24\]/B  brg4/CycleCount_RNI5KSOA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/A  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNILIJ6B\[3\]/B  rs485_mod/coll_sp1_in_d_RNILIJ6B\[3\]/Y  rs485_mod/sp485_2_data_RNI9N8S11\[3\]/A  rs485_mod/sp485_2_data_RNI9N8S11\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/B  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIL9P1B\[6\]/B  rs485_mod/amtx_in_d_RNIL9P1B\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/B  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNI9VTCA\[24\]/B  hotlink/glitch_count_RNI9VTCA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/A  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIGQJTA\[1\]/B  brg4/CycleCount_RNIGQJTA\[1\]/Y  brg4/CycleCount_RNIRIVUL1\[1\]/C  brg4/CycleCount_RNIRIVUL1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_19/B  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/B  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/C  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/B  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/C  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIB80QM\[10\]/B  rs485_mod/amtx_in_d_RNIB80QM\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/C  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIPM0QM\[17\]/B  rs485_mod/amtx_in_d_RNIPM0QM\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/C  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNINK0QM\[16\]/B  rs485_mod/amtx_in_d_RNINK0QM\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/C  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/B  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/C  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/B  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/C  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIN927B\[16\]/B  brg5/CycleCount_RNIN927B\[16\]/Y  brg5/sample_time_set_RNIUHND01\[16\]/A  brg5/sample_time_set_RNIUHND01\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_7/C  can_control/OPB_DO_1_t_0_14_0_iv_7/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/A  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNI5D45B\[15\]/B  rs485_mod/amtx_in_d_RNI5D45B\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/B  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI326MJ1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI326MJ1/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/B  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[31\]/B  brg4/cntr_dutyA_RNO_0\[31\]/Y  brg4/cntr_dutyA_RNO\[31\]/C  brg4/cntr_dutyA_RNO\[31\]/Y  brg4/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[31\]/B  brg2/cntr_dutyC_RNO_0\[31\]/Y  brg2/cntr_dutyC_RNO\[31\]/C  brg2/cntr_dutyC_RNO\[31\]/Y  brg2/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIQDR321\[7\]/B  rs485_mod/imtx_in_d_RNIQDR321\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/A  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIROJ6B\[9\]/B  rs485_mod/coll_sp1_in_d_RNIROJ6B\[9\]/Y  rs485_mod/coll_sp2_in_d_RNIN55K11\[9\]/B  rs485_mod/coll_sp2_in_d_RNIN55K11\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/B  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/B  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/A  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIABVIM\[4\]/B  rs485_mod/eatx_in_d_RNIABVIM\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/A  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/A  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNI2714S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNI2714S1/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/C  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI6KROA\[16\]/B  brg4/CycleCount_RNI6KROA\[16\]/Y  brg4/CycleCount_RNIG74IV\[16\]/A  brg4/CycleCount_RNIG74IV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_6/C  can_control/OPB_DO_1_t_0_14_0_iv_6/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/B  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[2\]/CLK  brg5/cntr_dutyC\[2\]/Q  brg5/cntr_dutyC_RNIIA8S\[2\]/B  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[2\]/CLK  brg4/cntr_dutyC\[2\]/Q  brg4/cntr_dutyC_RNIF0MV\[2\]/B  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[2\]/CLK  brg4/cntr_dutyB\[2\]/Q  brg4/cntr_dutyB_RNICNCS\[2\]/B  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[2\]/CLK  brg3/cntr_dutyC\[2\]/Q  brg3/cntr_dutyC_RNICM331\[2\]/B  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[2\]/CLK  brg2/cntr_dutyA\[2\]/Q  brg2/cntr_dutyA_RNI3QUV\[2\]/B  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[2\]/CLK  brg2/cntr_dutyB\[2\]/Q  brg2/cntr_dutyB_RNI63831\[2\]/B  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNIQO4CJ1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNIQO4CJ1/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/C  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIEOOEA\[9\]/B  brk1/CycleCount_RNIEOOEA\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/B  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m95_0/B  mel_mod/m95_0/Y  mel_mod/m96_0/B  mel_mod/m96_0/Y  mel_mod/state_log_2__RNIEL9UH1\[0\]/A  mel_mod/state_log_2__RNIEL9UH1\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/A  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m246_0/A  mel_mod/m246_0/Y  mel_mod/m248_0/A  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/A  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNO_0\[3\]/C  coll_mod/txr_fsm_RNO_0\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/A  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI737IB\[11\]/B  rs485_mod/test_pattern_RNI737IB\[11\]/Y  rs485_mod/sp485_2_data_RNIG65UM\[11\]/C  rs485_mod/sp485_2_data_RNIG65UM\[11\]/Y  rs485_mod/imtx_in_d_RNIPFS321\[11\]/C  rs485_mod/imtx_in_d_RNIPFS321\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/A  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI7MSOA\[26\]/B  brg4/CycleCount_RNI7MSOA\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/C  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/C  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/A  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_din\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIJHBST\[3\]/C  coll_mod/txr_bytes_RNIJHBST\[3\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/A  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIKIBST\[4\]/C  coll_mod/txr_bytes_RNIKIBST\[4\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/A  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNILJBST\[5\]/C  coll_mod/txr_bytes_RNILJBST\[5\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/A  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2EMVL\[7\]/B  rs485_mod/tst_spi_miso_d_RNI2EMVL\[7\]/Y  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/C  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/A  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIEUMRA\[7\]/B  rs485_mod/eatx_in_d_RNIEUMRA\[7\]/Y  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/B  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/A  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/B  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/B  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/C  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  can_control/dev_sp2_m\[9\]/B  can_control/dev_sp2_m\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_1/C  can_control/OPB_DO_1_t_0_21_0_iv_1/Y  can_control/OPB_DO_1_t_0_21_0_iv_3/C  can_control/OPB_DO_1_t_0_21_0_iv_3/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/C  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIUE8NB\[3\]/B  rs485_mod/bmpls_d_RNIUE8NB\[3\]/Y  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/A  rs485_mod/eatx_in_d_RNI0FEBD1\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/A  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/rxbuf_we_RNO_2/A  coll_mod/rxbuf_we_RNO_2/Y  coll_mod/rxbuf_we_RNO/C  coll_mod/rxbuf_we_RNO/Y  coll_mod/rxbuf_we/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNISO4CJ1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNISO4CJ1/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/A  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO\[30\]/A  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO\[30\]/A  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO\[30\]/A  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO\[30\]/A  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO\[30\]/A  brg2/cntr_dutyA_RNO\[30\]/Y  brg2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO\[30\]/A  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[30\]/A  brg5/cntr_dutyA_RNO\[30\]/Y  brg5/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNO_1\[3\]/A  coll_mod/txr_fsm_RNO_1\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/B  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/m149_0/B  mel_mod/m149_0/Y  mel_mod/m151_0/A  mel_mod/m151_0/Y  mel_mod/m152_0/A  mel_mod/m152_0/Y  mel_mod/state_log_2__RNIBHNI81\[5\]/A  mel_mod/state_log_2__RNIBHNI81\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/A  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[1\]/B  coll_mod/rx_dhr_RNO\[1\]/Y  coll_mod/rx_dhr\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[2\]/B  coll_mod/rx_dhr_RNO\[2\]/Y  coll_mod/rx_dhr\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[3\]/B  coll_mod/rx_dhr_RNO\[3\]/Y  coll_mod/rx_dhr\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[0\]/B  coll_mod/rx_dhr_RNO\[0\]/Y  coll_mod/rx_dhr\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[7\]/B  coll_mod/rx_dhr_RNO\[7\]/Y  coll_mod/rx_dhr\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[6\]/B  coll_mod/rx_dhr_RNO\[6\]/Y  coll_mod/rx_dhr\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[5\]/B  coll_mod/rx_dhr_RNO\[5\]/Y  coll_mod/rx_dhr\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[4\]/B  coll_mod/rx_dhr_RNO\[4\]/Y  coll_mod/rx_dhr\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIRSPAN/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIRSPAN/Y  hotlink/glitch_count_RNIK5BUD1\[10\]/A  hotlink/glitch_count_RNIK5BUD1\[10\]/Y  hotlink/glitch_count_RNIK3LPT6\[10\]/A  hotlink/glitch_count_RNIK3LPT6\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/C  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/Y  can_control/control_RNIK422N7\[1\]/C  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNICSMVA\[11\]/B  brk2/clk_divider_RNICSMVA\[11\]/Y  brk2/clk_divider_RNI81OF02\[11\]/A  brk2/clk_divider_RNI81OF02\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/B  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIDTMVA\[12\]/B  brk2/clk_divider_RNIDTMVA\[12\]/Y  brk2/clk_divider_RNIC5OF02\[12\]/A  brk2/clk_divider_RNIC5OF02\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNIH37424\[2\]/B  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/rxbuf_we_RNO_1/B  coll_mod/rxbuf_we_RNO_1/Y  coll_mod/rxbuf_we_RNO_0/A  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/A  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un88_OPB_DO/C  hotlink/un88_OPB_DO/Y  hotlink/rx_state_RNIIQT9O\[4\]/B  hotlink/rx_state_RNIIQT9O\[4\]/Y  hotlink/rx_state_RNI68E392\[4\]/A  hotlink/rx_state_RNI68E392\[4\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/C  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[2\]/CLK  brk2/cntr_dutyA\[2\]/Q  brk2/cntr_dutyA_RNIFEGB\[2\]/B  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[2\]/CLK  brk1/cntr_dutyA\[2\]/Q  brk1/cntr_dutyA_RNIC4UE\[2\]/B  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[2\]/CLK  brg5/cntr_dutyB\[2\]/Q  brg5/cntr_dutyB_RNIF1VO\[2\]/B  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[2\]/CLK  brg1/cntr_dutyC\[2\]/Q  brg1/cntr_dutyC_RNI62V91\[2\]/B  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[2\]/CLK  brg1/cntr_dutyB\[2\]/Q  brg1/cntr_dutyB_RNI3PL61\[2\]/B  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/A  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt_RNO_1\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO_1\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIIKOBM\[5\]/B  rs485_mod/sp485_1_data_RNIIKOBM\[5\]/Y  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/B  rs485_mod/sp485_1_data_RNIUO3F32\[5\]/Y  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/C  rs485_mod/amtx_in_d_RNIHLS5Q2\[5\]/Y  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/C  rs485_mod/eatx_in_d_RNIRCIO64\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/A  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIE02GB\[12\]/B  rs485_mod/bmpls_d_RNIE02GB\[12\]/Y  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/A  rs485_mod/eatx_in_d_RNI2PS6C1\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/A  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIDV1GB\[11\]/B  rs485_mod/bmpls_d_RNIDV1GB\[11\]/Y  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/A  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/A  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/OPB_DO_1/B  ad2_mod/OPB_DO_1/Y  ad2_mod/G_521_0/A  ad2_mod/G_521_0/Y  ad2_mod/G_521/B  ad2_mod/G_521/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/C  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNI67VIM\[2\]/B  rs485_mod/eatx_in_d_RNI67VIM\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/A  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/C  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_11/B  hotlink/un3_out_ram_rd_pt_I_11/Y  hotlink/un3_out_ram_rd_pt_I_12/A  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_27/A  hotlink/un1_out_ram_rd_pt_0_I_27/Y  hotlink/un1_out_ram_rd_pt_0_I_30/C  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIUJN9B\[5\]/A  brk1/clk_divider_RNIUJN9B\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_37/A  can_control/OPB_DO_1_t_0_25_0_iv_37/Y  can_control/OPB_DO_1_t_0_25_0_iv_38_s/C  can_control/OPB_DO_1_t_0_25_0_iv_38_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/C  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIJESA01\[14\]/B  brk1/sample_time_set_RNIJESA01\[14\]/Y  brk1/clk_divider_RNIGBED02\[14\]/B  brk1/clk_divider_RNIGBED02\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/C  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C9_RNI46KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C9_RNI46KP6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/rxbuf_re_0_a2/A  coll_mod/rxbuf_re_0_a2/Y  coll_mod/un32_OPB_DO_0_a2_RNI3RCKB/C  coll_mod/un32_OPB_DO_0_a2_RNI3RCKB/Y  coll_mod/OPB_DO_1_RNI9MCNH/B  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIMKBST\[6\]/C  coll_mod/txr_bytes_RNIMKBST\[6\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/C  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIN0PMM\[7\]/B  rs485_mod/amtx_in_d_RNIN0PMM\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/C  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI66IUA\[17\]/B  brg3/CycleCount_RNI66IUA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_14/A  can_control/OPB_DO_1_t_0_13_0_iv_14/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/C  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_11/B  can_control/OPB_DO_1_t_0_6_0_iv_11/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIDDDKB\[15\]/B  rs485_mod/test_pattern_RNIDDDKB\[15\]/Y  rs485_mod/sp485_2_data_RNI723621\[15\]/A  rs485_mod/sp485_2_data_RNI723621\[15\]/Y  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/C  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/C  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIE3SKB\[13\]/B  rs485_mod/sync_d_RNIE3SKB\[13\]/Y  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/C  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/B  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/txr_fsm_RNO_1\[7\]/C  coll_mod/txr_fsm_RNO_1\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/B  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI23JUA\[22\]/B  brg3/CycleCount_RNI23JUA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/A  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_14/B  can_control/OPB_DO_1_t_0_8_0_iv_14/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/C  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_18/A  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_18/B  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/B  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/A  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/A  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI3714B\[9\]/B  brk2/clk_divider_RNI3714B\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/B  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIABUBB\[10\]/B  brk1/clk_divider_RNIABUBB\[10\]/Y  brk1/over_i_set_RNIHDQMB1\[10\]/C  brk1/over_i_set_RNIHDQMB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/A  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIFCOUA\[1\]/B  brg3/CycleCount_RNIFCOUA\[1\]/Y  brg3/CycleCount_RNITDJM02\[1\]/A  brg3/CycleCount_RNITDJM02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/C  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIJGJ6B\[1\]/B  rs485_mod/coll_sp1_in_d_RNIJGJ6B\[1\]/Y  rs485_mod/sp485_1_data_RNIU48B11\[1\]/A  rs485_mod/sp485_1_data_RNIU48B11\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/B  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/rxbuf_we_RNO_1/C  coll_mod/rxbuf_we_RNO_1/Y  coll_mod/rxbuf_we_RNO_0/A  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIA4UBB\[12\]/B  rs485_mod/sp485_2_data_RNIA4UBB\[12\]/Y  rs485_mod/sp485_2_data_RNIUO2621\[12\]/B  rs485_mod/sp485_2_data_RNIUO2621\[12\]/Y  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/C  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/B  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un107_OPB_DO/B  hotlink/un107_OPB_DO/Y  hotlink/reset_cntr_rx_RNIR0GUN\[2\]/B  hotlink/reset_cntr_rx_RNIR0GUN\[2\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/A  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  can_control/OPB_DO_1_t_0_25_0_iv_38_s/B  can_control/OPB_DO_1_t_0_25_0_iv_38_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/C  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNO\[5\]/B  coll_mod/txr_cnt_RNO\[5\]/Y  coll_mod/txr_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIVBKMA\[29\]/B  brg4/sample_time_set_RNIVBKMA\[29\]/Y  brg4/CycleCount_RNIOH6IV\[29\]/B  brg4/CycleCount_RNIOH6IV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/C  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/C  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/B  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/txr_fsm_RNO_0\[7\]/B  coll_mod/txr_fsm_RNO_0\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/A  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[5\]/CLK  hotlink/out_ram_rd_pt\[5\]/Q  hotlink/un3_out_ram_rd_pt_I_18/C  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNI0EIE\[3\]/B  coll_mod/txr_fsm_RNI0EIE\[3\]/Y  coll_mod/med_en_RNO/A  coll_mod/med_en_RNO/Y  coll_mod/med_en/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIU67BM\[29\]/B  rs485_mod/sp485_1_data_RNIU67BM\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/B  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/clk_divider_RNIQBNQN\[2\]/C  brg5/clk_divider_RNIQBNQN\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_14/C  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_20/B  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIQAV3B\[6\]/B  brk1/sample_time_set_RNIQAV3B\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_27/B  can_control/OPB_DO_1_t_0_24_0_iv_27/Y  can_control/OPB_DO_1_t_0_24_0_iv_28_s/A  can_control/OPB_DO_1_t_0_24_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/B  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNO\[1\]/A  coll_mod/txr_cnt_RNO\[1\]/Y  coll_mod/txr_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIN7V3B\[3\]/B  brk1/sample_time_set_RNIN7V3B\[3\]/Y  brk1/over_i_set_RNITI5UV\[3\]/C  brk1/over_i_set_RNITI5UV\[3\]/Y  brk1/clk_divider_RNIP4T7B1\[3\]/C  brk1/clk_divider_RNIP4T7B1\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/A  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI2NVKB\[8\]/B  rs485_mod/sync_d_RNI2NVKB\[8\]/Y  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/C  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/C  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIKATKB\[28\]/B  rs485_mod/sync_d_RNIKATKB\[28\]/Y  rs485_mod/amtx_in_d_RNITS2QM\[28\]/C  rs485_mod/amtx_in_d_RNITS2QM\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/C  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNID4UKB\[30\]/B  rs485_mod/sync_d_RNID4UKB\[30\]/Y  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/C  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/C  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIC2TKB\[20\]/B  rs485_mod/sync_d_RNIC2TKB\[20\]/Y  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/C  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/C  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIJ9TKB\[27\]/B  rs485_mod/sync_d_RNIJ9TKB\[27\]/Y  rs485_mod/amtx_in_d_RNIRQ2QM\[27\]/C  rs485_mod/amtx_in_d_RNIRQ2QM\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/C  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNII8TKB\[26\]/B  rs485_mod/sync_d_RNII8TKB\[26\]/Y  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/C  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/C  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[2\]/CLK  coll_mod/med_mod/u2/clkdiv\[2\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/C  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/mdi2_RNIJ5F9/B  coll_mod/med_mod/u1/mdi2_RNIJ5F9/Y  coll_mod/med_mod/u1/clk1x_enable_RNO/C  coll_mod/med_mod/u1/clk1x_enable_RNO/Y  coll_mod/med_mod/u1/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI4L8NB\[9\]/B  rs485_mod/bmpls_d_RNI4L8NB\[9\]/Y  rs485_mod/eatx_in_d_RNIKLVIM\[9\]/C  rs485_mod/eatx_in_d_RNIKLVIM\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/B  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/B  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/dev_sp1_m\[9\]/B  can_control/dev_sp1_m\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_0/C  can_control/OPB_DO_1_t_0_21_0_iv_0/Y  can_control/OPB_DO_1_t_0_21_0_iv_2/C  can_control/OPB_DO_1_t_0_21_0_iv_2/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/A  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNISC8NB\[1\]/B  rs485_mod/bmpls_d_RNISC8NB\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/A  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/A  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIMJJ6B\[4\]/B  rs485_mod/coll_sp1_in_d_RNIMJJ6B\[4\]/Y  rs485_mod/sp485_1_data_RNI7E8B11\[4\]/A  rs485_mod/sp485_1_data_RNI7E8B11\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/B  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/B  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/Y  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/A  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIQ6KMA\[24\]/B  brg4/sample_time_set_RNIQ6KMA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_6/A  can_control/OPB_DO_1_t_0_6_0_iv_6/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/C  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIC1C4B\[28\]/B  rs485_mod/coll_sp1_in_d_RNIC1C4B\[28\]/Y  rs485_mod/sp485_1_data_RNIS47BM\[28\]/C  rs485_mod/sp485_1_data_RNIS47BM\[28\]/Y  rs485_mod/coll_sp2_in_d_RNI9FNK11\[28\]/C  rs485_mod/coll_sp2_in_d_RNI9FNK11\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/B  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIB0C4B\[27\]/B  rs485_mod/coll_sp1_in_d_RNIB0C4B\[27\]/Y  rs485_mod/sp485_1_data_RNIQ27BM\[27\]/C  rs485_mod/sp485_1_data_RNIQ27BM\[27\]/Y  rs485_mod/coll_sp2_in_d_RNI6CNK11\[27\]/C  rs485_mod/coll_sp2_in_d_RNI6CNK11\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/B  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI5RC4B\[30\]/B  rs485_mod/coll_sp1_in_d_RNI5RC4B\[30\]/Y  rs485_mod/sp485_1_data_RNIEO8BM\[30\]/C  rs485_mod/sp485_1_data_RNIEO8BM\[30\]/Y  rs485_mod/coll_sp2_in_d_RNIKSPK11\[30\]/C  rs485_mod/coll_sp2_in_d_RNIKSPK11\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/B  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIUBK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIUBK37/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNI0VQSL/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNI0VQSL/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/B  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIOA27B\[17\]/B  brg5/CycleCount_RNIOA27B\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_14/B  can_control/OPB_DO_1_t_0_13_0_iv_14/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/C  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNISCV3B\[8\]/B  brk1/sample_time_set_RNISCV3B\[8\]/Y  brk1/over_i_set_RNIC26UV\[8\]/C  brk1/over_i_set_RNIC26UV\[8\]/Y  brk1/clk_divider_RNIDPT7B1\[8\]/C  brk1/clk_divider_RNIDPT7B1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/A  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIS747C\[1\]/B  hotlink/refclk_divider_RNIS747C\[1\]/Y  hotlink/fo_control_rx_RNIU0SD41\[1\]/C  hotlink/fo_control_rx_RNIU0SD41\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/B  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNISGVKB\[2\]/B  rs485_mod/sync_d_RNISGVKB\[2\]/Y  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/C  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/B  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIQ8IDA\[14\]/B  brk1/CycleCount_RNIQ8IDA\[14\]/Y  brk1/over_i_set_RNIAE0TK\[14\]/C  brk1/over_i_set_RNIAE0TK\[14\]/Y  brk1/sample_time_set_RNIJESA01\[14\]/C  brk1/sample_time_set_RNIJESA01\[14\]/Y  brk1/clk_divider_RNIGBED02\[14\]/B  brk1/clk_divider_RNIGBED02\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/C  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIPT45B\[3\]/B  rs485_mod/sp485_1_data_RNIPT45B\[3\]/Y  rs485_mod/test_pattern_RNIHK4HM\[3\]/C  rs485_mod/test_pattern_RNIHK4HM\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI7FKG11\[3\]/C  rs485_mod/coll_sp2_in_d_RNI7FKG11\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/A  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNO_0\[12\]/A  coll_mod/txr_fsm_RNO_0\[12\]/Y  coll_mod/txr_fsm_RNO\[12\]/B  coll_mod/txr_fsm_RNO\[12\]/Y  coll_mod/txr_fsm\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[1\]/CLK  brg3/cntr_dutyB\[1\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/A  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/glitch_count\[2\]/CLK  hotlink/glitch_count\[2\]/Q  hotlink/glitch_count_RNIPH901\[2\]/B  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI9E6D41\[1\]/B  hotlink/rtclk_divider_RNI9E6D41\[1\]/Y  hotlink/rtclk_divider_RNICRK9R1\[1\]/C  hotlink/rtclk_divider_RNICRK9R1\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/C  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNI1QJO8\[9\]/B  ad1_mod/data_length_RNI1QJO8\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/C  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/B  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI7URDB\[12\]/B  brk1/sample_time_set_RNI7URDB\[12\]/Y  brk1/CycleCount_RNID8SA01\[12\]/C  brk1/CycleCount_RNID8SA01\[12\]/Y  brk1/clk_divider_RNIPLQMB1\[12\]/C  brk1/clk_divider_RNIPLQMB1\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/A  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[6\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[5\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[4\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[3\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[2\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[1\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[0\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[7\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIF12GB\[13\]/B  rs485_mod/bmpls_d_RNIF12GB\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/A  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/C  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNICCDKB\[14\]/B  rs485_mod/test_pattern_RNICCDKB\[14\]/Y  rs485_mod/sp485_2_data_RNIOIB0N\[14\]/C  rs485_mod/sp485_2_data_RNIOIB0N\[14\]/Y  rs485_mod/imtx_in_d_RNI4V2621\[14\]/C  rs485_mod/imtx_in_d_RNI4V2621\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/A  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIBDFKB\[31\]/B  rs485_mod/test_pattern_RNIBDFKB\[31\]/Y  rs485_mod/sp485_2_data_RNIMKF0N\[31\]/C  rs485_mod/sp485_2_data_RNIMKF0N\[31\]/Y  rs485_mod/imtx_in_d_RNI129621\[31\]/C  rs485_mod/imtx_in_d_RNI129621\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/A  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI627IB\[10\]/B  rs485_mod/test_pattern_RNI627IB\[10\]/Y  rs485_mod/sp485_2_data_RNIE45UM\[10\]/C  rs485_mod/sp485_2_data_RNIE45UM\[10\]/Y  rs485_mod/imtx_in_d_RNIMCS321\[10\]/C  rs485_mod/imtx_in_d_RNIMCS321\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/A  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI3OVKB\[9\]/B  rs485_mod/sync_d_RNI3OVKB\[9\]/Y  rs485_mod/tctx_in_d_RNI4IFOM\[9\]/C  rs485_mod/tctx_in_d_RNI4IFOM\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/A  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIVP8RL\[25\]/B  brg3/CycleCount_RNIVP8RL\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/B  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/A  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIL9B6A\[1\]/B  mel_mod/counter/count_RNIL9B6A\[1\]/Y  mel_mod/counter/count_RNIDC24U\[1\]/A  mel_mod/counter/count_RNIDC24U\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/B  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIMAB6A\[2\]/B  mel_mod/counter/count_RNIMAB6A\[2\]/Y  mel_mod/counter/count_RNIGF24U\[2\]/A  mel_mod/counter/count_RNIGF24U\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/B  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNI6IMO9\[1\]/B  mel_mod/ack_time_set_RNI6IMO9\[1\]/Y  mel_mod/ack_time_set_RNI2567U\[1\]/A  mel_mod/ack_time_set_RNI2567U\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/A  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNI7JMO9\[2\]/B  mel_mod/ack_time_set_RNI7JMO9\[2\]/Y  mel_mod/ack_time_set_RNI5867U\[2\]/A  mel_mod/ack_time_set_RNI5867U\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/A  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIAUA4B\[17\]/B  rs485_mod/coll_sp1_in_d_RNIAUA4B\[17\]/Y  rs485_mod/sp485_1_data_RNI36KK11\[17\]/A  rs485_mod/sp485_1_data_RNI36KK11\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/B  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI9TA4B\[16\]/B  rs485_mod/coll_sp1_in_d_RNI9TA4B\[16\]/Y  rs485_mod/sp485_1_data_RNI03KK11\[16\]/A  rs485_mod/sp485_1_data_RNI03KK11\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/B  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIQH0NN\[12\]/B  brg4/CycleCount_RNIQH0NN\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_7/C  can_control/OPB_DO_1_t_0_18_0_iv_7/Y  can_control/OPB_DO_1_t_0_18_0_iv_9/C  can_control/OPB_DO_1_t_0_18_0_iv_9/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_6/B  hotlink/un3_out_ram_rd_pt_I_6/Y  hotlink/un3_out_ram_rd_pt_I_7/A  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_21/A  hotlink/un1_out_ram_rd_pt_0_I_21/Y  hotlink/un1_out_ram_rd_pt_0_I_25/C  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIK737B\[22\]/B  brg5/CycleCount_RNIK737B\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/B  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_14/B  can_control/OPB_DO_1_t_0_8_0_iv_14/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/C  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/reset_cntr_RNIQJ83C\[3\]/B  hotlink/reset_cntr_RNIQJ83C\[3\]/Y  hotlink/reset_cntr_RNIV2NV21\[3\]/C  hotlink/reset_cntr_RNIV2NV21\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/B  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_116/B  brg5/cntr_dutyA7_0_I_116/Y  brg5/cntr_dutyA7_0_I_122/C  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[11\]/CLK  brg5/cntr_dutyA\[11\]/Q  brg5/cntr_dutyA7_0_I_96/B  brg5/cntr_dutyA7_0_I_96/Y  brg5/cntr_dutyA7_0_I_102/C  brg5/cntr_dutyA7_0_I_102/Y  brg5/cntr_dutyA7_0_I_105/B  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_53/B  brg5/cntr_dutyA7_0_I_53/Y  brg5/cntr_dutyA7_0_I_59/C  brg5/cntr_dutyA7_0_I_59/Y  brg5/cntr_dutyA7_0_I_62/B  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_116/B  brg2/cntr_dutyA7_0_I_116/Y  brg2/cntr_dutyA7_0_I_122/C  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[11\]/CLK  brg2/cntr_dutyA\[11\]/Q  brg2/cntr_dutyA7_0_I_96/B  brg2/cntr_dutyA7_0_I_96/Y  brg2/cntr_dutyA7_0_I_102/C  brg2/cntr_dutyA7_0_I_102/Y  brg2/cntr_dutyA7_0_I_105/B  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_53/B  brg2/cntr_dutyA7_0_I_53/Y  brg2/cntr_dutyA7_0_I_59/C  brg2/cntr_dutyA7_0_I_59/Y  brg2/cntr_dutyA7_0_I_62/B  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/txr_cnt_RNO\[7\]/B  coll_mod/txr_cnt_RNO\[7\]/Y  coll_mod/txr_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNO\[1\]/B  coll_mod/txr_cnt_RNO\[1\]/Y  coll_mod/txr_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNO\[3\]/B  coll_mod/txr_cnt_RNO\[3\]/Y  coll_mod/txr_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/txr_cnt_RNO\[8\]/B  coll_mod/txr_cnt_RNO\[8\]/Y  coll_mod/txr_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/txr_cnt_RNO\[9\]/B  coll_mod/txr_cnt_RNO\[9\]/Y  coll_mod/txr_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIKSPK11\[30\]/B  rs485_mod/coll_sp2_in_d_RNIKSPK11\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/B  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI9FNK11\[28\]/B  rs485_mod/coll_sp2_in_d_RNI9FNK11\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/B  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI6CNK11\[27\]/B  rs485_mod/coll_sp2_in_d_RNI6CNK11\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/B  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/txr_fsm_RNO_0\[7\]/A  coll_mod/txr_fsm_RNO_0\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/A  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/status_RNIPTCTL2\[2\]/C  ad1_mod/status_RNIPTCTL2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_20/A  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/A  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/A  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/A  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIT81EB\[6\]/B  rs485_mod/sp485_2_data_RNIT81EB\[6\]/Y  rs485_mod/sp485_2_data_RNII09S11\[6\]/B  rs485_mod/sp485_2_data_RNII09S11\[6\]/Y  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/C  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/C  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIVKN9B\[6\]/A  brk1/clk_divider_RNIVKN9B\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_27/A  can_control/OPB_DO_1_t_0_24_0_iv_27/Y  can_control/OPB_DO_1_t_0_24_0_iv_28_s/A  can_control/OPB_DO_1_t_0_24_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/B  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI85KMA\[24\]/B  brg2/sample_time_set_RNI85KMA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_4/C  can_control/OPB_DO_1_t_0_6_0_iv_4/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/C  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/B  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIQDLU9\[9\]/B  Clocks/Clk10HzDiv_RNIQDLU9\[9\]/Y  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/A  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/Y  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/A  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/C  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIG5SKB\[15\]/B  rs485_mod/sync_d_RNIG5SKB\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/A  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI1I8NB\[6\]/B  rs485_mod/bmpls_d_RNI1I8NB\[6\]/Y  rs485_mod/eatx_in_d_RNICREBD1\[6\]/A  rs485_mod/eatx_in_d_RNICREBD1\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/A  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un2_OPB_DO_1_RNICGCNI/B  ad1_mod/un2_OPB_DO_1_RNICGCNI/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/B  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[2\]/CLK  brg5/cntr_dutyA\[2\]/Q  brg5/cntr_dutyA_RNICOLL\[2\]/B  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/clk1x_enable/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[2\]/CLK  brg4/cntr_dutyA\[2\]/Q  brg4/cntr_dutyA_RNI9E3P\[2\]/B  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[2\]/CLK  brg2/cntr_dutyC\[2\]/Q  brg2/cntr_dutyC_RNI9CH61\[2\]/B  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNICEOBM\[2\]/B  rs485_mod/coll_sp1_in_d_RNICEOBM\[2\]/Y  rs485_mod/coll_sp2_in_d_RNI188B11\[2\]/C  rs485_mod/coll_sp2_in_d_RNI188B11\[2\]/Y  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/C  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/A  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[5\]/CLK  hotlink/out_ram_rd_pt\[5\]/Q  hotlink/un3_out_ram_rd_pt_I_16/C  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNID7UBB\[15\]/B  rs485_mod/sp485_2_data_RNID7UBB\[15\]/Y  rs485_mod/sp485_2_data_RNI723621\[15\]/B  rs485_mod/sp485_2_data_RNI723621\[15\]/Y  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/C  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/C  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_3/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIR3MTA\[29\]/B  brk2/sample_time_set_RNIR3MTA\[29\]/Y  brk2/sample_time_set_RNIS2JLL\[29\]/B  brk2/sample_time_set_RNIS2JLL\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/A  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/C  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/C  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u2/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIMFDAD\[10\]/C  brg4/CycleCount_RNIMFDAD\[10\]/Y  brg4/CycleCount_RNII90NN\[10\]/A  brg4/CycleCount_RNII90NN\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/C  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI505PB1\[14\]/B  brk2/clk_divider_RNI505PB1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNILF4PB1\[10\]/B  brk2/clk_divider_RNILF4PB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/A  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNICU1GB\[10\]/B  rs485_mod/bmpls_d_RNICU1GB\[10\]/Y  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/A  rs485_mod/eatx_in_d_RNIQGS6C1\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/A  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIG22GB\[14\]/B  rs485_mod/bmpls_d_RNIG22GB\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/A  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/A  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIL72GB\[19\]/B  rs485_mod/bmpls_d_RNIL72GB\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/A  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/A  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIK62GB\[18\]/B  rs485_mod/bmpls_d_RNIK62GB\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/A  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/A  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIJ52GB\[17\]/B  rs485_mod/bmpls_d_RNIJ52GB\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/A  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/A  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIH32GB\[15\]/B  rs485_mod/bmpls_d_RNIH32GB\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/A  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/A  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNII42GB\[16\]/B  rs485_mod/bmpls_d_RNII42GB\[16\]/Y  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/A  rs485_mod/eatx_in_d_RNII9T6C1\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/A  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIF34GB\[31\]/B  rs485_mod/bmpls_d_RNIF34GB\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/A  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/A  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/B  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIS8KMA\[26\]/B  brg4/sample_time_set_RNIS8KMA\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_4/C  can_control/OPB_DO_1_t_0_4_0_iv_4/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/A  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/C  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIB3BHO\[15\]/B  hotlink/refclk_divider_RNIB3BHO\[15\]/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/B  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO\[29\]/A  brk2/cntr_dutyA_RNO\[29\]/Y  brk2/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO\[29\]/A  brk1/cntr_dutyA_RNO\[29\]/Y  brk1/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO\[29\]/A  brg5/cntr_dutyB_RNO\[29\]/Y  brg5/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO\[29\]/A  brg1/cntr_dutyC_RNO\[29\]/Y  brg1/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO\[29\]/A  brg1/cntr_dutyB_RNO\[29\]/Y  brg1/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNI2PB3C\[6\]/B  hotlink/fo_control_rx_RNI2PB3C\[6\]/Y  hotlink/fo_control_rx_RNIC3O6O\[6\]/A  hotlink/fo_control_rx_RNIC3O6O\[6\]/Y  hotlink/rtclk_divider_RNIMDT841\[6\]/A  hotlink/rtclk_divider_RNIMDT841\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/B  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/B  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/B  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNINHMSA\[31\]/B  brg3/sample_time_set_RNINHMSA\[31\]/Y  brg3/CycleCount_RNI820UV\[31\]/B  brg3/CycleCount_RNI820UV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/C  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIM6V3B\[2\]/B  brk1/sample_time_set_RNIM6V3B\[2\]/Y  can_control/control_RNISN6PBI\[2\]/C  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNO\[0\]/A  coll_mod/txr_cnt_RNO\[0\]/Y  coll_mod/txr_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/m121_0/B  mel_mod/m121_0/Y  mel_mod/m123_0/A  mel_mod/m123_0/Y  mel_mod/m124_0/A  mel_mod/m124_0/Y  mel_mod/state_log_2__RNI6M8281\[6\]/A  mel_mod/state_log_2__RNI6M8281\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/A  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI5SRDB\[10\]/B  brk1/sample_time_set_RNI5SRDB\[10\]/Y  brk1/over_i_set_RNIHDQMB1\[10\]/A  brk1/over_i_set_RNIHDQMB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/A  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNI4T2UJ1\[14\]/B  mel_mod/counter/count_RNI4T2UJ1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/C  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNISK2UJ1\[10\]/B  mel_mod/counter/count_RNISK2UJ1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/C  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNI6V2UJ1\[15\]/B  mel_mod/counter/count_RNI6V2UJ1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/C  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_0/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_0/Y  hotlink/rtclk_divider_RNICRK9R1\[1\]/B  hotlink/rtclk_divider_RNICRK9R1\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/C  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIMJDKA\[3\]/B  hotlink/glitch_count_RNIMJDKA\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/C  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI4452C\[0\]/B  hotlink/rtclk_divider_RNI4452C\[0\]/Y  hotlink/rtclk_divider_RNIRGVGS1\[0\]/B  hotlink/rtclk_divider_RNIRGVGS1\[0\]/Y  hotlink/glitch_count_RNIE1D572\[0\]/C  hotlink/glitch_count_RNIE1D572\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/C  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_5/A  hotlink/un3_out_ram_rd_pt_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_20/B  hotlink/un1_out_ram_rd_pt_0_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_26/C  hotlink/un1_out_ram_rd_pt_0_I_26/Y  hotlink/un1_out_ram_rd_pt_0_I_29/B  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNID2TCA\[19\]/B  hotlink/glitch_count_RNID2TCA\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_15/B  can_control/OPB_DO_1_t_0_11_0_iv_15/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/C  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI3MF3E\[2\]/A  brg3/CycleCount_RNI3MF3E\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/A  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIU06EB\[7\]/B  rs485_mod/test_pattern_RNIU06EB\[7\]/Y  rs485_mod/sp485_2_data_RNISA7SM\[7\]/C  rs485_mod/sp485_2_data_RNISA7SM\[7\]/Y  rs485_mod/imtx_in_d_RNIQDR321\[7\]/C  rs485_mod/imtx_in_d_RNIQDR321\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/A  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_116/B  brg4/cntr_dutyA7_0_I_116/Y  brg4/cntr_dutyA7_0_I_122/C  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[11\]/CLK  brg4/cntr_dutyA\[11\]/Q  brg4/cntr_dutyA7_0_I_96/B  brg4/cntr_dutyA7_0_I_96/Y  brg4/cntr_dutyA7_0_I_102/C  brg4/cntr_dutyA7_0_I_102/Y  brg4/cntr_dutyA7_0_I_105/B  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[20\]/CLK  brg4/cntr_dutyA\[20\]/Q  brg4/cntr_dutyA7_0_I_53/B  brg4/cntr_dutyA7_0_I_53/Y  brg4/cntr_dutyA7_0_I_59/C  brg4/cntr_dutyA7_0_I_59/Y  brg4/cntr_dutyA7_0_I_62/B  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIFCMAC\[13\]/B  hotlink/refclk_divider_RNIFCMAC\[13\]/Y  hotlink/rtclk_divider_RNI7VAHO\[13\]/C  hotlink/rtclk_divider_RNI7VAHO\[13\]/Y  hotlink/glitch_count_RNIEPHPI6\[13\]/B  hotlink/glitch_count_RNIEPHPI6\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIDAMAC\[11\]/B  hotlink/refclk_divider_RNIDAMAC\[11\]/Y  hotlink/rtclk_divider_RNI3RAHO\[11\]/C  hotlink/rtclk_divider_RNI3RAHO\[11\]/Y  hotlink/glitch_count_RNI8JHPI6\[11\]/B  hotlink/glitch_count_RNI8JHPI6\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/C  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO\[29\]/A  brg4/cntr_dutyA_RNO\[29\]/Y  brg4/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/Y  coll_mod/med_mod/u2/clkdiv\[0\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIUNM4O\[14\]/B  brg3/clk_divider_RNIUNM4O\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/B  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIVN6RL\[16\]/B  brg3/CycleCount_RNIVN6RL\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_7/B  can_control/OPB_DO_1_t_0_14_0_iv_7/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/A  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_5/B  hotlink/un3_out_ram_rd_pt_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_20/B  hotlink/un1_out_ram_rd_pt_0_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_26/C  hotlink/un1_out_ram_rd_pt_0_I_26/Y  hotlink/un1_out_ram_rd_pt_0_I_29/B  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un107_OPB_DO/B  hotlink/un107_OPB_DO/Y  hotlink/reset_cntr_rx_RNIS5M741\[0\]/B  hotlink/reset_cntr_rx_RNIS5M741\[0\]/Y  hotlink/rtclk_divider_RNIRGVGS1\[0\]/C  hotlink/rtclk_divider_RNIRGVGS1\[0\]/Y  hotlink/glitch_count_RNIE1D572\[0\]/C  hotlink/glitch_count_RNIE1D572\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/C  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIU114B\[4\]/B  brk2/clk_divider_RNIU114B\[4\]/Y  brk2/clk_divider_RNIGKS402\[4\]/A  brk2/clk_divider_RNIGKS402\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/A  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIKHDKA\[1\]/B  hotlink/glitch_count_RNIKHDKA\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/A  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI7752C\[3\]/B  hotlink/rtclk_divider_RNI7752C\[3\]/Y  hotlink/refclk_divider_RNI5H99O\[3\]/C  hotlink/refclk_divider_RNI5H99O\[3\]/Y  hotlink/fo_control_rx_RNIO0H982\[3\]/C  hotlink/fo_control_rx_RNIO0H982\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/A  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/txr_fsm_RNI1FIE\[4\]/B  coll_mod/txr_fsm_RNI1FIE\[4\]/Y  coll_mod/med_we_RNO/A  coll_mod/med_we_RNO/Y  coll_mod/med_we/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[1\]/CLK  brg2/cntr_dutyA\[1\]/Q  brg2/cntr_dutyA7_0_I_127/B  brg2/cntr_dutyA7_0_I_127/Y  brg2/cntr_dutyA7_0_I_133/C  brg2/cntr_dutyA7_0_I_133/Y  brg2/cntr_dutyA7_0_I_136/B  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[1\]/CLK  brg5/cntr_dutyA\[1\]/Q  brg5/cntr_dutyA7_0_I_127/B  brg5/cntr_dutyA7_0_I_127/Y  brg5/cntr_dutyA7_0_I_133/C  brg5/cntr_dutyA7_0_I_133/Y  brg5/cntr_dutyA7_0_I_136/B  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[1\]/A  coll_mod/rxbuf_rst_cnt_RNO\[1\]/Y  coll_mod/rxbuf_rst_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  can_control/OPB_DO_1_t_0_28_iv_16/B  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIMD0NN\[11\]/B  brg4/CycleCount_RNIMD0NN\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/C  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/A  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIUL0NN\[13\]/B  brg4/CycleCount_RNIUL0NN\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/C  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNI1FC0B\[1\]/B  brg5/CycleCount_RNI1FC0B\[1\]/Y  brg5/CycleCount_RNIGVO7M1\[1\]/B  brg5/CycleCount_RNIGVO7M1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/B  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/un8_OPB_DO_5_RNIH43LK/A  can_control/un8_OPB_DO_5_RNIH43LK/Y  can_control/control_RNIFJS5L1\[2\]/B  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/un1_OPB_RE/A  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIMFM4O\[12\]/B  brg3/clk_divider_RNIMFM4O\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/B  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un107_OPB_DO/B  hotlink/un107_OPB_DO/Y  hotlink/reset_cntr_rx_RNIKPASB\[1\]/B  hotlink/reset_cntr_rx_RNIKPASB\[1\]/Y  hotlink/rtclk_divider_RNICRK9R1\[1\]/A  hotlink/rtclk_divider_RNICRK9R1\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/C  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIIVUFD\[8\]/C  brg4/CycleCount_RNIIVUFD\[8\]/Y  brg4/CycleCount_RNIEPHSN\[8\]/A  brg4/CycleCount_RNIEPHSN\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/C  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIOMBST\[8\]/C  coll_mod/txr_bytes_RNIOMBST\[8\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/B  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/B  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI2JKGB\[2\]/B  ilim_dac_mod/data_RNI2JKGB\[2\]/Y  ilim_dac_mod/data_RNIDROL11\[2\]/A  ilim_dac_mod/data_RNIDROL11\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/C  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_116/B  brg1/cntr_dutyA7_0_I_116/Y  brg1/cntr_dutyA7_0_I_122/C  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_53/B  brg1/cntr_dutyA7_0_I_53/Y  brg1/cntr_dutyA7_0_I_59/C  brg1/cntr_dutyA7_0_I_59/Y  brg1/cntr_dutyA7_0_I_62/B  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIPB27B\[18\]/B  brg5/CycleCount_RNIPB27B\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_11/C  can_control/OPB_DO_1_t_0_12_0_iv_11/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/A  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIS055B\[6\]/B  rs485_mod/sp485_1_data_RNIS055B\[6\]/Y  rs485_mod/test_pattern_RNINQ4HM\[6\]/C  rs485_mod/test_pattern_RNINQ4HM\[6\]/Y  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/A  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/C  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m177_0/B  mel_mod/m177_0/Y  mel_mod/m179_0/A  mel_mod/m179_0/Y  mel_mod/m181_0/A  mel_mod/m181_0/Y  mel_mod/state_log_2__RNIFVK5H1\[4\]/A  mel_mod/state_log_2__RNIFVK5H1\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/A  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI729RL\[29\]/B  brg3/CycleCount_RNI729RL\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/B  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/A  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIMQPFA/B  can_control/state1_RNIMQPFA/Y  can_control/control_RNI8T96V\[1\]/C  can_control/control_RNI8T96V\[1\]/Y  can_control/control_RNIVKGLL1\[1\]/C  can_control/control_RNIVKGLL1\[1\]/Y  can_control/control_RNIAT3NC3\[1\]/B  can_control/control_RNIAT3NC3\[1\]/Y  can_control/control_RNIK422N7\[1\]/A  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI7LROA\[17\]/B  brg4/CycleCount_RNI7LROA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/B  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNINHK6C\[12\]/B  hotlink/rtclk_divider_RNINHK6C\[12\]/Y  hotlink/glitch_count_RNIBO7U21\[12\]/B  hotlink/glitch_count_RNIBO7U21\[12\]/Y  hotlink/glitch_count_RNIBMHPI6\[12\]/A  hotlink/glitch_count_RNIBMHPI6\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/C  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[5\]/B  coll_mod/rxbuf_rst_cnt_RNO\[5\]/Y  coll_mod/rxbuf_rst_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNI2Q0NN\[14\]/B  brg4/CycleCount_RNI2Q0NN\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/A  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/B  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[5\]/CLK  brg5/cntr_dutyA\[5\]/Q  brg5/cntr_dutyA7_0_I_118/B  brg5/cntr_dutyA7_0_I_118/Y  brg5/cntr_dutyA7_0_I_120/C  brg5/cntr_dutyA7_0_I_120/Y  brg5/cntr_dutyA7_0_I_125/A  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[10\]/CLK  brg5/cntr_dutyA\[10\]/Q  brg5/cntr_dutyA7_0_I_98/B  brg5/cntr_dutyA7_0_I_98/Y  brg5/cntr_dutyA7_0_I_100/C  brg5/cntr_dutyA7_0_I_100/Y  brg5/cntr_dutyA7_0_I_105/A  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[19\]/CLK  brg5/cntr_dutyA\[19\]/Q  brg5/cntr_dutyA7_0_I_55/B  brg5/cntr_dutyA7_0_I_55/Y  brg5/cntr_dutyA7_0_I_57/C  brg5/cntr_dutyA7_0_I_57/Y  brg5/cntr_dutyA7_0_I_62/A  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[5\]/CLK  brg2/cntr_dutyA\[5\]/Q  brg2/cntr_dutyA7_0_I_118/B  brg2/cntr_dutyA7_0_I_118/Y  brg2/cntr_dutyA7_0_I_120/C  brg2/cntr_dutyA7_0_I_120/Y  brg2/cntr_dutyA7_0_I_125/A  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[10\]/CLK  brg2/cntr_dutyA\[10\]/Q  brg2/cntr_dutyA7_0_I_98/B  brg2/cntr_dutyA7_0_I_98/Y  brg2/cntr_dutyA7_0_I_100/C  brg2/cntr_dutyA7_0_I_100/Y  brg2/cntr_dutyA7_0_I_105/A  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[19\]/CLK  brg2/cntr_dutyA\[19\]/Q  brg2/cntr_dutyA7_0_I_55/B  brg2/cntr_dutyA7_0_I_55/Y  brg2/cntr_dutyA7_0_I_57/C  brg2/cntr_dutyA7_0_I_57/Y  brg2/cntr_dutyA7_0_I_62/A  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI2J8NB\[7\]/B  rs485_mod/bmpls_d_RNI2J8NB\[7\]/Y  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/A  rs485_mod/eatx_in_d_RNIIVLIC1\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/A  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/B  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u1/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNILAN3B\[24\]/B  brk1/sample_time_set_RNILAN3B\[24\]/Y  brk1/CycleCount_RNIGLAHL\[24\]/B  brk1/CycleCount_RNIGLAHL\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/C  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIRKLSA\[26\]/B  brg3/sample_time_set_RNIRKLSA\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/B  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/C  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIAR56O\[8\]/B  brg3/CycleCount_RNIAR56O\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/B  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_28_iv_13/A  can_control/OPB_DO_1_t_0_28_iv_13/Y  can_control/OPB_DO_1_t_0_28_iv_17/C  can_control/OPB_DO_1_t_0_28_iv_17/Y  can_control/OPB_DO_1_t_0_28_iv_20/C  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/A  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNIR3S291\[31\]/A  mel_mod/counter/count_RNIR3S291\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/C  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIPS87M\[31\]/B  brg5/CycleCount_RNIPS87M\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/B  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIQJLSA\[25\]/B  brg3/sample_time_set_RNIQJLSA\[25\]/Y  brg3/CycleCount_RNIVP8RL\[25\]/C  brg3/CycleCount_RNIVP8RL\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/B  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/A  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/liled_do_RNIUA7V41/C  coll_mod/liled_do_RNIUA7V41/Y  can_control/control_RNIPE284U\[2\]/C  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNI624OD\[15\]/C  brg3/CycleCount_RNI624OD\[15\]/Y  brg3/CycleCount_RNI2SM4O\[15\]/A  brg3/CycleCount_RNI2SM4O\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/B  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_cnt_RNINMCJT\[9\]/C  coll_mod/txr_cnt_RNINMCJT\[9\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/B  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNIE1D572\[0\]/B  hotlink/glitch_count_RNIE1D572\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/C  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[3\]/A  coll_mod/rxbuf_rst_cnt_RNO\[3\]/Y  coll_mod/rxbuf_rst_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIGDMAC\[14\]/B  hotlink/refclk_divider_RNIGDMAC\[14\]/Y  hotlink/rtclk_divider_RNI91BHO\[14\]/C  hotlink/rtclk_divider_RNI91BHO\[14\]/Y  hotlink/glitch_count_RNIHSHPI6\[14\]/B  hotlink/glitch_count_RNIHSHPI6\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/A  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_6/B  hotlink/un3_out_ram_rd_pt_I_6/Y  hotlink/un3_out_ram_rd_pt_I_7/A  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_26/A  hotlink/un1_out_ram_rd_pt_0_I_26/Y  hotlink/un1_out_ram_rd_pt_0_I_29/B  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIR647C\[0\]/B  hotlink/refclk_divider_RNIR647C\[0\]/Y  hotlink/rtclk_divider_RNIRGVGS1\[0\]/A  hotlink/rtclk_divider_RNIRGVGS1\[0\]/Y  hotlink/glitch_count_RNIE1D572\[0\]/C  hotlink/glitch_count_RNIE1D572\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/C  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_2__RNIEQMN9\[5\]/B  mel_mod/state_log_2__RNIEQMN9\[5\]/Y  mel_mod/state_log_2__RNIIGPTJ\[5\]/A  mel_mod/state_log_2__RNIIGPTJ\[5\]/Y  mel_mod/state_log_2__RNIBHNI81\[5\]/B  mel_mod/state_log_2__RNIBHNI81\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/A  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNILBD1U1\[7\]/B  mel_mod/ack_time_set_RNILBD1U1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_116/B  brg3/cntr_dutyA7_0_I_116/Y  brg3/cntr_dutyA7_0_I_122/C  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[11\]/CLK  brg3/cntr_dutyA\[11\]/Q  brg3/cntr_dutyA7_0_I_96/B  brg3/cntr_dutyA7_0_I_96/Y  brg3/cntr_dutyA7_0_I_102/C  brg3/cntr_dutyA7_0_I_102/Y  brg3/cntr_dutyA7_0_I_105/B  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[20\]/CLK  brg3/cntr_dutyA\[20\]/Q  brg3/cntr_dutyA7_0_I_53/B  brg3/cntr_dutyA7_0_I_53/Y  brg3/cntr_dutyA7_0_I_59/C  brg3/cntr_dutyA7_0_I_59/Y  brg3/cntr_dutyA7_0_I_62/B  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA7_0_I_127/B  brg4/cntr_dutyA7_0_I_127/Y  brg4/cntr_dutyA7_0_I_133/C  brg4/cntr_dutyA7_0_I_133/Y  brg4/cntr_dutyA7_0_I_136/B  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_6__RNIIAFO9\[5\]/B  mel_mod/state_log_6__RNIIAFO9\[5\]/Y  mel_mod/state_log_6__RNIQGAVJ\[5\]/A  mel_mod/state_log_6__RNIQGAVJ\[5\]/Y  mel_mod/ack_time_set_RNIFK9OT\[5\]/B  mel_mod/ack_time_set_RNIFK9OT\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/A  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_4__RNIG23G9\[5\]/B  mel_mod/state_log_4__RNIG23G9\[5\]/Y  mel_mod/state_log_4__RNIM0IEJ\[5\]/A  mel_mod/state_log_4__RNIM0IEJ\[5\]/Y  mel_mod/counter/count_RNIQR5LT\[5\]/B  mel_mod/counter/count_RNIQR5LT\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/B  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_3__RNIFUSR9\[5\]/B  mel_mod/state_log_3__RNIFUSR9\[5\]/Y  mel_mod/state_log_2__RNIIGPTJ\[5\]/B  mel_mod/state_log_2__RNIIGPTJ\[5\]/Y  mel_mod/state_log_2__RNIBHNI81\[5\]/B  mel_mod/state_log_2__RNIBHNI81\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/A  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_0__RNICIAV9\[5\]/B  mel_mod/state_log_0__RNICIAV9\[5\]/Y  mel_mod/state_log_1__RNIE01TJ\[5\]/A  mel_mod/state_log_1__RNIE01TJ\[5\]/Y  mel_mod/state_log_8__RNIP10A71\[5\]/A  mel_mod/state_log_8__RNIP10A71\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/B  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_0__RNIAGAV9\[3\]/B  mel_mod/state_log_0__RNIAGAV9\[3\]/Y  mel_mod/state_log_1__RNIAS0TJ\[3\]/A  mel_mod/state_log_1__RNIAS0TJ\[3\]/Y  mel_mod/state_log_8__RNID06R71\[3\]/A  mel_mod/state_log_8__RNID06R71\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/B  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_2__RNITH0M9\[3\]/B  mel_mod/state_log_2__RNITH0M9\[3\]/Y  mel_mod/state_log_2__RNIGVCQJ\[3\]/A  mel_mod/state_log_2__RNIGVCQJ\[3\]/Y  mel_mod/state_log_2__RNI82L871\[3\]/B  mel_mod/state_log_2__RNI82L871\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/A  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNI7TLAE\[9\]/C  brg1/CycleCount_RNI7TLAE\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/A  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNI7UUCA\[31\]/B  hotlink/glitch_count_RNI7UUCA\[31\]/Y  hotlink/glitch_count_RNI7S88Q5\[31\]/A  hotlink/glitch_count_RNI7S88Q5\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/C  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_1__RNIDMGJ9\[5\]/B  mel_mod/state_log_1__RNIDMGJ9\[5\]/Y  mel_mod/state_log_1__RNIE01TJ\[5\]/B  mel_mod/state_log_1__RNIE01TJ\[5\]/Y  mel_mod/state_log_8__RNIP10A71\[5\]/A  mel_mod/state_log_8__RNIP10A71\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/B  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_7__RNIJELS9\[5\]/B  mel_mod/state_log_7__RNIJELS9\[5\]/Y  mel_mod/state_log_6__RNIQGAVJ\[5\]/B  mel_mod/state_log_6__RNIQGAVJ\[5\]/Y  mel_mod/ack_time_set_RNIFK9OT\[5\]/B  mel_mod/ack_time_set_RNIFK9OT\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/A  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_5__RNIH69K9\[5\]/B  mel_mod/state_log_5__RNIH69K9\[5\]/Y  mel_mod/state_log_4__RNIM0IEJ\[5\]/B  mel_mod/state_log_4__RNIM0IEJ\[5\]/Y  mel_mod/counter/count_RNIQR5LT\[5\]/B  mel_mod/counter/count_RNIQR5LT\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/B  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_8__RNIIGRG9\[3\]/B  mel_mod/state_log_8__RNIIGRG9\[3\]/Y  mel_mod/state_log_8__RNIQS2GJ\[3\]/A  mel_mod/state_log_8__RNIQS2GJ\[3\]/Y  mel_mod/state_log_8__RNID06R71\[3\]/B  mel_mod/state_log_8__RNID06R71\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/B  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_1__RNIBKGJ9\[3\]/B  mel_mod/state_log_1__RNIBKGJ9\[3\]/Y  mel_mod/state_log_1__RNIAS0TJ\[3\]/B  mel_mod/state_log_1__RNIAS0TJ\[3\]/Y  mel_mod/state_log_8__RNID06R71\[3\]/A  mel_mod/state_log_8__RNID06R71\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/B  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_7__RNIHCLS9\[3\]/B  mel_mod/state_log_7__RNIHCLS9\[3\]/Y  mel_mod/state_log_6__RNI76KTJ\[3\]/B  mel_mod/state_log_6__RNI76KTJ\[3\]/Y  mel_mod/ack_time_set_RNIQ7JMT\[3\]/B  mel_mod/ack_time_set_RNIQ7JMT\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/A  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_3__RNIUL6Q9\[3\]/B  mel_mod/state_log_3__RNIUL6Q9\[3\]/Y  mel_mod/state_log_2__RNIGVCQJ\[3\]/B  mel_mod/state_log_2__RNIGVCQJ\[3\]/Y  mel_mod/state_log_2__RNI82L871\[3\]/B  mel_mod/state_log_2__RNI82L871\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/A  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/fo_control_tx_RNI0TNBC\[2\]/A  hotlink/fo_control_tx_RNI0TNBC\[2\]/Y  hotlink/reset_cntr_RNIN4CI41\[2\]/B  hotlink/reset_cntr_RNIN4CI41\[2\]/Y  hotlink/rx_state_RNI68E392\[4\]/C  hotlink/rx_state_RNI68E392\[4\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/C  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_6/A  hotlink/un3_out_ram_rd_pt_I_6/Y  hotlink/un3_out_ram_rd_pt_I_7/A  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_21/A  hotlink/un1_out_ram_rd_pt_0_I_21/Y  hotlink/un1_out_ram_rd_pt_0_I_25/C  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[8\]/CLK  pci_target/OPB_ADDR\[8\]/Q  ad1_mod/un2_OPB_DO_4/B  ad1_mod/un2_OPB_DO_4/Y  add_dec/MEL_RE_0_a2_6_a2_2/B  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNISO2421\[30\]/B  rs485_mod/imtx_in_d_RNISO2421\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/A  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIJH6621\[28\]/B  rs485_mod/imtx_in_d_RNIJH6621\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/A  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIPIV321\[20\]/B  rs485_mod/imtx_in_d_RNIPIV321\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/A  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIB50421\[26\]/B  rs485_mod/imtx_in_d_RNIB50421\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/A  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIE80421\[27\]/B  rs485_mod/imtx_in_d_RNIE80421\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/A  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[7\]/B  coll_mod/rxbuf_rst_cnt_RNO\[7\]/Y  coll_mod/rxbuf_rst_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[1\]/B  coll_mod/rxbuf_rst_cnt_RNO\[1\]/Y  coll_mod/rxbuf_rst_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[8\]/B  coll_mod/rxbuf_rst_cnt_RNO\[8\]/Y  coll_mod/rxbuf_rst_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[9\]/B  coll_mod/rxbuf_rst_cnt_RNO\[9\]/Y  coll_mod/rxbuf_rst_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_9__RNIJK1L9\[3\]/B  mel_mod/state_log_9__RNIJK1L9\[3\]/Y  mel_mod/state_log_8__RNIQS2GJ\[3\]/B  mel_mod/state_log_8__RNIQS2GJ\[3\]/Y  mel_mod/state_log_8__RNID06R71\[3\]/B  mel_mod/state_log_8__RNID06R71\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/B  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNIAA52C\[6\]/A  hotlink/rtclk_divider_RNIAA52C\[6\]/Y  hotlink/rtclk_divider_RNIMDT841\[6\]/B  hotlink/rtclk_divider_RNIMDT841\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/B  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIOS45B\[2\]/B  rs485_mod/sp485_1_data_RNIOS45B\[2\]/Y  rs485_mod/coll_sp1_in_d_RNICEOBM\[2\]/C  rs485_mod/coll_sp1_in_d_RNICEOBM\[2\]/Y  rs485_mod/coll_sp2_in_d_RNI188B11\[2\]/C  rs485_mod/coll_sp2_in_d_RNI188B11\[2\]/Y  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/C  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/A  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO\[29\]/A  hotlink/glitch_count_RNO\[29\]/Y  hotlink/glitch_count\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[1\]/CLK  coll_mod/med_mod/u2/clkdiv\[1\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/A  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/Y  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA7_0_I_129/B  brg2/cntr_dutyA7_0_I_129/Y  brg2/cntr_dutyA7_0_I_131/C  brg2/cntr_dutyA7_0_I_131/Y  brg2/cntr_dutyA7_0_I_136/A  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA7_0_I_129/B  brg5/cntr_dutyA7_0_I_129/Y  brg5/cntr_dutyA7_0_I_131/C  brg5/cntr_dutyA7_0_I_131/Y  brg5/cntr_dutyA7_0_I_136/A  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIB0TCA\[17\]/B  hotlink/glitch_count_RNIB0TCA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/A  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIKLVIM\[9\]/B  rs485_mod/eatx_in_d_RNIKLVIM\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/B  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[11\]/CLK  brg1/cntr_dutyA\[11\]/Q  brg1/cntr_dutyA7_0_I_96/B  brg1/cntr_dutyA7_0_I_96/Y  brg1/cntr_dutyA7_0_I_102/C  brg1/cntr_dutyA7_0_I_102/Y  brg1/cntr_dutyA7_0_I_105/B  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_4__RNIVPCE9\[3\]/B  mel_mod/state_log_4__RNIVPCE9\[3\]/Y  mel_mod/state_log_4__RNIKF5BJ\[3\]/A  mel_mod/state_log_4__RNIKF5BJ\[3\]/Y  mel_mod/counter/count_RNIM8PHT\[3\]/B  mel_mod/counter/count_RNIM8PHT\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/B  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_6__RNI12PM9\[3\]/B  mel_mod/state_log_6__RNI12PM9\[3\]/Y  mel_mod/state_log_6__RNI76KTJ\[3\]/A  mel_mod/state_log_6__RNI76KTJ\[3\]/Y  mel_mod/ack_time_set_RNIQ7JMT\[3\]/B  mel_mod/ack_time_set_RNIQ7JMT\[3\]/Y  mel_mod/ack_time_set_RNIT0VR52\[3\]/A  mel_mod/ack_time_set_RNIT0VR52\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/B  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_5__RNI0UII9\[3\]/B  mel_mod/state_log_5__RNI0UII9\[3\]/Y  mel_mod/state_log_4__RNIKF5BJ\[3\]/B  mel_mod/state_log_4__RNIKF5BJ\[3\]/Y  mel_mod/counter/count_RNIM8PHT\[3\]/B  mel_mod/counter/count_RNIM8PHT\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/B  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_8__RNI5C5F9\[5\]/B  mel_mod/state_log_8__RNI5C5F9\[5\]/Y  mel_mod/state_log_8__RNI0KMCJ\[5\]/A  mel_mod/state_log_8__RNI0KMCJ\[5\]/Y  mel_mod/state_log_8__RNIP10A71\[5\]/B  mel_mod/state_log_8__RNIP10A71\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/B  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNI7TTCA\[22\]/A  hotlink/glitch_count_RNI7TTCA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_14/A  can_control/OPB_DO_1_t_0_8_0_iv_14/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/C  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_9__RNI6GBJ9\[5\]/B  mel_mod/state_log_9__RNI6GBJ9\[5\]/Y  mel_mod/state_log_8__RNI0KMCJ\[5\]/B  mel_mod/state_log_8__RNI0KMCJ\[5\]/Y  mel_mod/state_log_8__RNIP10A71\[5\]/B  mel_mod/state_log_8__RNIP10A71\[5\]/Y  mel_mod/ack_time_set_RNIUEFC52\[5\]/B  mel_mod/ack_time_set_RNIUEFC52\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/B  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI8J7QL\[28\]/B  rs485_mod/tst_spi_miso_d_RNI8J7QL\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/C  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/A  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIFVMRA\[8\]/B  rs485_mod/eatx_in_d_RNIFVMRA\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/B  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/A  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIPLMSA\[20\]/B  rs485_mod/eatx_in_d_RNIPLMSA\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/B  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/A  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI1UMSA\[28\]/B  rs485_mod/eatx_in_d_RNI1UMSA\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/B  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/A  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI0TMSA\[27\]/B  rs485_mod/eatx_in_d_RNI0TMSA\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/B  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/A  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIVRMSA\[26\]/B  rs485_mod/eatx_in_d_RNIVRMSA\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/B  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/A  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIQNNSA\[30\]/B  rs485_mod/eatx_in_d_RNIQNNSA\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/B  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/A  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/reset_cntr_RNING83C\[0\]/B  hotlink/reset_cntr_RNING83C\[0\]/Y  hotlink/reset_cntr_RNIQSV7S1\[0\]/C  hotlink/reset_cntr_RNIQSV7S1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/A  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/B  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/B  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIDEUBB\[13\]/B  brk1/clk_divider_RNIDEUBB\[13\]/Y  brk1/clk_divider_RNIC7ED02\[13\]/A  brk1/clk_divider_RNIC7ED02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/B  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/over_i_set_RNI5JDRA\[1\]/C  brg3/over_i_set_RNI5JDRA\[1\]/Y  brg3/over_i_set_RNIRS3V01\[1\]/C  brg3/over_i_set_RNIRS3V01\[1\]/Y  brg3/sample_time_set_RNIVK5LB1\[1\]/C  brg3/sample_time_set_RNIVK5LB1\[1\]/Y  brg3/CycleCount_RNITDJM02\[1\]/B  brg3/CycleCount_RNITDJM02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/C  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[30\]/A  brg1/cntr_dutyA_RNO\[30\]/Y  brg1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNIID3OD\[10\]/B  brg3/clk_divider_RNIID3OD\[10\]/Y  brg3/clk_divider_RNIE7M4O\[10\]/A  brg3/clk_divider_RNIE7M4O\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/B  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[24\]/B  brg1/dev_sp1_m\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_0/C  can_control/OPB_DO_1_t_0_6_0_iv_0/Y  can_control/OPB_DO_1_t_0_6_0_iv_1/C  can_control/OPB_DO_1_t_0_6_0_iv_1/Y  can_control/OPB_DO_1_t_0_6_0_iv_4/B  can_control/OPB_DO_1_t_0_6_0_iv_4/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/C  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/B  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/A  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[5\]/CLK  brg4/cntr_dutyA\[5\]/Q  brg4/cntr_dutyA7_0_I_118/B  brg4/cntr_dutyA7_0_I_118/Y  brg4/cntr_dutyA7_0_I_120/C  brg4/cntr_dutyA7_0_I_120/Y  brg4/cntr_dutyA7_0_I_125/A  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[10\]/CLK  brg4/cntr_dutyA\[10\]/Q  brg4/cntr_dutyA7_0_I_98/B  brg4/cntr_dutyA7_0_I_98/Y  brg4/cntr_dutyA7_0_I_100/C  brg4/cntr_dutyA7_0_I_100/Y  brg4/cntr_dutyA7_0_I_105/A  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[19\]/CLK  brg4/cntr_dutyA\[19\]/Q  brg4/cntr_dutyA7_0_I_55/B  brg4/cntr_dutyA7_0_I_55/Y  brg4/cntr_dutyA7_0_I_57/C  brg4/cntr_dutyA7_0_I_57/Y  brg4/cntr_dutyA7_0_I_62/A  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIEBMAC\[12\]/B  hotlink/refclk_divider_RNIEBMAC\[12\]/Y  hotlink/glitch_count_RNIBO7U21\[12\]/A  hotlink/glitch_count_RNIBO7U21\[12\]/Y  hotlink/glitch_count_RNIBMHPI6\[12\]/A  hotlink/glitch_count_RNIBMHPI6\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/C  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[2\]/CLK  brg3/cntr_dutyA\[2\]/Q  brg3/cntr_dutyA_RNI64HS\[2\]/B  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIQ69QL\[30\]/B  rs485_mod/tctx_in_d_RNIQ69QL\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/C  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/A  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIO27QL\[20\]/B  rs485_mod/tctx_in_d_RNIO27QL\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/C  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/A  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI4F7QL\[26\]/B  rs485_mod/tctx_in_d_RNI4F7QL\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/C  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/A  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/B  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/C  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/A  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/B  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/C  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/A  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/A  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/A  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un88_OPB_DO/C  hotlink/un88_OPB_DO/Y  hotlink/G_380_1/C  hotlink/G_380_1/Y  hotlink/G_380_9/B  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIIBM4O\[11\]/B  brg3/clk_divider_RNIIBM4O\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/B  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIQJM4O\[13\]/B  brg3/clk_divider_RNIQJM4O\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/B  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIHK4HM\[3\]/B  rs485_mod/test_pattern_RNIHK4HM\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI7FKG11\[3\]/C  rs485_mod/coll_sp2_in_d_RNI7FKG11\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/A  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[3\]/CLK  brg5/cntr_dutyC\[3\]/Q  brg5/cntr_dutyC_RNIQQL51\[3\]/B  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[3\]/CLK  brg4/cntr_dutyC\[3\]/Q  brg4/cntr_dutyC_RNIM28A1\[3\]/B  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[3\]/CLK  brg4/cntr_dutyB\[3\]/Q  brg4/cntr_dutyB_RNIIMR51\[3\]/B  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[3\]/CLK  brg3/cntr_dutyC\[3\]/Q  brg3/cntr_dutyC_RNIIAQE1\[3\]/B  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[3\]/CLK  brg2/cntr_dutyA\[3\]/Q  brg2/cntr_dutyA_RNI6QJA1\[3\]/B  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[3\]/CLK  brg2/cntr_dutyB\[3\]/Q  brg2/cntr_dutyB_RNIA60F1\[3\]/B  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO\[29\]/A  brg2/cntr_dutyC_RNO\[29\]/Y  brg2/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[0\]/A  coll_mod/rxbuf_rst_cnt_RNO\[0\]/Y  coll_mod/rxbuf_rst_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  can_control/OPB_DO_1_t_0_18_0_iv_9/B  can_control/OPB_DO_1_t_0_18_0_iv_9/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[7\]/CLK  pci_target/OPB_ADDR\[7\]/Q  ad1_mod/un2_OPB_DO_4/A  ad1_mod/un2_OPB_DO_4/Y  add_dec/MEL_RE_0_a2_6_a2_2/B  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[9\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[8\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[7\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[6\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[9\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[8\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[7\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[6\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIQIKSA\[16\]/B  brg3/sample_time_set_RNIQIKSA\[16\]/Y  brg3/CycleCount_RNIVN6RL\[16\]/C  brg3/CycleCount_RNIVN6RL\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_7/B  can_control/OPB_DO_1_t_0_14_0_iv_7/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/A  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI3JTOA\[31\]/B  brg4/CycleCount_RNI3JTOA\[31\]/Y  brg4/CycleCount_RNIA58IV\[31\]/A  brg4/CycleCount_RNIA58IV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/B  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_13/B  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI7LJT9\[15\]/B  Clocks/Clk10HzDiv_RNI7LJT9\[15\]/Y  Clocks/Clk10HzDiv_RNIJK3ET\[15\]/A  Clocks/Clk10HzDiv_RNIJK3ET\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/A  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIQ1LTA\[19\]/B  brk2/sample_time_set_RNIQ1LTA\[19\]/Y  brk2/sample_time_set_RNIQUGLL\[19\]/B  brk2/sample_time_set_RNIQUGLL\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_15/C  can_control/OPB_DO_1_t_0_11_0_iv_15/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/C  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNO\[10\]/A  coll_mod/txr_fsm_RNO\[10\]/Y  coll_mod/txr_fsm\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIJ747B\[30\]/B  brg5/CycleCount_RNIJ747B\[30\]/Y  brg5/sample_time_set_RNIMDRD01\[30\]/A  brg5/sample_time_set_RNIMDRD01\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/B  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/A  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA7_0_I_127/B  brg3/cntr_dutyA7_0_I_127/Y  brg3/cntr_dutyA7_0_I_133/C  brg3/cntr_dutyA7_0_I_133/Y  brg3/cntr_dutyA7_0_I_136/B  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO\[29\]/A  brg5/cntr_dutyC_RNO\[29\]/Y  brg5/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO\[29\]/A  brg4/cntr_dutyC_RNO\[29\]/Y  brg4/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO\[29\]/A  brg4/cntr_dutyB_RNO\[29\]/Y  brg4/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO\[29\]/A  brg3/cntr_dutyC_RNO\[29\]/Y  brg3/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNO\[29\]/A  brg2/cntr_dutyA_RNO\[29\]/Y  brg2/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO\[29\]/A  brg2/cntr_dutyB_RNO\[29\]/Y  brg2/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNO\[29\]/A  brg5/cntr_dutyA_RNO\[29\]/Y  brg5/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA7_0_I_129/B  brg4/cntr_dutyA7_0_I_129/Y  brg4/cntr_dutyA7_0_I_131/C  brg4/cntr_dutyA7_0_I_131/Y  brg4/cntr_dutyA7_0_I_136/A  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/B  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/C  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/B  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/C  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNITS2QM\[28\]/B  rs485_mod/amtx_in_d_RNITS2QM\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/C  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/B  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/C  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/B  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/C  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIRQ2QM\[27\]/B  rs485_mod/amtx_in_d_RNIRQ2QM\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/C  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIHBUBB\[19\]/B  rs485_mod/sp485_2_data_RNIHBUBB\[19\]/Y  rs485_mod/test_pattern_RNI0N5UM\[19\]/C  rs485_mod/test_pattern_RNI0N5UM\[19\]/Y  rs485_mod/imtx_in_d_RNIH8T321\[19\]/C  rs485_mod/imtx_in_d_RNIH8T321\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/A  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIGAUBB\[18\]/B  rs485_mod/sp485_2_data_RNIGAUBB\[18\]/Y  rs485_mod/test_pattern_RNIUK5UM\[18\]/C  rs485_mod/test_pattern_RNIUK5UM\[18\]/Y  rs485_mod/imtx_in_d_RNIE5T321\[18\]/C  rs485_mod/imtx_in_d_RNIE5T321\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/A  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIF9UBB\[17\]/B  rs485_mod/sp485_2_data_RNIF9UBB\[17\]/Y  rs485_mod/test_pattern_RNISI5UM\[17\]/C  rs485_mod/test_pattern_RNISI5UM\[17\]/Y  rs485_mod/imtx_in_d_RNIB2T321\[17\]/C  rs485_mod/imtx_in_d_RNIB2T321\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/A  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIE8UBB\[16\]/B  rs485_mod/sp485_2_data_RNIE8UBB\[16\]/Y  rs485_mod/test_pattern_RNIQG5UM\[16\]/C  rs485_mod/test_pattern_RNIQG5UM\[16\]/Y  rs485_mod/imtx_in_d_RNI8VS321\[16\]/C  rs485_mod/imtx_in_d_RNI8VS321\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/A  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_8/A  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIMBN3B\[25\]/B  brk1/sample_time_set_RNIMBN3B\[25\]/Y  brk1/CycleCount_RNIINAHL\[25\]/B  brk1/CycleCount_RNIINAHL\[25\]/Y  brk1/CycleCount_RNI15U7A1\[25\]/A  brk1/CycleCount_RNI15U7A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/B  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/B  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/A  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/A  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un98_OPB_DO/C  hotlink/un98_OPB_DO/Y  hotlink/G_380_9/C  hotlink/G_380_9/Y  hotlink/G_380_11/C  hotlink/G_380_11/Y  hotlink/un115_OPB_DO_3_RNI0U9RF5/B  hotlink/un115_OPB_DO_3_RNI0U9RF5/Y  hotlink/glitch_count_RNIKVHPI6\[15\]/C  hotlink/glitch_count_RNIKVHPI6\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/pci_cmd\[0\]/CLK  pci_target/pci_cmd\[0\]/Q  pci_target/pci_cmd_RNIGMK\[2\]/B  pci_target/pci_cmd_RNIGMK\[2\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/B  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/pci_cmd\[2\]/CLK  pci_target/pci_cmd\[2\]/Q  pci_target/pci_cmd_RNIGMK\[2\]/A  pci_target/pci_cmd_RNIGMK\[2\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/B  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA7_0_I_127/B  brg1/cntr_dutyA7_0_I_127/Y  brg1/cntr_dutyA7_0_I_133/C  brg1/cntr_dutyA7_0_I_133/Y  brg1/cntr_dutyA7_0_I_136/B  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_4/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_4/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM_0/C  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM_0/Y  hotlink/refclk_divider_RNI5SIBP1\[8\]/B  hotlink/refclk_divider_RNI5SIBP1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/A  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[3\]/CLK  brk2/cntr_dutyA\[3\]/Q  brk2/cntr_dutyA_RNIMABF\[3\]/B  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[3\]/CLK  brk1/cntr_dutyA\[3\]/Q  brk1/cntr_dutyA_RNIIITJ\[3\]/B  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[3\]/CLK  brg5/cntr_dutyB\[3\]/Q  brg5/cntr_dutyB_RNIME911\[3\]/B  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[3\]/CLK  brg1/cntr_dutyC\[3\]/Q  brg1/cntr_dutyC_RNIAQUN1\[3\]/B  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[3\]/CLK  brg1/cntr_dutyB\[3\]/Q  brg1/cntr_dutyB_RNI6EIJ1\[3\]/B  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIG087N/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIG087N/Y  hotlink/fo_control_tx_RNI0MN0F1\[6\]/C  hotlink/fo_control_tx_RNI0MN0F1\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/A  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO\[29\]/A  brg3/cntr_dutyA_RNO\[29\]/Y  brg3/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIH187N/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIH187N/Y  hotlink/fo_control_tx_RNI2ON0F1\[7\]/C  hotlink/fo_control_tx_RNI2ON0F1\[7\]/Y  hotlink/rtclk_divider_RNIR8L9J2\[7\]/C  hotlink/rtclk_divider_RNIR8L9J2\[7\]/Y  hotlink/glitch_count_RNIL03UT2\[7\]/C  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIUNLSA\[29\]/B  brg3/sample_time_set_RNIUNLSA\[29\]/Y  brg3/CycleCount_RNI729RL\[29\]/C  brg3/CycleCount_RNI729RL\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/B  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/A  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB/Y  hotlink/fo_control_rx_RNI873HN\[0\]/C  hotlink/fo_control_rx_RNI873HN\[0\]/Y  hotlink/fo_control_rx_RNIA670G1\[0\]/C  hotlink/fo_control_rx_RNIA670G1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/B  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  can_control/OPB_DO_1_t_0_21_0_iv_5/A  can_control/OPB_DO_1_t_0_21_0_iv_5/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/B  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/C  coll_mod/txbuf_opb_we/Y  coll_mod/tx_buf_ram/WEBUBBLEA/A  coll_mod/tx_buf_ram/WEBUBBLEA/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/BLKA  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[2\]/B  brg1/digital_in_m\[2\]/Y  can_control/control_RNIFJS5L1\[2\]/C  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/B  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNICC52C\[8\]/B  hotlink/rtclk_divider_RNICC52C\[8\]/Y  hotlink/refclk_divider_RNIFR99O\[8\]/C  hotlink/refclk_divider_RNIFR99O\[8\]/Y  hotlink/refclk_divider_RNI5SIBP1\[8\]/A  hotlink/refclk_divider_RNI5SIBP1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/A  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/B  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/B  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI7G9UA\[25\]/B  brg2/CycleCount_RNI7G9UA\[25\]/Y  brg2/sample_time_set_RNIF9GRV\[25\]/A  brg2/sample_time_set_RNIF9GRV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_4/C  can_control/OPB_DO_1_t_0_5_0_iv_4/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/B  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNO\[14\]/A  coll_mod/txr_fsm_RNO\[14\]/Y  coll_mod/txr_fsm\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNIC6Q07/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNIC6Q07/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi2/CLK  coll_mod/med_mod/u1/mdi2/Q  coll_mod/med_mod/u1/mdi2_RNIJ5F9/A  coll_mod/med_mod/u1/mdi2_RNIJ5F9/Y  coll_mod/med_mod/u1/clk1x_enable_RNO/C  coll_mod/med_mod/u1/clk1x_enable_RNO/Y  coll_mod/med_mod/u1/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI2GJT9\[10\]/B  Clocks/Clk10HzDiv_RNI2GJT9\[10\]/Y  Clocks/Clk10HzDiv_RNI453ET\[10\]/A  Clocks/Clk10HzDiv_RNI453ET\[10\]/Y  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/A  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/Y  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/A  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/C  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[5\]/CLK  brg3/cntr_dutyA\[5\]/Q  brg3/cntr_dutyA7_0_I_118/B  brg3/cntr_dutyA7_0_I_118/Y  brg3/cntr_dutyA7_0_I_120/C  brg3/cntr_dutyA7_0_I_120/Y  brg3/cntr_dutyA7_0_I_125/A  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[10\]/CLK  brg3/cntr_dutyA\[10\]/Q  brg3/cntr_dutyA7_0_I_98/B  brg3/cntr_dutyA7_0_I_98/Y  brg3/cntr_dutyA7_0_I_100/C  brg3/cntr_dutyA7_0_I_100/Y  brg3/cntr_dutyA7_0_I_105/A  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[19\]/CLK  brg3/cntr_dutyA\[19\]/Q  brg3/cntr_dutyA7_0_I_55/B  brg3/cntr_dutyA7_0_I_55/Y  brg3/cntr_dutyA7_0_I_57/C  brg3/cntr_dutyA7_0_I_57/Y  brg3/cntr_dutyA7_0_I_62/A  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_13/C  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI9952C\[5\]/B  hotlink/rtclk_divider_RNI9952C\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_25_s/B  can_control/OPB_DO_1_t_0_25_0_iv_25_s/Y  can_control/state1_RNIM3SD33/C  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_8/B  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNI0EIE\[3\]/B  coll_mod/txr_fsm_RNI0EIE\[3\]/Y  coll_mod/txr_fsm\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIMGMSA\[30\]/B  brg3/sample_time_set_RNIMGMSA\[30\]/Y  brg3/CycleCount_RNINJARL\[30\]/B  brg3/CycleCount_RNINJARL\[30\]/Y  brg3/CycleCount_RNI600UV\[30\]/A  brg3/CycleCount_RNI600UV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/A  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/A  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI500KA\[24\]/B  brg1/CycleCount_RNI500KA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/A  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIGBSA01\[13\]/B  brk1/sample_time_set_RNIGBSA01\[13\]/Y  brk1/clk_divider_RNIC7ED02\[13\]/B  brk1/clk_divider_RNIC7ED02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/B  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI4IFOM\[9\]/B  rs485_mod/tctx_in_d_RNI4IFOM\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/A  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/C  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/C  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/C  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/C  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_116/B  brg5/cntr_dutyA7_0_I_116/Y  brg5/cntr_dutyA7_0_I_122/C  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_53/B  brg5/cntr_dutyA7_0_I_53/Y  brg5/cntr_dutyA7_0_I_59/C  brg5/cntr_dutyA7_0_I_59/Y  brg5/cntr_dutyA7_0_I_62/B  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140_0/C  brg5/cntr_dutyA7_0_I_140_0/Y  brg5/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_116/B  brg2/cntr_dutyA7_0_I_116/Y  brg2/cntr_dutyA7_0_I_122/C  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_53/B  brg2/cntr_dutyA7_0_I_53/Y  brg2/cntr_dutyA7_0_I_59/C  brg2/cntr_dutyA7_0_I_59/Y  brg2/cntr_dutyA7_0_I_62/B  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140_0/C  brg2/cntr_dutyA7_0_I_140_0/Y  brg2/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg4/dev_sp2_m\[15\]/B  brg4/dev_sp2_m\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_0/C  can_control/OPB_DO_1_t_0_15_0_iv_0/Y  can_control/OPB_DO_1_t_0_15_0_iv_2/A  can_control/OPB_DO_1_t_0_15_0_iv_2/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/C  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_31/B  brg5/cntr_dutyA7_0_I_31/Y  brg5/cntr_dutyA7_0_I_37/C  brg5/cntr_dutyA7_0_I_37/Y  brg5/cntr_dutyA7_0_I_40/B  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_31/B  brg2/cntr_dutyA7_0_I_31/Y  brg2/cntr_dutyA7_0_I_37/C  brg2/cntr_dutyA7_0_I_37/Y  brg2/cntr_dutyA7_0_I_40/B  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[5\]/CLK  brg1/cntr_dutyA\[5\]/Q  brg1/cntr_dutyA7_0_I_118/B  brg1/cntr_dutyA7_0_I_118/Y  brg1/cntr_dutyA7_0_I_120/C  brg1/cntr_dutyA7_0_I_120/Y  brg1/cntr_dutyA7_0_I_125/A  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[10\]/CLK  brg1/cntr_dutyA\[10\]/Q  brg1/cntr_dutyA7_0_I_98/B  brg1/cntr_dutyA7_0_I_98/Y  brg1/cntr_dutyA7_0_I_100/C  brg1/cntr_dutyA7_0_I_100/Y  brg1/cntr_dutyA7_0_I_105/A  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[19\]/CLK  brg1/cntr_dutyA\[19\]/Q  brg1/cntr_dutyA7_0_I_55/B  brg1/cntr_dutyA7_0_I_55/Y  brg1/cntr_dutyA7_0_I_57/C  brg1/cntr_dutyA7_0_I_57/Y  brg1/cntr_dutyA7_0_I_62/A  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[1\]/CLK  coll_mod/med_mod/u2/clkdiv\[1\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u2/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[15\]/CLK  pci_target/OPB_ADDR\[15\]/Q  add_dec/CAN_RE_0_a2_4_a2_0/B  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg4/dev_sp1_m\[8\]/B  brg4/dev_sp1_m\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_0/C  can_control/OPB_DO_1_t_0_22_0_iv_0/Y  can_control/OPB_DO_1_t_0_22_0_iv_2/C  can_control/OPB_DO_1_t_0_22_0_iv_2/Y  can_control/OPB_DO_1_t_0_22_0_iv_4/C  can_control/OPB_DO_1_t_0_22_0_iv_4/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/C  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/B  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/med_en_RNO_0/B  coll_mod/med_en_RNO_0/Y  coll_mod/med_en/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_116/B  brg5/cntr_dutyA7_0_I_116/Y  brg5/cntr_dutyA7_0_I_122/C  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140_0/B  brg5/cntr_dutyA7_0_I_140_0/Y  brg5/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_116/B  brg2/cntr_dutyA7_0_I_116/Y  brg2/cntr_dutyA7_0_I_122/C  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140_0/B  brg2/cntr_dutyA7_0_I_140_0/Y  brg2/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/mdi2_RNIJ5F9/B  coll_mod/med_mod/u1/mdi2_RNIJ5F9/Y  coll_mod/med_mod/u1/clk1x_enable/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI3RCKB/A  coll_mod/un32_OPB_DO_0_a2_RNI3RCKB/Y  coll_mod/OPB_DO_1_RNI9MCNH/B  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_bytes_RNIMKBST\[6\]/C  coll_mod/txr_bytes_RNIMKBST\[6\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/C  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/tx_size_RNI66C3C\[2\]/A  hotlink/tx_size_RNI66C3C\[2\]/Y  hotlink/rx_state_RNIIQT9O\[4\]/C  hotlink/rx_state_RNIIQT9O\[4\]/Y  hotlink/rx_state_RNI68E392\[4\]/A  hotlink/rx_state_RNI68E392\[4\]/Y  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/C  hotlink/reset_cntr_rx_RNISGPFN3\[2\]/Y  hotlink/glitch_count_RNIH37424\[2\]/C  hotlink/glitch_count_RNIH37424\[2\]/Y  hotlink/glitch_count_RNIH1HVH9\[2\]/A  hotlink/glitch_count_RNIH1HVH9\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/C  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[2\]/CLK  hotlink/out_ram_rd_pt\[2\]/Q  hotlink/un3_out_ram_rd_pt_I_8/C  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIQ51EB\[3\]/B  rs485_mod/sp485_2_data_RNIQ51EB\[3\]/Y  rs485_mod/sp485_2_data_RNI9N8S11\[3\]/B  rs485_mod/sp485_2_data_RNI9N8S11\[3\]/Y  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/B  rs485_mod/coll_sp2_in_d_RNI1VSAP2\[3\]/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/B  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIR7KMA\[25\]/B  brg4/sample_time_set_RNIR7KMA\[25\]/Y  brg4/CycleCount_RNIG96IV\[25\]/B  brg4/CycleCount_RNIG96IV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/A  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA7_0_I_129/B  brg3/cntr_dutyA7_0_I_129/Y  brg3/cntr_dutyA7_0_I_131/C  brg3/cntr_dutyA7_0_I_131/Y  brg3/cntr_dutyA7_0_I_136/A  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_7/A  can_control/OPB_DO_1_t_0_18_0_iv_7/Y  can_control/OPB_DO_1_t_0_18_0_iv_9/C  can_control/OPB_DO_1_t_0_18_0_iv_9/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_11/A  hotlink/un3_out_ram_rd_pt_I_11/Y  hotlink/un3_out_ram_rd_pt_I_12/A  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_23/B  hotlink/un1_out_ram_rd_pt_0_I_23/Y  hotlink/un1_out_ram_rd_pt_0_I_28/C  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIG91RA\[1\]/B  brg1/CycleCount_RNIG91RA\[1\]/Y  brg1/CycleCount_RNIQE6PM1\[1\]/C  brg1/CycleCount_RNIQE6PM1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/B  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[2\]/CLK  brg3/cntr_dutyB\[2\]/Q  brg3/cntr_dutyB_RNI9DQV\[2\]/B  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIEK4BM\[12\]/B  rs485_mod/sp485_1_data_RNIEK4BM\[12\]/Y  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/B  rs485_mod/sp485_1_data_RNIIFMQ32\[12\]/Y  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/B  rs485_mod/amtx_in_d_RNI1SMKQ2\[12\]/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/B  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO\[30\]/A  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u1/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT pci_target/pci_cmd\[3\]/CLK  pci_target/pci_cmd\[3\]/Q  pci_target/pci_cmd_RNIMOIK_0\[3\]/C  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/A  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIP5KMA\[23\]/B  brg4/sample_time_set_RNIP5KMA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/B  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/B  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNICI4BM\[11\]/B  rs485_mod/sp485_1_data_RNICI4BM\[11\]/Y  rs485_mod/coll_sp2_in_d_RNIHJJK11\[11\]/C  rs485_mod/coll_sp2_in_d_RNIHJJK11\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/B  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA7_0_I_129/B  brg1/cntr_dutyA7_0_I_129/Y  brg1/cntr_dutyA7_0_I_131/C  brg1/cntr_dutyA7_0_I_131/Y  brg1/cntr_dutyA7_0_I_136/A  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un27_OPB_DO/C  ad2_mod/un27_OPB_DO/Y  ad2_mod/status_RNI2I4UA\[2\]/B  ad2_mod/status_RNI2I4UA\[2\]/Y  ad2_mod/data_length_RNITN3LJ\[2\]/C  ad2_mod/data_length_RNITN3LJ\[2\]/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/A  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI4EAUA\[31\]/B  brg2/CycleCount_RNI4EAUA\[31\]/Y  brg2/sample_time_set_RNI95IRV\[31\]/A  brg2/sample_time_set_RNI95IRV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_3/C  can_control/OPB_DO_1_t_0_27_iv_0_3/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/C  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI60VJA\[16\]/B  brg1/CycleCount_RNI60VJA\[16\]/Y  brg1/CycleCount_RNID46NV\[16\]/A  brg1/CycleCount_RNID46NV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_4/C  can_control/OPB_DO_1_t_0_14_0_iv_4/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/A  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNITJB3C\[1\]/B  hotlink/fo_control_rx_RNITJB3C\[1\]/Y  hotlink/fo_control_rx_RNIU0SD41\[1\]/A  hotlink/fo_control_rx_RNIU0SD41\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/B  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_3/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_3/Y  can_control/OPB_DO_1_t_0_25_0_iv_25_s/C  can_control/OPB_DO_1_t_0_25_0_iv_25_s/Y  can_control/state1_RNIM3SD33/C  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m93_0/C  mel_mod/m93_0/Y  mel_mod/m94_0/B  mel_mod/m94_0/Y  mel_mod/m96_0/A  mel_mod/m96_0/Y  mel_mod/state_log_2__RNIEL9UH1\[0\]/A  mel_mod/state_log_2__RNIEL9UH1\[0\]/Y  mel_mod/counter/count_RNIDKEBG2\[0\]/A  mel_mod/counter/count_RNIDKEBG2\[0\]/Y  mel_mod/ack_time_set_RNIRV83N4\[0\]/A  mel_mod/ack_time_set_RNIRV83N4\[0\]/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/B  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_86/B  brg5/cntr_dutyA7_0_I_86/Y  brg5/cntr_dutyA7_0_I_88/B  brg5/cntr_dutyA7_0_I_88/Y  brg5/cntr_dutyA7_0_I_95/A  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_47/B  brg5/cntr_dutyA7_0_I_47/Y  brg5/cntr_dutyA7_0_I_49/B  brg5/cntr_dutyA7_0_I_49/Y  brg5/cntr_dutyA7_0_I_52/A  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_86/B  brg2/cntr_dutyA7_0_I_86/Y  brg2/cntr_dutyA7_0_I_88/B  brg2/cntr_dutyA7_0_I_88/Y  brg2/cntr_dutyA7_0_I_95/A  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_47/B  brg2/cntr_dutyA7_0_I_47/Y  brg2/cntr_dutyA7_0_I_49/B  brg2/cntr_dutyA7_0_I_49/Y  brg2/cntr_dutyA7_0_I_52/A  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC6_0_I_116/B  brg5/cntr_dutyC6_0_I_116/Y  brg5/cntr_dutyC6_0_I_122/C  brg5/cntr_dutyC6_0_I_122/Y  brg5/cntr_dutyC6_0_I_125/B  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[11\]/CLK  brg5/cntr_dutyC\[11\]/Q  brg5/cntr_dutyC6_0_I_96/B  brg5/cntr_dutyC6_0_I_96/Y  brg5/cntr_dutyC6_0_I_102/C  brg5/cntr_dutyC6_0_I_102/Y  brg5/cntr_dutyC6_0_I_105/B  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[20\]/CLK  brg5/cntr_dutyC\[20\]/Q  brg5/cntr_dutyC6_0_I_53/B  brg5/cntr_dutyC6_0_I_53/Y  brg5/cntr_dutyC6_0_I_59/C  brg5/cntr_dutyC6_0_I_59/Y  brg5/cntr_dutyC6_0_I_62/B  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB6_0_I_116/B  brg5/cntr_dutyB6_0_I_116/Y  brg5/cntr_dutyB6_0_I_122/C  brg5/cntr_dutyB6_0_I_122/Y  brg5/cntr_dutyB6_0_I_125/B  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[11\]/CLK  brg5/cntr_dutyB\[11\]/Q  brg5/cntr_dutyB6_0_I_96/B  brg5/cntr_dutyB6_0_I_96/Y  brg5/cntr_dutyB6_0_I_102/C  brg5/cntr_dutyB6_0_I_102/Y  brg5/cntr_dutyB6_0_I_105/B  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[20\]/CLK  brg5/cntr_dutyB\[20\]/Q  brg5/cntr_dutyB6_0_I_53/B  brg5/cntr_dutyB6_0_I_53/Y  brg5/cntr_dutyB6_0_I_59/C  brg5/cntr_dutyB6_0_I_59/Y  brg5/cntr_dutyB6_0_I_62/B  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC6_0_I_116/B  brg4/cntr_dutyC6_0_I_116/Y  brg4/cntr_dutyC6_0_I_122/C  brg4/cntr_dutyC6_0_I_122/Y  brg4/cntr_dutyC6_0_I_125/B  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[11\]/CLK  brg4/cntr_dutyC\[11\]/Q  brg4/cntr_dutyC6_0_I_96/B  brg4/cntr_dutyC6_0_I_96/Y  brg4/cntr_dutyC6_0_I_102/C  brg4/cntr_dutyC6_0_I_102/Y  brg4/cntr_dutyC6_0_I_105/B  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[20\]/CLK  brg4/cntr_dutyC\[20\]/Q  brg4/cntr_dutyC6_0_I_53/B  brg4/cntr_dutyC6_0_I_53/Y  brg4/cntr_dutyC6_0_I_59/C  brg4/cntr_dutyC6_0_I_59/Y  brg4/cntr_dutyC6_0_I_62/B  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB6_0_I_116/B  brg4/cntr_dutyB6_0_I_116/Y  brg4/cntr_dutyB6_0_I_122/C  brg4/cntr_dutyB6_0_I_122/Y  brg4/cntr_dutyB6_0_I_125/B  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[11\]/CLK  brg4/cntr_dutyB\[11\]/Q  brg4/cntr_dutyB6_0_I_96/B  brg4/cntr_dutyB6_0_I_96/Y  brg4/cntr_dutyB6_0_I_102/C  brg4/cntr_dutyB6_0_I_102/Y  brg4/cntr_dutyB6_0_I_105/B  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[20\]/CLK  brg4/cntr_dutyB\[20\]/Q  brg4/cntr_dutyB6_0_I_53/B  brg4/cntr_dutyB6_0_I_53/Y  brg4/cntr_dutyB6_0_I_59/C  brg4/cntr_dutyB6_0_I_59/Y  brg4/cntr_dutyB6_0_I_62/B  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC6_0_I_116/B  brg3/cntr_dutyC6_0_I_116/Y  brg3/cntr_dutyC6_0_I_122/C  brg3/cntr_dutyC6_0_I_122/Y  brg3/cntr_dutyC6_0_I_125/B  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[11\]/CLK  brg3/cntr_dutyC\[11\]/Q  brg3/cntr_dutyC6_0_I_96/B  brg3/cntr_dutyC6_0_I_96/Y  brg3/cntr_dutyC6_0_I_102/C  brg3/cntr_dutyC6_0_I_102/Y  brg3/cntr_dutyC6_0_I_105/B  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[20\]/CLK  brg3/cntr_dutyC\[20\]/Q  brg3/cntr_dutyC6_0_I_53/B  brg3/cntr_dutyC6_0_I_53/Y  brg3/cntr_dutyC6_0_I_59/C  brg3/cntr_dutyC6_0_I_59/Y  brg3/cntr_dutyC6_0_I_62/B  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB6_0_I_116/B  brg2/cntr_dutyB6_0_I_116/Y  brg2/cntr_dutyB6_0_I_122/C  brg2/cntr_dutyB6_0_I_122/Y  brg2/cntr_dutyB6_0_I_125/B  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[11\]/CLK  brg2/cntr_dutyB\[11\]/Q  brg2/cntr_dutyB6_0_I_96/B  brg2/cntr_dutyB6_0_I_96/Y  brg2/cntr_dutyB6_0_I_102/C  brg2/cntr_dutyB6_0_I_102/Y  brg2/cntr_dutyB6_0_I_105/B  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[20\]/CLK  brg2/cntr_dutyB\[20\]/Q  brg2/cntr_dutyB6_0_I_53/B  brg2/cntr_dutyB6_0_I_53/Y  brg2/cntr_dutyB6_0_I_59/C  brg2/cntr_dutyB6_0_I_59/Y  brg2/cntr_dutyB6_0_I_62/B  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_0/B  can_control/OPB_DO_1_t_0_20_0_iv_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_2/C  can_control/OPB_DO_1_t_0_20_0_iv_2/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/C  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/C  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[21\]/CLK  pci_target/OPB_ADDR\[21\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/A  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/m63_0/B  mel_mod/m63_0/Y  mel_mod/m65_0/A  mel_mod/m65_0/Y  mel_mod/m67_0/A  mel_mod/m67_0/Y  mel_mod/state_log_2__RNILUCVH1\[1\]/A  mel_mod/state_log_2__RNILUCVH1\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/A  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIR6JMA\[16\]/B  brg4/sample_time_set_RNIR6JMA\[16\]/Y  brg4/CycleCount_RNIG74IV\[16\]/B  brg4/CycleCount_RNIG74IV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_6/C  can_control/OPB_DO_1_t_0_14_0_iv_6/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/B  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNINQ4HM\[6\]/B  rs485_mod/test_pattern_RNINQ4HM\[6\]/Y  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/A  rs485_mod/coll_sp2_in_d_RNI2PTC32\[6\]/Y  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/C  rs485_mod/tst_spi_miso_d_RNIPNTAP2\[6\]/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/B  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIBCUBB\[11\]/B  brk1/clk_divider_RNIBCUBB\[11\]/Y  brk1/over_i_set_RNILHQMB1\[11\]/C  brk1/over_i_set_RNILHQMB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI610KA\[25\]/B  brg1/CycleCount_RNI610KA\[25\]/Y  brg1/CycleCount_RNID68NV\[25\]/A  brg1/CycleCount_RNID68NV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_5/C  can_control/OPB_DO_1_t_0_5_0_iv_5/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/A  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[6\]/CLK  hotlink/out_ram_rd_pt\[6\]/Q  hotlink/un3_out_ram_rd_pt_I_19/C  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_116/B  brg4/cntr_dutyA7_0_I_116/Y  brg4/cntr_dutyA7_0_I_122/C  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_116/B  brg4/cntr_dutyA7_0_I_116/Y  brg4/cntr_dutyA7_0_I_122/C  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[0\]/B  coll_mod/med_mod/u1/clkdiv_RNO\[0\]/Y  coll_mod/med_mod/u1/clkdiv\[0\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/med_we_RNO_0/C  coll_mod/med_we_RNO_0/Y  coll_mod/med_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_31/B  brg4/cntr_dutyA7_0_I_31/Y  brg4/cntr_dutyA7_0_I_37/C  brg4/cntr_dutyA7_0_I_37/Y  brg4/cntr_dutyA7_0_I_40/B  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[6\]/CLK  hotlink/out_ram_rd_pt\[6\]/Q  hotlink/un3_out_ram_rd_pt_I_17/B  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_2__RNIFRMN9\[6\]/B  mel_mod/state_log_2__RNIFRMN9\[6\]/Y  mel_mod/state_log_2__RNIKIPTJ\[6\]/A  mel_mod/state_log_2__RNIKIPTJ\[6\]/Y  mel_mod/state_log_2__RNI6M8281\[6\]/B  mel_mod/state_log_2__RNI6M8281\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/A  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNI3B9QA\[7\]/B  brk2/over_i_set_RNI3B9QA\[7\]/Y  brk2/CycleCount_RNICE8A01\[7\]/B  brk2/CycleCount_RNICE8A01\[7\]/Y  brk2/clk_divider_RNIS0T402\[7\]/B  brk2/clk_divider_RNIS0T402\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/C  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_0__RNIDJAV9\[6\]/B  mel_mod/state_log_0__RNIDJAV9\[6\]/Y  mel_mod/state_log_1__RNIG21TJ\[6\]/A  mel_mod/state_log_1__RNIG21TJ\[6\]/Y  mel_mod/state_log_8__RNIQF9S71\[6\]/A  mel_mod/state_log_8__RNIQF9S71\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/B  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_6__RNIJBFO9\[6\]/B  mel_mod/state_log_6__RNIJBFO9\[6\]/Y  mel_mod/state_log_6__RNISIAVJ\[6\]/A  mel_mod/state_log_6__RNISIAVJ\[6\]/Y  mel_mod/ack_time_set_RNIHK67U\[6\]/B  mel_mod/ack_time_set_RNIHK67U\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/A  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_4__RNIH33G9\[6\]/B  mel_mod/state_log_4__RNIH33G9\[6\]/Y  mel_mod/state_log_4__RNIO2IEJ\[6\]/A  mel_mod/state_log_4__RNIO2IEJ\[6\]/Y  mel_mod/counter/count_RNISR24U\[6\]/B  mel_mod/counter/count_RNISR24U\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/B  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_3__RNIGVSR9\[6\]/B  mel_mod/state_log_3__RNIGVSR9\[6\]/Y  mel_mod/state_log_2__RNIKIPTJ\[6\]/B  mel_mod/state_log_2__RNIKIPTJ\[6\]/Y  mel_mod/state_log_2__RNI6M8281\[6\]/B  mel_mod/state_log_2__RNI6M8281\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/A  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/CycleCount_RNIBR11E\[9\]/C  brg2/CycleCount_RNIBR11E\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/A  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_11/B  can_control/OPB_DO_1_t_0_12_0_iv_11/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/A  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNINR45B\[1\]/B  rs485_mod/sp485_1_data_RNINR45B\[1\]/Y  rs485_mod/sp485_1_data_RNIU48B11\[1\]/B  rs485_mod/sp485_1_data_RNIU48B11\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/B  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_8__RNILJRG9\[6\]/B  mel_mod/state_log_8__RNILJRG9\[6\]/Y  mel_mod/state_log_8__RNI033GJ\[6\]/A  mel_mod/state_log_8__RNI033GJ\[6\]/Y  mel_mod/state_log_8__RNIQF9S71\[6\]/B  mel_mod/state_log_8__RNIQF9S71\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/B  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_1__RNIENGJ9\[6\]/B  mel_mod/state_log_1__RNIENGJ9\[6\]/Y  mel_mod/state_log_1__RNIG21TJ\[6\]/B  mel_mod/state_log_1__RNIG21TJ\[6\]/Y  mel_mod/state_log_8__RNIQF9S71\[6\]/A  mel_mod/state_log_8__RNIQF9S71\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/B  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_7__RNIKFLS9\[6\]/B  mel_mod/state_log_7__RNIKFLS9\[6\]/Y  mel_mod/state_log_6__RNISIAVJ\[6\]/B  mel_mod/state_log_6__RNISIAVJ\[6\]/Y  mel_mod/ack_time_set_RNIHK67U\[6\]/B  mel_mod/ack_time_set_RNIHK67U\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/A  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_5__RNII79K9\[6\]/B  mel_mod/state_log_5__RNII79K9\[6\]/Y  mel_mod/state_log_4__RNIO2IEJ\[6\]/B  mel_mod/state_log_4__RNIO2IEJ\[6\]/Y  mel_mod/counter/count_RNISR24U\[6\]/B  mel_mod/counter/count_RNISR24U\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/B  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u1/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u2/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT pci_target/pci_cmd\[1\]/CLK  pci_target/pci_cmd\[1\]/Q  pci_target/pci_cmd_RNIGUB1\[1\]/B  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[2\]/CLK  hotlink/out_ram_rd_pt\[2\]/Q  hotlink/un3_out_ram_rd_pt_I_7/B  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_21/A  hotlink/un1_out_ram_rd_pt_0_I_21/Y  hotlink/un1_out_ram_rd_pt_0_I_25/C  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m34/B  mel_mod/m34/Y  mel_mod/m36/A  mel_mod/m36/Y  mel_mod/m38_0/A  mel_mod/m38_0/Y  mel_mod/state_log_2__RNITN0SH1\[2\]/A  mel_mod/state_log_2__RNITN0SH1\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/A  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_9__RNIMN1L9\[6\]/B  mel_mod/state_log_9__RNIMN1L9\[6\]/Y  mel_mod/state_log_8__RNI033GJ\[6\]/B  mel_mod/state_log_8__RNI033GJ\[6\]/Y  mel_mod/state_log_8__RNIQF9S71\[6\]/B  mel_mod/state_log_8__RNIQF9S71\[6\]/Y  mel_mod/ack_time_set_RNI1TLD62\[6\]/B  mel_mod/ack_time_set_RNI1TLD62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/B  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_5/B  hotlink/un3_out_ram_rd_pt_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_24/B  hotlink/un1_out_ram_rd_pt_0_I_24/Y  hotlink/un1_out_ram_rd_pt_0_I_29/A  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIKTMTA\[31\]/B  brk2/sample_time_set_RNIKTMTA\[31\]/Y  brk2/sample_time_set_RNIEMKLL\[31\]/B  brk2/sample_time_set_RNIEMKLL\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/A  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg4/dev_sp2_m\[11\]/B  brg4/dev_sp2_m\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_0/C  can_control/OPB_DO_1_t_0_19_0_iv_0/Y  can_control/OPB_DO_1_t_0_19_0_iv_2/C  can_control/OPB_DO_1_t_0_19_0_iv_2/Y  can_control/OPB_DO_1_t_0_19_0_iv_4/C  can_control/OPB_DO_1_t_0_19_0_iv_4/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/C  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/B  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[3\]/CLK  hotlink/glitch_count\[3\]/Q  hotlink/glitch_count_RNIE42B1\[3\]/B  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIOQ5EB\[1\]/B  rs485_mod/test_pattern_RNIOQ5EB\[1\]/Y  rs485_mod/test_pattern_RNI8RQ321\[1\]/A  rs485_mod/test_pattern_RNI8RQ321\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/A  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNI036EB\[9\]/B  rs485_mod/test_pattern_RNI036EB\[9\]/Y  rs485_mod/sp485_1_data_RNIVBVQ11\[9\]/A  rs485_mod/sp485_1_data_RNIVBVQ11\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/A  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg1/dev_sp2_m\[2\]/B  brg1/dev_sp2_m\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_4/B  can_control/OPB_DO_1_t_0_28_iv_4/Y  can_control/OPB_DO_1_t_0_28_iv_7/C  can_control/OPB_DO_1_t_0_28_iv_7/Y  can_control/control_RNIU5UUM5\[2\]/B  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNI52RMB1\[15\]/B  brk1/clk_divider_RNI52RMB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/A  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI5E9UA\[23\]/B  brg2/CycleCount_RNI5E9UA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/C  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/B  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNI2ON9B\[9\]/A  brk1/clk_divider_RNI2ON9B\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_25/C  can_control/OPB_DO_1_t_0_21_0_iv_25/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/A  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIP7IDA\[13\]/B  brk1/CycleCount_RNIP7IDA\[13\]/Y  brk1/over_i_set_RNI8C0TK\[13\]/C  brk1/over_i_set_RNI8C0TK\[13\]/Y  brk1/sample_time_set_RNIGBSA01\[13\]/C  brk1/sample_time_set_RNIGBSA01\[13\]/Y  brk1/clk_divider_RNIC7ED02\[13\]/B  brk1/clk_divider_RNIC7ED02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/B  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_116/B  brg1/cntr_dutyA7_0_I_116/Y  brg1/cntr_dutyA7_0_I_122/C  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_116/B  brg1/cntr_dutyA7_0_I_116/Y  brg1/cntr_dutyA7_0_I_122/C  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_0/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_0/Y  hotlink/reset_cntr_RNI32OS31\[1\]/A  hotlink/reset_cntr_RNI32OS31\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/A  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA7_0_I_117/A  brg5/cntr_dutyA7_0_I_117/Y  brg5/cntr_dutyA7_0_I_121/C  brg5/cntr_dutyA7_0_I_121/Y  brg5/cntr_dutyA7_0_I_125/C  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[12\]/CLK  brg5/cntr_dutyA\[12\]/Q  brg5/cntr_dutyA7_0_I_97/A  brg5/cntr_dutyA7_0_I_97/Y  brg5/cntr_dutyA7_0_I_101/C  brg5/cntr_dutyA7_0_I_101/Y  brg5/cntr_dutyA7_0_I_105/C  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[21\]/CLK  brg5/cntr_dutyA\[21\]/Q  brg5/cntr_dutyA7_0_I_54/A  brg5/cntr_dutyA7_0_I_54/Y  brg5/cntr_dutyA7_0_I_58/C  brg5/cntr_dutyA7_0_I_58/Y  brg5/cntr_dutyA7_0_I_62/C  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA7_0_I_117/A  brg2/cntr_dutyA7_0_I_117/Y  brg2/cntr_dutyA7_0_I_121/C  brg2/cntr_dutyA7_0_I_121/Y  brg2/cntr_dutyA7_0_I_125/C  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[12\]/CLK  brg2/cntr_dutyA\[12\]/Q  brg2/cntr_dutyA7_0_I_97/A  brg2/cntr_dutyA7_0_I_97/Y  brg2/cntr_dutyA7_0_I_101/C  brg2/cntr_dutyA7_0_I_101/Y  brg2/cntr_dutyA7_0_I_105/C  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[21\]/CLK  brg2/cntr_dutyA\[21\]/Q  brg2/cntr_dutyA7_0_I_54/A  brg2/cntr_dutyA7_0_I_54/Y  brg2/cntr_dutyA7_0_I_58/C  brg2/cntr_dutyA7_0_I_58/Y  brg2/cntr_dutyA7_0_I_62/C  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB6_0_I_116/B  brg3/cntr_dutyB6_0_I_116/Y  brg3/cntr_dutyB6_0_I_122/C  brg3/cntr_dutyB6_0_I_122/Y  brg3/cntr_dutyB6_0_I_125/B  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[11\]/CLK  brg3/cntr_dutyB\[11\]/Q  brg3/cntr_dutyB6_0_I_96/B  brg3/cntr_dutyB6_0_I_96/Y  brg3/cntr_dutyB6_0_I_102/C  brg3/cntr_dutyB6_0_I_102/Y  brg3/cntr_dutyB6_0_I_105/B  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[20\]/CLK  brg3/cntr_dutyB\[20\]/Q  brg3/cntr_dutyB6_0_I_53/B  brg3/cntr_dutyB6_0_I_53/Y  brg3/cntr_dutyB6_0_I_59/C  brg3/cntr_dutyB6_0_I_59/Y  brg3/cntr_dutyB6_0_I_62/B  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB6_0_I_116/B  brg1/cntr_dutyB6_0_I_116/Y  brg1/cntr_dutyB6_0_I_122/C  brg1/cntr_dutyB6_0_I_122/Y  brg1/cntr_dutyB6_0_I_125/B  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[11\]/CLK  brg1/cntr_dutyB\[11\]/Q  brg1/cntr_dutyB6_0_I_96/B  brg1/cntr_dutyB6_0_I_96/Y  brg1/cntr_dutyB6_0_I_102/C  brg1/cntr_dutyB6_0_I_102/Y  brg1/cntr_dutyB6_0_I_105/B  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[20\]/CLK  brg1/cntr_dutyB\[20\]/Q  brg1/cntr_dutyB6_0_I_53/B  brg1/cntr_dutyB6_0_I_53/Y  brg1/cntr_dutyB6_0_I_59/C  brg1/cntr_dutyB6_0_I_59/Y  brg1/cntr_dutyB6_0_I_62/B  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIOLDKA\[5\]/B  hotlink/glitch_count_RNIOLDKA\[5\]/Y  can_control/state1_RNI3T7H57/C  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C5_RNI1CK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C5_RNI1CK37/Y  can_control/OPB_DO_1_t_0_25_0_iv_8/C  can_control/OPB_DO_1_t_0_25_0_iv_8/Y  can_control/OPB_DO_1_t_0_25_0_iv_10/C  can_control/OPB_DO_1_t_0_25_0_iv_10/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[2\]/CLK  brg2/cntr_dutyA\[2\]/Q  brg2/cntr_dutyA7_0_I_128/A  brg2/cntr_dutyA7_0_I_128/Y  brg2/cntr_dutyA7_0_I_132/C  brg2/cntr_dutyA7_0_I_132/Y  brg2/cntr_dutyA7_0_I_136/C  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[2\]/CLK  brg5/cntr_dutyA\[2\]/Q  brg5/cntr_dutyA7_0_I_128/A  brg5/cntr_dutyA7_0_I_128/Y  brg5/cntr_dutyA7_0_I_132/C  brg5/cntr_dutyA7_0_I_132/Y  brg5/cntr_dutyA7_0_I_136/C  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNI0C47C\[5\]/B  hotlink/refclk_divider_RNI0C47C\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/C  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[21\]/CLK  brg4/cntr_dutyA\[21\]/Q  brg4/cntr_dutyA7_0_I_54/A  brg4/cntr_dutyA7_0_I_54/Y  brg4/cntr_dutyA7_0_I_58/C  brg4/cntr_dutyA7_0_I_58/Y  brg4/cntr_dutyA7_0_I_62/C  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIUHM9E\[10\]/B  brg2/sample_time_set_RNIUHM9E\[10\]/Y  brg2/sample_time_set_RNIAI6QO\[10\]/A  brg2/sample_time_set_RNIAI6QO\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/C  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/Y  coll_mod/med_mod/u2/clkdiv\[0\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/B  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  can_control/OPB_DO_1_t_0_27_iv_s/B  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIQFCND\[10\]/B  brg1/CycleCount_RNIQFCND\[10\]/Y  brg1/CycleCount_RNI6GS7O\[10\]/A  brg1/CycleCount_RNI6GS7O\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/A  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI3DAUA\[30\]/B  brg2/CycleCount_RNI3DAUA\[30\]/Y  brg2/sample_time_set_RNI73IRV\[30\]/A  brg2/sample_time_set_RNI73IRV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_3/C  can_control/OPB_DO_1_t_0_0_0_iv_3/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/C  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_7/C  can_control/OPB_DO_1_t_0_0_0_iv_7/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIUNDAD\[12\]/C  brg4/CycleCount_RNIUNDAD\[12\]/Y  brg4/CycleCount_RNIQH0NN\[12\]/A  brg4/CycleCount_RNIQH0NN\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_7/C  can_control/OPB_DO_1_t_0_18_0_iv_7/Y  can_control/OPB_DO_1_t_0_18_0_iv_9/C  can_control/OPB_DO_1_t_0_18_0_iv_9/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/A  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/A  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/A  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_86/B  brg4/cntr_dutyA7_0_I_86/Y  brg4/cntr_dutyA7_0_I_88/B  brg4/cntr_dutyA7_0_I_88/Y  brg4/cntr_dutyA7_0_I_95/A  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_47/B  brg4/cntr_dutyA7_0_I_47/Y  brg4/cntr_dutyA7_0_I_49/B  brg4/cntr_dutyA7_0_I_49/Y  brg4/cntr_dutyA7_0_I_52/A  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNID4KDA\[7\]/B  brk2/CycleCount_RNID4KDA\[7\]/Y  brk2/CycleCount_RNICE8A01\[7\]/A  brk2/CycleCount_RNICE8A01\[7\]/Y  brk2/clk_divider_RNIS0T402\[7\]/B  brk2/clk_divider_RNIS0T402\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/C  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIQU45B\[4\]/B  rs485_mod/sp485_1_data_RNIQU45B\[4\]/Y  rs485_mod/sp485_1_data_RNI7E8B11\[4\]/B  rs485_mod/sp485_1_data_RNI7E8B11\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/B  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNISI5UM\[17\]/B  rs485_mod/test_pattern_RNISI5UM\[17\]/Y  rs485_mod/imtx_in_d_RNIB2T321\[17\]/C  rs485_mod/imtx_in_d_RNIB2T321\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/A  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIQG5UM\[16\]/B  rs485_mod/test_pattern_RNIQG5UM\[16\]/Y  rs485_mod/imtx_in_d_RNI8VS321\[16\]/C  rs485_mod/imtx_in_d_RNI8VS321\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/A  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI0N5UM\[19\]/B  rs485_mod/test_pattern_RNI0N5UM\[19\]/Y  rs485_mod/imtx_in_d_RNIH8T321\[19\]/C  rs485_mod/imtx_in_d_RNIH8T321\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/A  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIUK5UM\[18\]/B  rs485_mod/test_pattern_RNIUK5UM\[18\]/Y  rs485_mod/imtx_in_d_RNIE5T321\[18\]/C  rs485_mod/imtx_in_d_RNIE5T321\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/A  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[5\]/CLK  coll_mod/txr_fsm\[5\]/Q  coll_mod/txr_fsm_RNO\[6\]/B  coll_mod/txr_fsm_RNO\[6\]/Y  coll_mod/txr_fsm\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNIJA5I\[1\]/B  ad2_mod/state_RNIJA5I\[1\]/Y  ad2_mod/control_0_RNITFDP\[1\]/A  ad2_mod/control_0_RNITFDP\[1\]/Y  ad2_mod/state_RNIBMFP3\[2\]/C  ad2_mod/state_RNIBMFP3\[2\]/Y  ad2_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/CNTL_FPGA0_c_m/B  brg4/CNTL_FPGA0_c_m/Y  can_control/OPB_DO_1_t_0_15_0_iv_2/B  can_control/OPB_DO_1_t_0_15_0_iv_2/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/C  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIRT5EB\[4\]/B  rs485_mod/test_pattern_RNIRT5EB\[4\]/Y  rs485_mod/test_pattern_RNIH4R321\[4\]/A  rs485_mod/test_pattern_RNIH4R321\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/A  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[3\]/CLK  brg5/cntr_dutyA\[3\]/Q  brg5/cntr_dutyA_RNII2TS\[3\]/B  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNI89JUA\[28\]/B  brg3/CycleCount_RNI89JUA\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_9/C  can_control/OPB_DO_1_t_0_2_0_iv_9/Y  can_control/OPB_DO_1_t_0_2_0_iv_12/C  can_control/OPB_DO_1_t_0_2_0_iv_12/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/A  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB6_0_I_127/B  brg4/cntr_dutyB6_0_I_127/Y  brg4/cntr_dutyB6_0_I_133/C  brg4/cntr_dutyB6_0_I_133/Y  brg4/cntr_dutyB6_0_I_136/B  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB6_0_I_127/B  brg2/cntr_dutyB6_0_I_127/Y  brg2/cntr_dutyB6_0_I_133/C  brg2/cntr_dutyB6_0_I_133/Y  brg2/cntr_dutyB6_0_I_136/B  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[1\]/CLK  brg5/cntr_dutyC\[1\]/Q  brg5/cntr_dutyC6_0_I_127/B  brg5/cntr_dutyC6_0_I_127/Y  brg5/cntr_dutyC6_0_I_133/C  brg5/cntr_dutyC6_0_I_133/Y  brg5/cntr_dutyC6_0_I_136/B  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[1\]/CLK  brg4/cntr_dutyC\[1\]/Q  brg4/cntr_dutyC6_0_I_127/B  brg4/cntr_dutyC6_0_I_127/Y  brg4/cntr_dutyC6_0_I_133/C  brg4/cntr_dutyC6_0_I_133/Y  brg4/cntr_dutyC6_0_I_136/B  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[1\]/CLK  brg3/cntr_dutyC\[1\]/Q  brg3/cntr_dutyC6_0_I_127/B  brg3/cntr_dutyC6_0_I_127/Y  brg3/cntr_dutyC6_0_I_133/C  brg3/cntr_dutyC6_0_I_133/Y  brg3/cntr_dutyC6_0_I_136/B  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[1\]/CLK  brg5/cntr_dutyB\[1\]/Q  brg5/cntr_dutyB6_0_I_127/B  brg5/cntr_dutyB6_0_I_127/Y  brg5/cntr_dutyB6_0_I_133/C  brg5/cntr_dutyB6_0_I_133/Y  brg5/cntr_dutyB6_0_I_136/B  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[3\]/CLK  brg4/cntr_dutyA\[3\]/Q  brg4/cntr_dutyA_RNIEAF11\[3\]/B  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[3\]/CLK  brg2/cntr_dutyC\[3\]/Q  brg2/cntr_dutyC_RNIEICJ1\[3\]/B  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/B  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_9/C  can_control/OPB_DO_1_t_0_13_0_iv_9/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/B  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIHIEKB\[28\]/B  rs485_mod/test_pattern_RNIHIEKB\[28\]/Y  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/C  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/Y  rs485_mod/imtx_in_d_RNIJH6621\[28\]/C  rs485_mod/imtx_in_d_RNIJH6621\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/A  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIA4EAD\[15\]/C  brg4/CycleCount_RNIA4EAD\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/B  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/A  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/control_0_RNIBC0GQ2\[1\]/C  ad1_mod/control_0_RNIBC0GQ2\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/A  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNISKKSA\[18\]/B  brg3/sample_time_set_RNISKKSA\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_9/B  can_control/OPB_DO_1_t_0_12_0_iv_9/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/C  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/B  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_120/B  brg5/cntr_dutyA7_0_I_120/Y  brg5/cntr_dutyA7_0_I_125/A  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[11\]/CLK  brg5/cntr_dutyA\[11\]/Q  brg5/cntr_dutyA7_0_I_100/B  brg5/cntr_dutyA7_0_I_100/Y  brg5/cntr_dutyA7_0_I_105/A  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_57/B  brg5/cntr_dutyA7_0_I_57/Y  brg5/cntr_dutyA7_0_I_62/A  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_120/B  brg2/cntr_dutyA7_0_I_120/Y  brg2/cntr_dutyA7_0_I_125/A  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[11\]/CLK  brg2/cntr_dutyA\[11\]/Q  brg2/cntr_dutyA7_0_I_100/B  brg2/cntr_dutyA7_0_I_100/Y  brg2/cntr_dutyA7_0_I_105/A  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_57/B  brg2/cntr_dutyA7_0_I_57/Y  brg2/cntr_dutyA7_0_I_62/A  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  can_control/OPB_DO_1_t_0_28_iv_17/B  can_control/OPB_DO_1_t_0_28_iv_17/Y  can_control/OPB_DO_1_t_0_28_iv_20/C  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIMULTA\[24\]/B  brk2/sample_time_set_RNIMULTA\[24\]/Y  brk2/sample_time_set_RNIIOILL\[24\]/B  brk2/sample_time_set_RNIIOILL\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/A  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNILTLTA\[23\]/B  brk2/sample_time_set_RNILTLTA\[23\]/Y  brk2/sample_time_set_RNIGMILL\[23\]/B  brk2/sample_time_set_RNIGMILL\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/A  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC6_0_I_116/B  brg2/cntr_dutyC6_0_I_116/Y  brg2/cntr_dutyC6_0_I_122/C  brg2/cntr_dutyC6_0_I_122/Y  brg2/cntr_dutyC6_0_I_125/B  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[11\]/CLK  brg2/cntr_dutyC\[11\]/Q  brg2/cntr_dutyC6_0_I_96/B  brg2/cntr_dutyC6_0_I_96/Y  brg2/cntr_dutyC6_0_I_102/C  brg2/cntr_dutyC6_0_I_102/Y  brg2/cntr_dutyC6_0_I_105/B  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[20\]/CLK  brg2/cntr_dutyC\[20\]/Q  brg2/cntr_dutyC6_0_I_53/B  brg2/cntr_dutyC6_0_I_53/Y  brg2/cntr_dutyC6_0_I_59/C  brg2/cntr_dutyC6_0_I_59/Y  brg2/cntr_dutyC6_0_I_62/B  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m12_0/A  Clocks/m12_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIQNJ6B\[8\]/B  rs485_mod/coll_sp1_in_d_RNIQNJ6B\[8\]/Y  rs485_mod/sp485_1_data_RNIJQ8B11\[8\]/A  rs485_mod/sp485_1_data_RNIJQ8B11\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/B  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI4PB4B\[20\]/B  rs485_mod/coll_sp1_in_d_RNI4PB4B\[20\]/Y  rs485_mod/sp485_1_data_RNIHMMK11\[20\]/A  rs485_mod/sp485_1_data_RNIHMMK11\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/B  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIAVB4B\[26\]/B  rs485_mod/coll_sp1_in_d_RNIAVB4B\[26\]/Y  rs485_mod/sp485_1_data_RNI39NK11\[26\]/A  rs485_mod/sp485_1_data_RNI39NK11\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/B  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_116/B  brg3/cntr_dutyA7_0_I_116/Y  brg3/cntr_dutyA7_0_I_122/C  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_116/B  brg3/cntr_dutyA7_0_I_116/Y  brg3/cntr_dutyA7_0_I_122/C  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[27\]/CLK  brg5/cntr_dutyA\[27\]/Q  brg5/cntr_dutyA7_0_I_33/B  brg5/cntr_dutyA7_0_I_33/Y  brg5/cntr_dutyA7_0_I_35/C  brg5/cntr_dutyA7_0_I_35/Y  brg5/cntr_dutyA7_0_I_40/A  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[27\]/CLK  brg2/cntr_dutyA\[27\]/Q  brg2/cntr_dutyA7_0_I_33/B  brg2/cntr_dutyA7_0_I_33/Y  brg2/cntr_dutyA7_0_I_35/C  brg2/cntr_dutyA7_0_I_35/Y  brg2/cntr_dutyA7_0_I_40/A  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_31/B  brg3/cntr_dutyA7_0_I_31/Y  brg3/cntr_dutyA7_0_I_37/C  brg3/cntr_dutyA7_0_I_37/Y  brg3/cntr_dutyA7_0_I_40/B  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/A  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/A  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNI2R2UJ1\[13\]/B  mel_mod/counter/count_RNI2R2UJ1\[13\]/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/A  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNI0P2UJ1\[12\]/B  mel_mod/counter/count_RNI0P2UJ1\[12\]/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/A  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNIUM2UJ1\[11\]/B  mel_mod/counter/count_RNIUM2UJ1\[11\]/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/A  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIJSMTA\[30\]/B  brk2/sample_time_set_RNIJSMTA\[30\]/Y  brk2/sample_time_set_RNICKKLL\[30\]/B  brk2/sample_time_set_RNICKKLL\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_7/A  can_control/OPB_DO_1_t_0_0_0_iv_7/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[9\]/B  brg1/digital_in_m\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/B  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIOB37B\[26\]/B  brg5/CycleCount_RNIOB37B\[26\]/Y  brg5/sample_time_set_RNI0MPD01\[26\]/A  brg5/sample_time_set_RNI0MPD01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_11/C  can_control/OPB_DO_1_t_0_4_0_iv_11/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/B  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/txr_fsm_RNI1FIE\[4\]/B  coll_mod/txr_fsm_RNI1FIE\[4\]/Y  coll_mod/txr_fsm\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNII537B\[20\]/B  brg5/CycleCount_RNII537B\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/C  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/B  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIAE0TK\[14\]/B  brk1/over_i_set_RNIAE0TK\[14\]/Y  brk1/sample_time_set_RNIJESA01\[14\]/C  brk1/sample_time_set_RNIJESA01\[14\]/Y  brk1/clk_divider_RNIGBED02\[14\]/B  brk1/clk_divider_RNIGBED02\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/C  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC6_0_I_116/B  brg1/cntr_dutyC6_0_I_116/Y  brg1/cntr_dutyC6_0_I_122/C  brg1/cntr_dutyC6_0_I_122/Y  brg1/cntr_dutyC6_0_I_125/B  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[11\]/CLK  brg1/cntr_dutyC\[11\]/Q  brg1/cntr_dutyC6_0_I_96/B  brg1/cntr_dutyC6_0_I_96/Y  brg1/cntr_dutyC6_0_I_102/C  brg1/cntr_dutyC6_0_I_102/Y  brg1/cntr_dutyC6_0_I_105/B  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[20\]/CLK  brg1/cntr_dutyC\[20\]/Q  brg1/cntr_dutyC6_0_I_53/B  brg1/cntr_dutyC6_0_I_53/Y  brg1/cntr_dutyC6_0_I_59/C  brg1/cntr_dutyC6_0_I_59/Y  brg1/cntr_dutyC6_0_I_62/B  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIKQ4BM\[15\]/B  rs485_mod/sp485_1_data_RNIKQ4BM\[15\]/Y  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/B  rs485_mod/sp485_1_data_RNI42NQ32\[15\]/Y  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/C  rs485_mod/amtx_in_d_RNIPKNKQ2\[15\]/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/B  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIVK5LB1\[1\]/B  brg3/sample_time_set_RNIVK5LB1\[1\]/Y  brg3/CycleCount_RNITDJM02\[1\]/B  brg3/CycleCount_RNITDJM02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/C  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIHNSPA\[1\]/B  brg2/CycleCount_RNIHNSPA\[1\]/Y  brg2/CycleCount_RNIUD0L02\[1\]/A  brg2/CycleCount_RNIUD0L02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/C  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_31/B  brg1/cntr_dutyA7_0_I_31/Y  brg1/cntr_dutyA7_0_I_37/C  brg1/cntr_dutyA7_0_I_37/Y  brg1/cntr_dutyA7_0_I_40/B  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIE0Q6B\[17\]/B  rs485_mod/sp485_1_data_RNIE0Q6B\[17\]/Y  rs485_mod/sp485_1_data_RNI36KK11\[17\]/B  rs485_mod/sp485_1_data_RNI36KK11\[17\]/Y  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/B  rs485_mod/amtx_in_d_RNI7VHIQ2\[17\]/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/B  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIDVP6B\[16\]/B  rs485_mod/sp485_1_data_RNIDVP6B\[16\]/Y  rs485_mod/sp485_1_data_RNI03KK11\[16\]/B  rs485_mod/sp485_1_data_RNI03KK11\[16\]/Y  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/B  rs485_mod/amtx_in_d_RNIVMHIQ2\[16\]/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/B  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2_0/B  add_dec/DO_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_21_0_iv_3/B  can_control/OPB_DO_1_t_0_21_0_iv_3/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/C  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA7_0_I_117/A  brg4/cntr_dutyA7_0_I_117/Y  brg4/cntr_dutyA7_0_I_121/C  brg4/cntr_dutyA7_0_I_121/Y  brg4/cntr_dutyA7_0_I_125/C  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[12\]/CLK  brg4/cntr_dutyA\[12\]/Q  brg4/cntr_dutyA7_0_I_97/A  brg4/cntr_dutyA7_0_I_97/Y  brg4/cntr_dutyA7_0_I_101/C  brg4/cntr_dutyA7_0_I_101/Y  brg4/cntr_dutyA7_0_I_105/C  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[2\]/CLK  brg4/cntr_dutyA\[2\]/Q  brg4/cntr_dutyA7_0_I_128/A  brg4/cntr_dutyA7_0_I_128/Y  brg4/cntr_dutyA7_0_I_132/C  brg4/cntr_dutyA7_0_I_132/Y  brg4/cntr_dutyA7_0_I_136/C  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_89/B  brg5/cntr_dutyA7_0_I_89/Y  brg5/cntr_dutyA7_0_I_91/A  brg5/cntr_dutyA7_0_I_91/Y  brg5/cntr_dutyA7_0_I_95/B  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_89/B  brg2/cntr_dutyA7_0_I_89/Y  brg2/cntr_dutyA7_0_I_91/A  brg2/cntr_dutyA7_0_I_91/Y  brg2/cntr_dutyA7_0_I_95/B  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIV355B\[9\]/B  rs485_mod/sp485_1_data_RNIV355B\[9\]/Y  rs485_mod/sp485_1_data_RNIVBVQ11\[9\]/B  rs485_mod/sp485_1_data_RNIVBVQ11\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/A  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNI9LT7B1\[7\]/B  brk1/clk_divider_RNI9LT7B1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/A  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[24\]/B  brg1/digital_in_m\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_2/C  can_control/OPB_DO_1_t_0_6_0_iv_2/Y  can_control/OPB_DO_1_t_0_6_0_iv_4/A  can_control/OPB_DO_1_t_0_6_0_iv_4/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/C  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/B  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[5\]/CLK  brg5/cntr_dutyC\[5\]/Q  brg5/cntr_dutyC6_0_I_118/B  brg5/cntr_dutyC6_0_I_118/Y  brg5/cntr_dutyC6_0_I_120/C  brg5/cntr_dutyC6_0_I_120/Y  brg5/cntr_dutyC6_0_I_125/A  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[10\]/CLK  brg5/cntr_dutyC\[10\]/Q  brg5/cntr_dutyC6_0_I_98/B  brg5/cntr_dutyC6_0_I_98/Y  brg5/cntr_dutyC6_0_I_100/C  brg5/cntr_dutyC6_0_I_100/Y  brg5/cntr_dutyC6_0_I_105/A  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[19\]/CLK  brg5/cntr_dutyC\[19\]/Q  brg5/cntr_dutyC6_0_I_55/B  brg5/cntr_dutyC6_0_I_55/Y  brg5/cntr_dutyC6_0_I_57/C  brg5/cntr_dutyC6_0_I_57/Y  brg5/cntr_dutyC6_0_I_62/A  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[5\]/CLK  brg5/cntr_dutyB\[5\]/Q  brg5/cntr_dutyB6_0_I_118/B  brg5/cntr_dutyB6_0_I_118/Y  brg5/cntr_dutyB6_0_I_120/C  brg5/cntr_dutyB6_0_I_120/Y  brg5/cntr_dutyB6_0_I_125/A  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[10\]/CLK  brg5/cntr_dutyB\[10\]/Q  brg5/cntr_dutyB6_0_I_98/B  brg5/cntr_dutyB6_0_I_98/Y  brg5/cntr_dutyB6_0_I_100/C  brg5/cntr_dutyB6_0_I_100/Y  brg5/cntr_dutyB6_0_I_105/A  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[19\]/CLK  brg5/cntr_dutyB\[19\]/Q  brg5/cntr_dutyB6_0_I_55/B  brg5/cntr_dutyB6_0_I_55/Y  brg5/cntr_dutyB6_0_I_57/C  brg5/cntr_dutyB6_0_I_57/Y  brg5/cntr_dutyB6_0_I_62/A  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[5\]/CLK  brg4/cntr_dutyC\[5\]/Q  brg4/cntr_dutyC6_0_I_118/B  brg4/cntr_dutyC6_0_I_118/Y  brg4/cntr_dutyC6_0_I_120/C  brg4/cntr_dutyC6_0_I_120/Y  brg4/cntr_dutyC6_0_I_125/A  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[10\]/CLK  brg4/cntr_dutyC\[10\]/Q  brg4/cntr_dutyC6_0_I_98/B  brg4/cntr_dutyC6_0_I_98/Y  brg4/cntr_dutyC6_0_I_100/C  brg4/cntr_dutyC6_0_I_100/Y  brg4/cntr_dutyC6_0_I_105/A  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[19\]/CLK  brg4/cntr_dutyC\[19\]/Q  brg4/cntr_dutyC6_0_I_55/B  brg4/cntr_dutyC6_0_I_55/Y  brg4/cntr_dutyC6_0_I_57/C  brg4/cntr_dutyC6_0_I_57/Y  brg4/cntr_dutyC6_0_I_62/A  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[5\]/CLK  brg4/cntr_dutyB\[5\]/Q  brg4/cntr_dutyB6_0_I_118/B  brg4/cntr_dutyB6_0_I_118/Y  brg4/cntr_dutyB6_0_I_120/C  brg4/cntr_dutyB6_0_I_120/Y  brg4/cntr_dutyB6_0_I_125/A  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[10\]/CLK  brg4/cntr_dutyB\[10\]/Q  brg4/cntr_dutyB6_0_I_98/B  brg4/cntr_dutyB6_0_I_98/Y  brg4/cntr_dutyB6_0_I_100/C  brg4/cntr_dutyB6_0_I_100/Y  brg4/cntr_dutyB6_0_I_105/A  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[19\]/CLK  brg4/cntr_dutyB\[19\]/Q  brg4/cntr_dutyB6_0_I_55/B  brg4/cntr_dutyB6_0_I_55/Y  brg4/cntr_dutyB6_0_I_57/C  brg4/cntr_dutyB6_0_I_57/Y  brg4/cntr_dutyB6_0_I_62/A  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[5\]/CLK  brg3/cntr_dutyC\[5\]/Q  brg3/cntr_dutyC6_0_I_118/B  brg3/cntr_dutyC6_0_I_118/Y  brg3/cntr_dutyC6_0_I_120/C  brg3/cntr_dutyC6_0_I_120/Y  brg3/cntr_dutyC6_0_I_125/A  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[10\]/CLK  brg3/cntr_dutyC\[10\]/Q  brg3/cntr_dutyC6_0_I_98/B  brg3/cntr_dutyC6_0_I_98/Y  brg3/cntr_dutyC6_0_I_100/C  brg3/cntr_dutyC6_0_I_100/Y  brg3/cntr_dutyC6_0_I_105/A  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[19\]/CLK  brg3/cntr_dutyC\[19\]/Q  brg3/cntr_dutyC6_0_I_55/B  brg3/cntr_dutyC6_0_I_55/Y  brg3/cntr_dutyC6_0_I_57/C  brg3/cntr_dutyC6_0_I_57/Y  brg3/cntr_dutyC6_0_I_62/A  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[5\]/CLK  brg2/cntr_dutyB\[5\]/Q  brg2/cntr_dutyB6_0_I_118/B  brg2/cntr_dutyB6_0_I_118/Y  brg2/cntr_dutyB6_0_I_120/C  brg2/cntr_dutyB6_0_I_120/Y  brg2/cntr_dutyB6_0_I_125/A  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[10\]/CLK  brg2/cntr_dutyB\[10\]/Q  brg2/cntr_dutyB6_0_I_98/B  brg2/cntr_dutyB6_0_I_98/Y  brg2/cntr_dutyB6_0_I_100/C  brg2/cntr_dutyB6_0_I_100/Y  brg2/cntr_dutyB6_0_I_105/A  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[19\]/CLK  brg2/cntr_dutyB\[19\]/Q  brg2/cntr_dutyB6_0_I_55/B  brg2/cntr_dutyB6_0_I_55/Y  brg2/cntr_dutyB6_0_I_57/C  brg2/cntr_dutyB6_0_I_57/Y  brg2/cntr_dutyB6_0_I_62/A  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/B  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/Y  rs485_mod/sp485_2_data_RNIMK6621\[29\]/C  rs485_mod/sp485_2_data_RNIMK6621\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/C  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_2/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_2/Y  hotlink/fo_control_tx_RNI0MN0F1\[6\]/A  hotlink/fo_control_tx_RNI0MN0F1\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/A  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[1\]/CLK  brg1/cntr_dutyB\[1\]/Q  brg1/cntr_dutyB6_0_I_127/B  brg1/cntr_dutyB6_0_I_127/Y  brg1/cntr_dutyB6_0_I_133/C  brg1/cntr_dutyB6_0_I_133/Y  brg1/cntr_dutyB6_0_I_136/B  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[1\]/CLK  brg3/cntr_dutyB\[1\]/Q  brg3/cntr_dutyB6_0_I_127/B  brg3/cntr_dutyB6_0_I_127/Y  brg3/cntr_dutyB6_0_I_133/C  brg3/cntr_dutyB6_0_I_133/Y  brg3/cntr_dutyB6_0_I_136/B  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_3/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_3/Y  hotlink/fo_control_tx_RNI2ON0F1\[7\]/A  hotlink/fo_control_tx_RNI2ON0F1\[7\]/Y  hotlink/rtclk_divider_RNIR8L9J2\[7\]/C  hotlink/rtclk_divider_RNIR8L9J2\[7\]/Y  hotlink/glitch_count_RNIL03UT2\[7\]/C  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[19\]/CLK  brg3/cntr_dutyB\[19\]/Q  brg3/cntr_dutyB6_0_I_55/B  brg3/cntr_dutyB6_0_I_55/Y  brg3/cntr_dutyB6_0_I_57/C  brg3/cntr_dutyB6_0_I_57/Y  brg3/cntr_dutyB6_0_I_62/A  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIA50KA\[29\]/B  brg1/CycleCount_RNIA50KA\[29\]/Y  brg1/CycleCount_RNILE8NV\[29\]/A  brg1/CycleCount_RNILE8NV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/C  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/A  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[10\]/CLK  coll_mod/txr_fsm\[10\]/Q  coll_mod/txr_fsm_RNO\[11\]/B  coll_mod/txr_fsm_RNO\[11\]/Y  coll_mod/txr_fsm\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_92/A  brg5/cntr_dutyA7_0_I_92/Y  brg5/cntr_dutyA7_0_I_94/A  brg5/cntr_dutyA7_0_I_94/Y  brg5/cntr_dutyA7_0_I_95/C  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_92/A  brg2/cntr_dutyA7_0_I_92/Y  brg2/cntr_dutyA7_0_I_94/A  brg2/cntr_dutyA7_0_I_94/Y  brg2/cntr_dutyA7_0_I_95/C  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNI5BDKA\[1\]/B  brg4/sample_time_set_RNI5BDKA\[1\]/Y  brg4/CycleCount_RNIRIVUL1\[1\]/A  brg4/CycleCount_RNIRIVUL1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_19/B  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_3/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIQC27B\[19\]/B  brg5/CycleCount_RNIQC27B\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/C  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/B  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[2\]/CLK  coll_mod/med_mod/u2/clkdiv\[2\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_2__RNIUI0M9\[4\]/B  mel_mod/state_log_2__RNIUI0M9\[4\]/Y  mel_mod/state_log_2__RNII1DQJ\[4\]/A  mel_mod/state_log_2__RNII1DQJ\[4\]/Y  mel_mod/state_log_2__RNIFVK5H1\[4\]/B  mel_mod/state_log_2__RNIFVK5H1\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/A  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIHN9EB1\[8\]/B  brk2/clk_divider_RNIHN9EB1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI3K8NB\[8\]/B  rs485_mod/bmpls_d_RNI3K8NB\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/A  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/A  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNID03GB\[20\]/B  rs485_mod/bmpls_d_RNID03GB\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/A  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/A  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIL83GB\[28\]/B  rs485_mod/bmpls_d_RNIL83GB\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/A  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/A  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIK73GB\[27\]/B  rs485_mod/bmpls_d_RNIK73GB\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/A  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/A  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIJ63GB\[26\]/B  rs485_mod/bmpls_d_RNIJ63GB\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/A  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/A  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIE24GB\[30\]/B  rs485_mod/bmpls_d_RNIE24GB\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/A  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/A  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNIDD0R6/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNIDD0R6/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI9318S1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI9318S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_8__RNIJHRG9\[4\]/B  mel_mod/state_log_8__RNIJHRG9\[4\]/Y  mel_mod/state_log_8__RNISU2GJ\[4\]/A  mel_mod/state_log_8__RNISU2GJ\[4\]/Y  mel_mod/state_log_8__RNIKQSO71\[4\]/B  mel_mod/state_log_8__RNIKQSO71\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/B  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_3__RNIVM6Q9\[4\]/B  mel_mod/state_log_3__RNIVM6Q9\[4\]/Y  mel_mod/state_log_2__RNII1DQJ\[4\]/B  mel_mod/state_log_2__RNII1DQJ\[4\]/Y  mel_mod/state_log_2__RNIFVK5H1\[4\]/B  mel_mod/state_log_2__RNIFVK5H1\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/A  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_9__RNIKL1L9\[4\]/B  mel_mod/state_log_9__RNIKL1L9\[4\]/Y  mel_mod/state_log_8__RNISU2GJ\[4\]/B  mel_mod/state_log_8__RNISU2GJ\[4\]/Y  mel_mod/state_log_8__RNIKQSO71\[4\]/B  mel_mod/state_log_8__RNIKQSO71\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/B  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIM4IDA\[10\]/B  brk1/CycleCount_RNIM4IDA\[10\]/Y  brk1/over_i_set_RNI260TK\[10\]/C  brk1/over_i_set_RNI260TK\[10\]/Y  brk1/over_i_set_RNIHDQMB1\[10\]/B  brk1/over_i_set_RNIHDQMB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/A  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_86/B  brg3/cntr_dutyA7_0_I_86/Y  brg3/cntr_dutyA7_0_I_88/B  brg3/cntr_dutyA7_0_I_88/Y  brg3/cntr_dutyA7_0_I_95/A  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_47/B  brg3/cntr_dutyA7_0_I_47/Y  brg3/cntr_dutyA7_0_I_49/B  brg3/cntr_dutyA7_0_I_49/Y  brg3/cntr_dutyA7_0_I_52/A  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIG65UM\[11\]/B  rs485_mod/sp485_2_data_RNIG65UM\[11\]/Y  rs485_mod/imtx_in_d_RNIPFS321\[11\]/C  rs485_mod/imtx_in_d_RNIPFS321\[11\]/Y  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/A  rs485_mod/amtx_in_d_RNINDGIQ2\[11\]/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/B  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNI5H99O\[3\]/B  hotlink/refclk_divider_RNI5H99O\[3\]/Y  hotlink/fo_control_rx_RNIO0H982\[3\]/C  hotlink/fo_control_rx_RNIO0H982\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/A  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  coll_mod/txr_fsm_RNO\[15\]/B  coll_mod/txr_fsm_RNO\[15\]/Y  coll_mod/txr_fsm\[15\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_120/B  brg4/cntr_dutyA7_0_I_120/Y  brg4/cntr_dutyA7_0_I_125/A  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[11\]/CLK  brg4/cntr_dutyA\[11\]/Q  brg4/cntr_dutyA7_0_I_100/B  brg4/cntr_dutyA7_0_I_100/Y  brg4/cntr_dutyA7_0_I_105/A  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[20\]/CLK  brg4/cntr_dutyA\[20\]/Q  brg4/cntr_dutyA7_0_I_57/B  brg4/cntr_dutyA7_0_I_57/Y  brg4/cntr_dutyA7_0_I_62/A  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNI2SDAD\[13\]/C  brg4/CycleCount_RNI2SDAD\[13\]/Y  brg4/CycleCount_RNIUL0NN\[13\]/A  brg4/CycleCount_RNIUL0NN\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/C  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIQJDAD\[11\]/C  brg4/CycleCount_RNIQJDAD\[11\]/Y  brg4/CycleCount_RNIMD0NN\[11\]/A  brg4/CycleCount_RNIMD0NN\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/C  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/A  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_2/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B_2/Y  hotlink/reset_cntr_RNIV2NV21\[3\]/B  hotlink/reset_cntr_RNIV2NV21\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/B  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIB7JMA\[18\]/B  brg2/sample_time_set_RNIB7JMA\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/C  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_0__RNISAKT9\[4\]/B  mel_mod/state_log_0__RNISAKT9\[4\]/Y  mel_mod/state_log_1__RNIEHKPJ\[4\]/A  mel_mod/state_log_1__RNIEHKPJ\[4\]/Y  mel_mod/state_log_8__RNIKQSO71\[4\]/A  mel_mod/state_log_8__RNIKQSO71\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/B  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_6__RNI23PM9\[4\]/B  mel_mod/state_log_6__RNI23PM9\[4\]/Y  mel_mod/state_log_6__RNIQ1URJ\[4\]/A  mel_mod/state_log_6__RNIQ1URJ\[4\]/Y  mel_mod/ack_time_set_RNIE4TKT\[4\]/B  mel_mod/ack_time_set_RNIE4TKT\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/A  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_4__RNI0RCE9\[4\]/B  mel_mod/state_log_4__RNI0RCE9\[4\]/Y  mel_mod/state_log_4__RNIMH5BJ\[4\]/A  mel_mod/state_log_4__RNIMH5BJ\[4\]/Y  mel_mod/counter/count_RNIPBPHT\[4\]/B  mel_mod/counter/count_RNIPBPHT\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/B  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[27\]/CLK  brg4/cntr_dutyA\[27\]/Q  brg4/cntr_dutyA7_0_I_33/B  brg4/cntr_dutyA7_0_I_33/Y  brg4/cntr_dutyA7_0_I_35/C  brg4/cntr_dutyA7_0_I_35/Y  brg4/cntr_dutyA7_0_I_40/A  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_1__RNITEQH9\[4\]/B  mel_mod/state_log_1__RNITEQH9\[4\]/Y  mel_mod/state_log_1__RNIEHKPJ\[4\]/B  mel_mod/state_log_1__RNIEHKPJ\[4\]/Y  mel_mod/state_log_8__RNIKQSO71\[4\]/A  mel_mod/state_log_8__RNIKQSO71\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/B  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_7__RNI37VQ9\[4\]/B  mel_mod/state_log_7__RNI37VQ9\[4\]/Y  mel_mod/state_log_6__RNIQ1URJ\[4\]/B  mel_mod/state_log_6__RNIQ1URJ\[4\]/Y  mel_mod/ack_time_set_RNIE4TKT\[4\]/B  mel_mod/ack_time_set_RNIE4TKT\[4\]/Y  mel_mod/ack_time_set_RNIONVN52\[4\]/A  mel_mod/ack_time_set_RNIONVN52\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/B  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_5__RNI1VII9\[4\]/B  mel_mod/state_log_5__RNI1VII9\[4\]/Y  mel_mod/state_log_4__RNIMH5BJ\[4\]/B  mel_mod/state_log_4__RNIMH5BJ\[4\]/Y  mel_mod/counter/count_RNIPBPHT\[4\]/B  mel_mod/counter/count_RNIPBPHT\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/B  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNIAJUSJ1\[8\]/B  mel_mod/ack_time_set_RNIAJUSJ1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/C  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIIO4BM\[14\]/B  rs485_mod/sp485_1_data_RNIIO4BM\[14\]/Y  rs485_mod/coll_sp2_in_d_RNIQSJK11\[14\]/C  rs485_mod/coll_sp2_in_d_RNIQSJK11\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/B  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIAG4BM\[10\]/B  rs485_mod/sp485_1_data_RNIAG4BM\[10\]/Y  rs485_mod/coll_sp2_in_d_RNIEGJK11\[10\]/C  rs485_mod/coll_sp2_in_d_RNIEGJK11\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/B  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIS25BM\[19\]/B  rs485_mod/sp485_1_data_RNIS25BM\[19\]/Y  rs485_mod/coll_sp2_in_d_RNI9CKK11\[19\]/C  rs485_mod/coll_sp2_in_d_RNI9CKK11\[19\]/Y  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/B  rs485_mod/amtx_in_d_RNINFIIQ2\[19\]/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/B  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIQ05BM\[18\]/B  rs485_mod/sp485_1_data_RNIQ05BM\[18\]/Y  rs485_mod/coll_sp2_in_d_RNI69KK11\[18\]/C  rs485_mod/coll_sp2_in_d_RNI69KK11\[18\]/Y  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/B  rs485_mod/amtx_in_d_RNIF7IIQ2\[18\]/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/B  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIGQ8BM\[31\]/B  rs485_mod/sp485_1_data_RNIGQ8BM\[31\]/Y  rs485_mod/coll_sp2_in_d_RNINVPK11\[31\]/C  rs485_mod/coll_sp2_in_d_RNINVPK11\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/B  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNIS6VM8\[3\]/B  ad2_mod/data_length_RNIS6VM8\[3\]/Y  can_control/state1_RNITTNM91/C  can_control/state1_RNITTNM91/Y  can_control/state1_RNIV21MK1/C  can_control/state1_RNIV21MK1/Y  can_control/state1_RNIEKN0B3/C  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI3ISOA\[22\]/B  brg4/CycleCount_RNI3ISOA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/B  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC6_0_I_129/B  brg5/cntr_dutyC6_0_I_129/Y  brg5/cntr_dutyC6_0_I_131/C  brg5/cntr_dutyC6_0_I_131/Y  brg5/cntr_dutyC6_0_I_136/A  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC6_0_I_129/B  brg4/cntr_dutyC6_0_I_129/Y  brg4/cntr_dutyC6_0_I_131/C  brg4/cntr_dutyC6_0_I_131/Y  brg4/cntr_dutyC6_0_I_136/A  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC6_0_I_129/B  brg3/cntr_dutyC6_0_I_129/Y  brg3/cntr_dutyC6_0_I_131/C  brg3/cntr_dutyC6_0_I_131/Y  brg3/cntr_dutyC6_0_I_136/A  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB6_0_I_129/B  brg5/cntr_dutyB6_0_I_129/Y  brg5/cntr_dutyB6_0_I_131/C  brg5/cntr_dutyB6_0_I_131/Y  brg5/cntr_dutyB6_0_I_136/A  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB6_0_I_129/B  brg4/cntr_dutyB6_0_I_129/Y  brg4/cntr_dutyB6_0_I_131/C  brg4/cntr_dutyB6_0_I_131/Y  brg4/cntr_dutyB6_0_I_136/A  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB6_0_I_129/B  brg2/cntr_dutyB6_0_I_129/Y  brg2/cntr_dutyB6_0_I_131/C  brg2/cntr_dutyB6_0_I_131/Y  brg2/cntr_dutyB6_0_I_136/A  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIPR5EB\[2\]/B  rs485_mod/test_pattern_RNIPR5EB\[2\]/Y  rs485_mod/sp485_2_data_RNII07SM\[2\]/C  rs485_mod/sp485_2_data_RNII07SM\[2\]/Y  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/A  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/A  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_86/B  brg1/cntr_dutyA7_0_I_86/Y  brg1/cntr_dutyA7_0_I_88/B  brg1/cntr_dutyA7_0_I_88/Y  brg1/cntr_dutyA7_0_I_95/A  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_47/B  brg1/cntr_dutyA7_0_I_47/Y  brg1/cntr_dutyA7_0_I_49/B  brg1/cntr_dutyA7_0_I_49/Y  brg1/cntr_dutyA7_0_I_52/A  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_93/A  brg5/cntr_dutyA7_0_I_93/Y  brg5/cntr_dutyA7_0_I_94/B  brg5/cntr_dutyA7_0_I_94/Y  brg5/cntr_dutyA7_0_I_95/C  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_93/A  brg2/cntr_dutyA7_0_I_93/Y  brg2/cntr_dutyA7_0_I_94/B  brg2/cntr_dutyA7_0_I_94/Y  brg2/cntr_dutyA7_0_I_95/C  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNI9DSN8\[10\]/B  ad1_mod/data_length_RNI9DSN8\[10\]/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[1\]/CLK  brg2/cntr_dutyA\[1\]/Q  brg2/cntr_dutyA7_0_I_131/B  brg2/cntr_dutyA7_0_I_131/Y  brg2/cntr_dutyA7_0_I_136/A  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[1\]/CLK  brg5/cntr_dutyA\[1\]/Q  brg5/cntr_dutyA7_0_I_131/B  brg5/cntr_dutyA7_0_I_131/Y  brg5/cntr_dutyA7_0_I_136/A  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIGM4BM\[13\]/B  rs485_mod/sp485_1_data_RNIGM4BM\[13\]/Y  rs485_mod/coll_sp2_in_d_RNINPJK11\[13\]/C  rs485_mod/coll_sp2_in_d_RNINPJK11\[13\]/Y  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/C  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/A  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[1\]/CLK  brg2/cntr_dutyC\[1\]/Q  brg2/cntr_dutyC6_0_I_127/B  brg2/cntr_dutyC6_0_I_127/Y  brg2/cntr_dutyC6_0_I_133/C  brg2/cntr_dutyC6_0_I_133/Y  brg2/cntr_dutyC6_0_I_136/B  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNINBM3B\[17\]/B  brk1/sample_time_set_RNINBM3B\[17\]/Y  brk1/CycleCount_RNIKN8HL\[17\]/B  brk1/CycleCount_RNIKN8HL\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_14/C  can_control/OPB_DO_1_t_0_13_0_iv_14/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/C  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/CycleCount_RNI755KD\[5\]/C  brg5/CycleCount_RNI755KD\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_23/C  can_control/OPB_DO_1_t_0_25_0_iv_23/Y  can_control/OPB_DO_1_t_0_25_0_iv_31/B  can_control/OPB_DO_1_t_0_25_0_iv_31/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/C  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[5\]/CLK  brg3/cntr_dutyB\[5\]/Q  brg3/cntr_dutyB6_0_I_118/B  brg3/cntr_dutyB6_0_I_118/Y  brg3/cntr_dutyB6_0_I_120/C  brg3/cntr_dutyB6_0_I_120/Y  brg3/cntr_dutyB6_0_I_125/A  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[10\]/CLK  brg3/cntr_dutyB\[10\]/Q  brg3/cntr_dutyB6_0_I_98/B  brg3/cntr_dutyB6_0_I_98/Y  brg3/cntr_dutyB6_0_I_100/C  brg3/cntr_dutyB6_0_I_100/Y  brg3/cntr_dutyB6_0_I_105/A  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[5\]/CLK  brg1/cntr_dutyB\[5\]/Q  brg1/cntr_dutyB6_0_I_118/B  brg1/cntr_dutyB6_0_I_118/Y  brg1/cntr_dutyB6_0_I_120/C  brg1/cntr_dutyB6_0_I_120/Y  brg1/cntr_dutyB6_0_I_125/A  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[10\]/CLK  brg1/cntr_dutyB\[10\]/Q  brg1/cntr_dutyB6_0_I_98/B  brg1/cntr_dutyB6_0_I_98/Y  brg1/cntr_dutyB6_0_I_100/C  brg1/cntr_dutyB6_0_I_100/Y  brg1/cntr_dutyB6_0_I_105/A  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[19\]/CLK  brg1/cntr_dutyB\[19\]/Q  brg1/cntr_dutyB6_0_I_55/B  brg1/cntr_dutyB6_0_I_55/Y  brg1/cntr_dutyB6_0_I_57/C  brg1/cntr_dutyB6_0_I_57/Y  brg1/cntr_dutyB6_0_I_62/A  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI6TRDB\[11\]/B  brk1/sample_time_set_RNI6TRDB\[11\]/Y  brk1/over_i_set_RNILHQMB1\[11\]/A  brk1/over_i_set_RNILHQMB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNI2U3OD\[14\]/B  brg3/clk_divider_RNI2U3OD\[14\]/Y  brg3/clk_divider_RNIUNM4O\[14\]/A  brg3/clk_divider_RNIUNM4O\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/B  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[8\]/CLK  brg5/cntr_dutyA\[8\]/Q  brg5/cntr_dutyA7_0_I_121/A  brg5/cntr_dutyA7_0_I_121/Y  brg5/cntr_dutyA7_0_I_125/C  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[13\]/CLK  brg5/cntr_dutyA\[13\]/Q  brg5/cntr_dutyA7_0_I_101/A  brg5/cntr_dutyA7_0_I_101/Y  brg5/cntr_dutyA7_0_I_105/C  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[22\]/CLK  brg5/cntr_dutyA\[22\]/Q  brg5/cntr_dutyA7_0_I_58/A  brg5/cntr_dutyA7_0_I_58/Y  brg5/cntr_dutyA7_0_I_62/C  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[8\]/CLK  brg2/cntr_dutyA\[8\]/Q  brg2/cntr_dutyA7_0_I_121/A  brg2/cntr_dutyA7_0_I_121/Y  brg2/cntr_dutyA7_0_I_125/C  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[13\]/CLK  brg2/cntr_dutyA\[13\]/Q  brg2/cntr_dutyA7_0_I_101/A  brg2/cntr_dutyA7_0_I_101/Y  brg2/cntr_dutyA7_0_I_105/C  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[22\]/CLK  brg2/cntr_dutyA\[22\]/Q  brg2/cntr_dutyA7_0_I_58/A  brg2/cntr_dutyA7_0_I_58/Y  brg2/cntr_dutyA7_0_I_62/C  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIF81RA\[0\]/B  brg1/CycleCount_RNIF81RA\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_11/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_11/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI3RAHO\[11\]/B  hotlink/rtclk_divider_RNI3RAHO\[11\]/Y  hotlink/glitch_count_RNI8JHPI6\[11\]/B  hotlink/glitch_count_RNI8JHPI6\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/C  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI7VAHO\[13\]/B  hotlink/rtclk_divider_RNI7VAHO\[13\]/Y  hotlink/glitch_count_RNIEPHPI6\[13\]/B  hotlink/glitch_count_RNIEPHPI6\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNIB1UCA\[26\]/B  hotlink/glitch_count_RNIB1UCA\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_11/B  can_control/OPB_DO_1_t_0_4_0_iv_11/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/B  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIO31EB\[1\]/B  rs485_mod/sp485_2_data_RNIO31EB\[1\]/Y  rs485_mod/test_pattern_RNI8RQ321\[1\]/B  rs485_mod/test_pattern_RNI8RQ321\[1\]/Y  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/A  rs485_mod/amtx_in_d_RNIHKR5Q2\[1\]/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/B  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNI0C1EB\[9\]/B  rs485_mod/sp485_2_data_RNI0C1EB\[9\]/Y  rs485_mod/coll_sp2_in_d_RNIN55K11\[9\]/A  rs485_mod/coll_sp2_in_d_RNIN55K11\[9\]/Y  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/B  rs485_mod/amtx_in_d_RNIJM4DP2\[9\]/Y  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/C  rs485_mod/eatx_in_d_RNIBUJO64\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/A  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[15\]/CLK  brg5/cntr_dutyA\[15\]/Q  brg5/cntr_dutyA7_0_I_85/B  brg5/cntr_dutyA7_0_I_85/Y  brg5/cntr_dutyA7_0_I_88/A  brg5/cntr_dutyA7_0_I_88/Y  brg5/cntr_dutyA7_0_I_95/A  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[24\]/CLK  brg5/cntr_dutyA\[24\]/Q  brg5/cntr_dutyA7_0_I_46/B  brg5/cntr_dutyA7_0_I_46/Y  brg5/cntr_dutyA7_0_I_49/A  brg5/cntr_dutyA7_0_I_49/Y  brg5/cntr_dutyA7_0_I_52/A  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[15\]/CLK  brg2/cntr_dutyA\[15\]/Q  brg2/cntr_dutyA7_0_I_85/B  brg2/cntr_dutyA7_0_I_85/Y  brg2/cntr_dutyA7_0_I_88/A  brg2/cntr_dutyA7_0_I_88/Y  brg2/cntr_dutyA7_0_I_95/A  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[24\]/CLK  brg2/cntr_dutyA\[24\]/Q  brg2/cntr_dutyA7_0_I_46/B  brg2/cntr_dutyA7_0_I_46/Y  brg2/cntr_dutyA7_0_I_49/A  brg2/cntr_dutyA7_0_I_49/Y  brg2/cntr_dutyA7_0_I_52/A  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/Y  add_dec/ADSEL_WE_0_a2_3_a2_1/A  add_dec/ADSEL_WE_0_a2_3_a2_1/Y  add_dec/SP2_WE_0_a2_2_a2_0/B  add_dec/SP2_WE_0_a2_2_a2_0/Y  add_dec/SP2_RE_0_a2_0_a2/B  add_dec/SP2_RE_0_a2_0_a2/Y  can_control/dev_sp2_m\[9\]/B  can_control/dev_sp2_m\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_1/C  can_control/OPB_DO_1_t_0_21_0_iv_1/Y  can_control/OPB_DO_1_t_0_21_0_iv_3/C  can_control/OPB_DO_1_t_0_21_0_iv_3/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/C  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNIMKBST\[6\]/A  coll_mod/txr_bytes_RNIMKBST\[6\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/C  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNI60EAD\[14\]/C  brg4/CycleCount_RNI60EAD\[14\]/Y  brg4/CycleCount_RNI2Q0NN\[14\]/A  brg4/CycleCount_RNI2Q0NN\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/A  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_9/B  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_87/B  brg5/cntr_dutyA7_0_I_87/Y  brg5/cntr_dutyA7_0_I_88/C  brg5/cntr_dutyA7_0_I_88/Y  brg5/cntr_dutyA7_0_I_95/A  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_48/B  brg5/cntr_dutyA7_0_I_48/Y  brg5/cntr_dutyA7_0_I_49/C  brg5/cntr_dutyA7_0_I_49/Y  brg5/cntr_dutyA7_0_I_52/A  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_87/B  brg2/cntr_dutyA7_0_I_87/Y  brg2/cntr_dutyA7_0_I_88/C  brg2/cntr_dutyA7_0_I_88/Y  brg2/cntr_dutyA7_0_I_95/A  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_48/B  brg2/cntr_dutyA7_0_I_48/Y  brg2/cntr_dutyA7_0_I_49/C  brg2/cntr_dutyA7_0_I_49/Y  brg2/cntr_dutyA7_0_I_52/A  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_cnt_RNIKJCJT\[6\]/C  coll_mod/txr_cnt_RNIKJCJT\[6\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/C  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIJBJRA\[1\]/B  brg2/sample_time_set_RNIJBJRA\[1\]/Y  brg2/over_i_set_RNIE3HKB1\[1\]/C  brg2/over_i_set_RNIE3HKB1\[1\]/Y  brg2/CycleCount_RNIUD0L02\[1\]/B  brg2/CycleCount_RNIUD0L02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/C  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_89/B  brg4/cntr_dutyA7_0_I_89/Y  brg4/cntr_dutyA7_0_I_91/A  brg4/cntr_dutyA7_0_I_91/Y  brg4/cntr_dutyA7_0_I_95/B  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIBK9UA\[29\]/B  brg2/CycleCount_RNIBK9UA\[29\]/Y  brg2/sample_time_set_RNINHGRV\[29\]/A  brg2/sample_time_set_RNINHGRV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/A  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/C  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_120/B  brg1/cntr_dutyA7_0_I_120/Y  brg1/cntr_dutyA7_0_I_125/A  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_57/B  brg1/cntr_dutyA7_0_I_57/Y  brg1/cntr_dutyA7_0_I_62/A  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[1\]/CLK  brg1/cntr_dutyC\[1\]/Q  brg1/cntr_dutyC6_0_I_127/B  brg1/cntr_dutyC6_0_I_127/Y  brg1/cntr_dutyC6_0_I_133/C  brg1/cntr_dutyC6_0_I_133/Y  brg1/cntr_dutyC6_0_I_136/B  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un78_OPB_DO_1/A  hotlink/un78_OPB_DO_1/Y  hotlink/un107_OPB_DO/B  hotlink/un107_OPB_DO/Y  hotlink/reset_cntr_rx_RNIMRASB\[3\]/B  hotlink/reset_cntr_rx_RNIMRASB\[3\]/Y  hotlink/reset_cntr_RNIV2NV21\[3\]/A  hotlink/reset_cntr_RNIV2NV21\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/B  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIH6EFA\[15\]/B  brk1/over_i_set_RNIH6EFA\[15\]/Y  brk1/CycleCount_RNIMHSA01\[15\]/B  brk1/CycleCount_RNIMHSA01\[15\]/Y  brk1/clk_divider_RNI52RMB1\[15\]/C  brk1/clk_divider_RNI52RMB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/A  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNIQL3OD\[12\]/B  brg3/clk_divider_RNIQL3OD\[12\]/Y  brg3/clk_divider_RNIMFM4O\[12\]/A  brg3/clk_divider_RNIMFM4O\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/B  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA7_0_I_117/A  brg3/cntr_dutyA7_0_I_117/Y  brg3/cntr_dutyA7_0_I_121/C  brg3/cntr_dutyA7_0_I_121/Y  brg3/cntr_dutyA7_0_I_125/C  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[12\]/CLK  brg3/cntr_dutyA\[12\]/Q  brg3/cntr_dutyA7_0_I_97/A  brg3/cntr_dutyA7_0_I_97/Y  brg3/cntr_dutyA7_0_I_101/C  brg3/cntr_dutyA7_0_I_101/Y  brg3/cntr_dutyA7_0_I_105/C  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[21\]/CLK  brg3/cntr_dutyA\[21\]/Q  brg3/cntr_dutyA7_0_I_54/A  brg3/cntr_dutyA7_0_I_54/Y  brg3/cntr_dutyA7_0_I_58/C  brg3/cntr_dutyA7_0_I_58/Y  brg3/cntr_dutyA7_0_I_62/C  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[2\]/CLK  brg3/cntr_dutyA\[2\]/Q  brg3/cntr_dutyA7_0_I_128/A  brg3/cntr_dutyA7_0_I_128/Y  brg3/cntr_dutyA7_0_I_132/C  brg3/cntr_dutyA7_0_I_132/Y  brg3/cntr_dutyA7_0_I_136/C  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/over_i_set_RNI619QA\[1\]/C  brg4/over_i_set_RNI619QA\[1\]/Y  brg4/over_i_set_RNI6DUC01\[1\]/C  brg4/over_i_set_RNI6DUC01\[1\]/Y  brg4/CycleCount_RNIRIVUL1\[1\]/B  brg4/CycleCount_RNIRIVUL1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_19/B  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_92/A  brg4/cntr_dutyA7_0_I_92/Y  brg4/cntr_dutyA7_0_I_94/A  brg4/cntr_dutyA7_0_I_94/Y  brg4/cntr_dutyA7_0_I_95/C  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_cnt_RNIV4CNT\[10\]/C  coll_mod/txr_cnt_RNIV4CNT\[10\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/B  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNI386CA1\[25\]/B  brk2/sample_time_set_RNI386CA1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/C  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/ADSEL_RE_0_a2_0_a2/B  add_dec/ADSEL_RE_0_a2_0_a2/Y  brg3/AD_SEL_c_m\[2\]/B  brg3/AD_SEL_c_m\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_2/C  can_control/OPB_DO_1_t_0_28_iv_2/Y  can_control/control_RNIBDFQK2\[2\]/B  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIQ6UFD\[2\]/C  brg4/CycleCount_RNIQ6UFD\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_13/B  can_control/OPB_DO_1_t_0_28_iv_13/Y  can_control/OPB_DO_1_t_0_28_iv_17/C  can_control/OPB_DO_1_t_0_28_iv_17/Y  can_control/OPB_DO_1_t_0_28_iv_20/C  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIT5KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIT5KP6/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIJK5QL/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIJK5QL/Y  ad1_mod/status_RNIPTCTL2\[2\]/B  ad1_mod/status_RNIPTCTL2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_20/A  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI74KMA\[23\]/B  brg2/sample_time_set_RNI74KMA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_4/C  can_control/OPB_DO_1_t_0_7_0_iv_4/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/A  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_length_RNILBPLS1\[7\]/C  ad2_mod/data_length_RNILBPLS1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_11/C  can_control/OPB_DO_1_t_0_23_0_iv_11/Y  can_control/state1_RNI9S2H6B/C  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_22/A  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNITN3LJ\[2\]/A  ad2_mod/data_length_RNITN3LJ\[2\]/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/A  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/B  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB6_0_I_129/B  brg1/cntr_dutyB6_0_I_129/Y  brg1/cntr_dutyB6_0_I_131/C  brg1/cntr_dutyB6_0_I_131/Y  brg1/cntr_dutyB6_0_I_136/A  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB6_0_I_129/B  brg3/cntr_dutyB6_0_I_129/Y  brg3/cntr_dutyB6_0_I_131/C  brg3/cntr_dutyB6_0_I_131/Y  brg3/cntr_dutyB6_0_I_136/A  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[5\]/CLK  brg2/cntr_dutyC\[5\]/Q  brg2/cntr_dutyC6_0_I_118/B  brg2/cntr_dutyC6_0_I_118/Y  brg2/cntr_dutyC6_0_I_120/C  brg2/cntr_dutyC6_0_I_120/Y  brg2/cntr_dutyC6_0_I_125/A  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[10\]/CLK  brg2/cntr_dutyC\[10\]/Q  brg2/cntr_dutyC6_0_I_98/B  brg2/cntr_dutyC6_0_I_98/Y  brg2/cntr_dutyC6_0_I_100/C  brg2/cntr_dutyC6_0_I_100/Y  brg2/cntr_dutyC6_0_I_105/A  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[19\]/CLK  brg2/cntr_dutyC\[19\]/Q  brg2/cntr_dutyC6_0_I_55/B  brg2/cntr_dutyC6_0_I_55/Y  brg2/cntr_dutyC6_0_I_57/C  brg2/cntr_dutyC6_0_I_57/Y  brg2/cntr_dutyC6_0_I_62/A  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNO\[28\]/A  hotlink/glitch_count_RNO\[28\]/Y  hotlink/glitch_count\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[7\]/CLK  brg1/cntr_dutyA\[7\]/Q  brg1/cntr_dutyA7_0_I_117/A  brg1/cntr_dutyA7_0_I_117/Y  brg1/cntr_dutyA7_0_I_121/C  brg1/cntr_dutyA7_0_I_121/Y  brg1/cntr_dutyA7_0_I_125/C  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[12\]/CLK  brg1/cntr_dutyA\[12\]/Q  brg1/cntr_dutyA7_0_I_97/A  brg1/cntr_dutyA7_0_I_97/Y  brg1/cntr_dutyA7_0_I_101/C  brg1/cntr_dutyA7_0_I_101/Y  brg1/cntr_dutyA7_0_I_105/C  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[21\]/CLK  brg1/cntr_dutyA\[21\]/Q  brg1/cntr_dutyA7_0_I_54/A  brg1/cntr_dutyA7_0_I_54/Y  brg1/cntr_dutyA7_0_I_58/C  brg1/cntr_dutyA7_0_I_58/Y  brg1/cntr_dutyA7_0_I_62/C  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m7/B  mel_mod/m7/Y  mel_mod/m9_0/A  mel_mod/m9_0/Y  mel_mod/state_log_2__RNI82L871\[3\]/A  mel_mod/state_log_2__RNI82L871\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/A  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m8_0/B  mel_mod/m8_0/Y  mel_mod/m9_0/B  mel_mod/m9_0/Y  mel_mod/state_log_2__RNI82L871\[3\]/A  mel_mod/state_log_2__RNI82L871\[3\]/Y  mel_mod/counter/count_RNIK3K452\[3\]/A  mel_mod/counter/count_RNIK3K452\[3\]/Y  mel_mod/ack_time_set_RNI8UOAB4\[3\]/A  mel_mod/ack_time_set_RNI8UOAB4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/A  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un88_OPB_DO/C  hotlink/un88_OPB_DO/Y  hotlink/rx_state_RNI5GIBC\[3\]/A  hotlink/rx_state_RNI5GIBC\[3\]/Y  hotlink/device_select_RNIKOJ451/C  hotlink/device_select_RNIKOJ451/Y  hotlink/reset_cntr_RNIQSV7S1\[0\]/B  hotlink/reset_cntr_RNIQSV7S1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/A  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIJ0SPD\[5\]/C  brg4/CycleCount_RNIJ0SPD\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_25_s/A  can_control/OPB_DO_1_t_0_25_0_iv_25_s/Y  can_control/state1_RNIM3SD33/C  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNIAT68Q5\[16\]/A  hotlink/glitch_count_RNIAT68Q5\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/C  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  can_control/OPB_DO_1_t_0_20_0_iv_2/B  can_control/OPB_DO_1_t_0_20_0_iv_2/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/C  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/C  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[2\]/CLK  brg1/cntr_dutyA\[2\]/Q  brg1/cntr_dutyA7_0_I_128/A  brg1/cntr_dutyA7_0_I_128/Y  brg1/cntr_dutyA7_0_I_132/C  brg1/cntr_dutyA7_0_I_132/Y  brg1/cntr_dutyA7_0_I_136/C  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIR61EB\[4\]/B  rs485_mod/sp485_2_data_RNIR61EB\[4\]/Y  rs485_mod/test_pattern_RNIH4R321\[4\]/B  rs485_mod/test_pattern_RNIH4R321\[4\]/Y  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/A  rs485_mod/amtx_in_d_RNI9DS5Q2\[4\]/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/B  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  can_control/OPB_DO_1_t_0_28_iv_14/B  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_20/B  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNIE1JPD\[8\]/B  brg3/CycleCount_RNIE1JPD\[8\]/Y  brg3/CycleCount_RNIAR56O\[8\]/A  brg3/CycleCount_RNIAR56O\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/B  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/A  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIQDLU9\[9\]/B  Clocks/Clk10HzDiv_RNIQDLU9\[9\]/Y  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/A  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/Y  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/A  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/C  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[9\]/CLK  brg5/cntr_dutyA\[9\]/Q  brg5/cntr_dutyA7_0_I_119/B  brg5/cntr_dutyA7_0_I_119/Y  brg5/cntr_dutyA7_0_I_124/C  brg5/cntr_dutyA7_0_I_124/Y  brg5/cntr_dutyA7_0_I_126/B  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[14\]/CLK  brg5/cntr_dutyA\[14\]/Q  brg5/cntr_dutyA7_0_I_99/B  brg5/cntr_dutyA7_0_I_99/Y  brg5/cntr_dutyA7_0_I_104/C  brg5/cntr_dutyA7_0_I_104/Y  brg5/cntr_dutyA7_0_I_106/B  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[23\]/CLK  brg5/cntr_dutyA\[23\]/Q  brg5/cntr_dutyA7_0_I_56/B  brg5/cntr_dutyA7_0_I_56/Y  brg5/cntr_dutyA7_0_I_61/C  brg5/cntr_dutyA7_0_I_61/Y  brg5/cntr_dutyA7_0_I_63/B  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[9\]/CLK  brg2/cntr_dutyA\[9\]/Q  brg2/cntr_dutyA7_0_I_119/B  brg2/cntr_dutyA7_0_I_119/Y  brg2/cntr_dutyA7_0_I_124/C  brg2/cntr_dutyA7_0_I_124/Y  brg2/cntr_dutyA7_0_I_126/B  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[14\]/CLK  brg2/cntr_dutyA\[14\]/Q  brg2/cntr_dutyA7_0_I_99/B  brg2/cntr_dutyA7_0_I_99/Y  brg2/cntr_dutyA7_0_I_104/C  brg2/cntr_dutyA7_0_I_104/Y  brg2/cntr_dutyA7_0_I_106/B  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[23\]/CLK  brg2/cntr_dutyA\[23\]/Q  brg2/cntr_dutyA7_0_I_56/B  brg2/cntr_dutyA7_0_I_56/Y  brg2/cntr_dutyA7_0_I_61/C  brg2/cntr_dutyA7_0_I_61/Y  brg2/cntr_dutyA7_0_I_63/B  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[5\]/CLK  brg1/cntr_dutyC\[5\]/Q  brg1/cntr_dutyC6_0_I_118/B  brg1/cntr_dutyC6_0_I_118/Y  brg1/cntr_dutyC6_0_I_120/C  brg1/cntr_dutyC6_0_I_120/Y  brg1/cntr_dutyC6_0_I_125/A  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[10\]/CLK  brg1/cntr_dutyC\[10\]/Q  brg1/cntr_dutyC6_0_I_98/B  brg1/cntr_dutyC6_0_I_98/Y  brg1/cntr_dutyC6_0_I_100/C  brg1/cntr_dutyC6_0_I_100/Y  brg1/cntr_dutyC6_0_I_105/A  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[19\]/CLK  brg1/cntr_dutyC\[19\]/Q  brg1/cntr_dutyC6_0_I_55/B  brg1/cntr_dutyC6_0_I_55/Y  brg1/cntr_dutyC6_0_I_57/C  brg1/cntr_dutyC6_0_I_57/Y  brg1/cntr_dutyC6_0_I_62/A  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/counter/count_RNIQ2S291\[30\]/A  mel_mod/counter/count_RNIQ2S291\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/C  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_120/B  brg3/cntr_dutyA7_0_I_120/Y  brg3/cntr_dutyA7_0_I_125/A  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[11\]/CLK  brg3/cntr_dutyA\[11\]/Q  brg3/cntr_dutyA7_0_I_100/B  brg3/cntr_dutyA7_0_I_100/Y  brg3/cntr_dutyA7_0_I_105/A  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[20\]/CLK  brg3/cntr_dutyA\[20\]/Q  brg3/cntr_dutyA7_0_I_57/B  brg3/cntr_dutyA7_0_I_57/Y  brg3/cntr_dutyA7_0_I_62/A  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_93/A  brg4/cntr_dutyA7_0_I_93/Y  brg4/cntr_dutyA7_0_I_94/B  brg4/cntr_dutyA7_0_I_94/Y  brg4/cntr_dutyA7_0_I_95/C  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA7_0_I_131/B  brg4/cntr_dutyA7_0_I_131/Y  brg4/cntr_dutyA7_0_I_136/A  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_12/B  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_23/B  hotlink/un1_out_ram_rd_pt_0_I_23/Y  hotlink/un1_out_ram_rd_pt_0_I_28/C  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[12\]/CLK  coll_mod/txr_fsm\[12\]/Q  coll_mod/txr_fsm_RNO\[13\]/B  coll_mod/txr_fsm_RNO\[13\]/Y  coll_mod/txr_fsm\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[27\]/CLK  brg3/cntr_dutyA\[27\]/Q  brg3/cntr_dutyA7_0_I_33/B  brg3/cntr_dutyA7_0_I_33/Y  brg3/cntr_dutyA7_0_I_35/C  brg3/cntr_dutyA7_0_I_35/Y  brg3/cntr_dutyA7_0_I_40/A  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNO\[29\]/A  brg1/cntr_dutyA_RNO\[29\]/Y  brg1/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[8\]/CLK  brg4/cntr_dutyA\[8\]/Q  brg4/cntr_dutyA7_0_I_121/A  brg4/cntr_dutyA7_0_I_121/Y  brg4/cntr_dutyA7_0_I_125/C  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[13\]/CLK  brg4/cntr_dutyA\[13\]/Q  brg4/cntr_dutyA7_0_I_101/A  brg4/cntr_dutyA7_0_I_101/Y  brg4/cntr_dutyA7_0_I_105/C  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[22\]/CLK  brg4/cntr_dutyA\[22\]/Q  brg4/cntr_dutyA7_0_I_58/A  brg4/cntr_dutyA7_0_I_58/Y  brg4/cntr_dutyA7_0_I_62/C  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIR9IDA\[15\]/B  brk1/CycleCount_RNIR9IDA\[15\]/Y  brk1/CycleCount_RNIMHSA01\[15\]/A  brk1/CycleCount_RNIMHSA01\[15\]/Y  brk1/clk_divider_RNI52RMB1\[15\]/C  brk1/clk_divider_RNI52RMB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/A  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/un8_OPB_DO_5_RNIH43LK/A  can_control/un8_OPB_DO_5_RNIH43LK/Y  can_control/control_RNIFJS5L1\[2\]/B  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIMOOBM\[7\]/B  rs485_mod/sp485_1_data_RNIMOOBM\[7\]/Y  rs485_mod/coll_sp2_in_d_RNIGN8B11\[7\]/C  rs485_mod/coll_sp2_in_d_RNIGN8B11\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/B  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA7_0_I_122/A  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[12\]/CLK  brg5/cntr_dutyA\[12\]/Q  brg5/cntr_dutyA7_0_I_102/A  brg5/cntr_dutyA7_0_I_102/Y  brg5/cntr_dutyA7_0_I_105/B  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[21\]/CLK  brg5/cntr_dutyA\[21\]/Q  brg5/cntr_dutyA7_0_I_59/A  brg5/cntr_dutyA7_0_I_59/Y  brg5/cntr_dutyA7_0_I_62/B  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA7_0_I_122/A  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[12\]/CLK  brg2/cntr_dutyA\[12\]/Q  brg2/cntr_dutyA7_0_I_102/A  brg2/cntr_dutyA7_0_I_102/Y  brg2/cntr_dutyA7_0_I_105/B  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[21\]/CLK  brg2/cntr_dutyA\[21\]/Q  brg2/cntr_dutyA7_0_I_59/A  brg2/cntr_dutyA7_0_I_59/Y  brg2/cntr_dutyA7_0_I_62/B  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[15\]/CLK  brg4/cntr_dutyA\[15\]/Q  brg4/cntr_dutyA7_0_I_85/B  brg4/cntr_dutyA7_0_I_85/Y  brg4/cntr_dutyA7_0_I_88/A  brg4/cntr_dutyA7_0_I_88/Y  brg4/cntr_dutyA7_0_I_95/A  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[24\]/CLK  brg4/cntr_dutyA\[24\]/Q  brg4/cntr_dutyA7_0_I_46/B  brg4/cntr_dutyA7_0_I_46/Y  brg4/cntr_dutyA7_0_I_49/A  brg4/cntr_dutyA7_0_I_49/Y  brg4/cntr_dutyA7_0_I_52/A  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/clk1x_enable_RNO/A  coll_mod/med_mod/u1/clk1x_enable_RNO/Y  coll_mod/med_mod/u1/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  can_control/OPB_DO_1_t_0_21_0_iv_2/B  can_control/OPB_DO_1_t_0_21_0_iv_2/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/A  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC6_0_I_129/B  brg2/cntr_dutyC6_0_I_129/Y  brg2/cntr_dutyC6_0_I_131/C  brg2/cntr_dutyC6_0_I_131/Y  brg2/cntr_dutyC6_0_I_136/A  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[2\]/CLK  coll_mod/rx_dhr\[2\]/Q  coll_mod/rxbuf_in_RNO\[2\]/C  coll_mod/rxbuf_in_RNO\[2\]/Y  coll_mod/rxbuf_in\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[3\]/CLK  coll_mod/rx_dhr\[3\]/Q  coll_mod/rxbuf_in_RNO\[3\]/C  coll_mod/rxbuf_in_RNO\[3\]/Y  coll_mod/rxbuf_in\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[1\]/CLK  coll_mod/rx_dhr\[1\]/Q  coll_mod/rxbuf_in_RNO\[1\]/C  coll_mod/rxbuf_in_RNO\[1\]/Y  coll_mod/rxbuf_in\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[5\]/CLK  coll_mod/rx_dhr\[5\]/Q  coll_mod/rxbuf_in_RNO\[5\]/C  coll_mod/rxbuf_in_RNO\[5\]/Y  coll_mod/rxbuf_in\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[6\]/CLK  coll_mod/rx_dhr\[6\]/Q  coll_mod/rxbuf_in_RNO\[6\]/C  coll_mod/rxbuf_in_RNO\[6\]/Y  coll_mod/rxbuf_in\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[7\]/CLK  coll_mod/rx_dhr\[7\]/Q  coll_mod/rxbuf_in_RNO\[7\]/C  coll_mod/rxbuf_in_RNO\[7\]/Y  coll_mod/rxbuf_in\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[0\]/CLK  coll_mod/rx_dhr\[0\]/Q  coll_mod/rxbuf_in_RNO\[0\]/C  coll_mod/rxbuf_in_RNO\[0\]/Y  coll_mod/rxbuf_in\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[4\]/CLK  coll_mod/rx_dhr\[4\]/Q  coll_mod/rxbuf_in_RNO\[4\]/C  coll_mod/rxbuf_in_RNO\[4\]/Y  coll_mod/rxbuf_in\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI91BHO\[14\]/B  hotlink/rtclk_divider_RNI91BHO\[14\]/Y  hotlink/glitch_count_RNIHSHPI6\[14\]/B  hotlink/glitch_count_RNIHSHPI6\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/A  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[11\]/CLK  brg1/cntr_dutyA\[11\]/Q  brg1/cntr_dutyA7_0_I_100/B  brg1/cntr_dutyA7_0_I_100/Y  brg1/cntr_dutyA7_0_I_105/A  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[21\]/CLK  brg4/cntr_dutyA\[21\]/Q  brg4/cntr_dutyA7_0_I_59/A  brg4/cntr_dutyA7_0_I_59/Y  brg4/cntr_dutyA7_0_I_62/B  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[3\]/CLK  brg2/cntr_dutyA\[3\]/Q  brg2/cntr_dutyA7_0_I_132/A  brg2/cntr_dutyA7_0_I_132/Y  brg2/cntr_dutyA7_0_I_136/C  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[3\]/CLK  brg5/cntr_dutyA\[3\]/Q  brg5/cntr_dutyA7_0_I_132/A  brg5/cntr_dutyA7_0_I_132/Y  brg5/cntr_dutyA7_0_I_136/C  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_87/B  brg4/cntr_dutyA7_0_I_87/Y  brg4/cntr_dutyA7_0_I_88/C  brg4/cntr_dutyA7_0_I_88/Y  brg4/cntr_dutyA7_0_I_95/A  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_48/B  brg4/cntr_dutyA7_0_I_48/Y  brg4/cntr_dutyA7_0_I_49/C  brg4/cntr_dutyA7_0_I_49/Y  brg4/cntr_dutyA7_0_I_52/A  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIPC37B\[27\]/B  brg5/CycleCount_RNIPC37B\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/C  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_14/C  can_control/OPB_DO_1_t_0_3_0_iv_14/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/A  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI82VJA\[18\]/B  brg1/CycleCount_RNI82VJA\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/B  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/med_we_RNO_0/A  coll_mod/med_we_RNO_0/Y  coll_mod/med_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[27\]/CLK  brg1/cntr_dutyA\[27\]/Q  brg1/cntr_dutyA7_0_I_33/B  brg1/cntr_dutyA7_0_I_33/Y  brg1/cntr_dutyA7_0_I_35/C  brg1/cntr_dutyA7_0_I_35/Y  brg1/cntr_dutyA7_0_I_40/A  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[4\]/CLK  brg5/cntr_dutyC\[4\]/Q  brg5/cntr_dutyC_RNI3C3F1\[4\]/B  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[4\]/CLK  brg4/cntr_dutyC\[4\]/Q  brg4/cntr_dutyC_RNIU5QK1\[4\]/B  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[4\]/CLK  brg4/cntr_dutyB\[4\]/Q  brg4/cntr_dutyB_RNIPMAF1\[4\]/B  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[4\]/CLK  brg3/cntr_dutyC\[4\]/Q  brg3/cntr_dutyC_RNIPVGQ1\[4\]/B  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[4\]/CLK  brg2/cntr_dutyA\[4\]/Q  brg2/cntr_dutyA_RNIAR8L1\[4\]/B  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[4\]/CLK  brg2/cntr_dutyB\[4\]/Q  brg2/cntr_dutyB_RNIFAOQ1\[4\]/B  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI1GSOA\[20\]/B  brg4/CycleCount_RNI1GSOA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/A  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNI5RTCA\[20\]/B  hotlink/glitch_count_RNI5RTCA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/A  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_3/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_89/B  brg3/cntr_dutyA7_0_I_89/Y  brg3/cntr_dutyA7_0_I_91/A  brg3/cntr_dutyA7_0_I_91/Y  brg3/cntr_dutyA7_0_I_95/B  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/B  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un27_OPB_DO_i/B  ilim_dac_mod/un27_OPB_DO_i/Y  ilim_dac_mod/address_RNIEPSKB\[2\]/B  ilim_dac_mod/address_RNIEPSKB\[2\]/Y  ilim_dac_mod/data_RNIDROL11\[2\]/B  ilim_dac_mod/data_RNIDROL11\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/C  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC6_0_I_129/B  brg1/cntr_dutyC6_0_I_129/Y  brg1/cntr_dutyC6_0_I_131/C  brg1/cntr_dutyC6_0_I_131/Y  brg1/cntr_dutyC6_0_I_136/A  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[2\]/CLK  brg2/cntr_dutyA\[2\]/Q  brg2/cntr_dutyA7_0_I_133/A  brg2/cntr_dutyA7_0_I_133/Y  brg2/cntr_dutyA7_0_I_136/B  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[2\]/CLK  brg5/cntr_dutyA\[2\]/Q  brg5/cntr_dutyA7_0_I_133/A  brg5/cntr_dutyA7_0_I_133/Y  brg5/cntr_dutyA7_0_I_136/B  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIGJNPA\[13\]/B  brk2/over_i_set_RNIGJNPA\[13\]/Y  brk2/sample_time_set_RNIJTDP01\[13\]/B  brk2/sample_time_set_RNIJTDP01\[13\]/Y  brk2/clk_divider_RNIG9OF02\[13\]/B  brk2/clk_divider_RNIG9OF02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/B  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI2TDBA\[7\]/B  brk1/over_i_set_RNI2TDBA\[7\]/Y  brk1/over_i_set_RNI9V5UV\[7\]/B  brk1/over_i_set_RNI9V5UV\[7\]/Y  brk1/clk_divider_RNI9LT7B1\[7\]/C  brk1/clk_divider_RNI9LT7B1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/A  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_6_0_iv_0/B  can_control/OPB_DO_1_t_0_6_0_iv_0/Y  can_control/OPB_DO_1_t_0_6_0_iv_1/C  can_control/OPB_DO_1_t_0_6_0_iv_1/Y  can_control/OPB_DO_1_t_0_6_0_iv_4/B  can_control/OPB_DO_1_t_0_6_0_iv_4/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/C  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/B  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_92/A  brg3/cntr_dutyA7_0_I_92/Y  brg3/cntr_dutyA7_0_I_94/A  brg3/cntr_dutyA7_0_I_94/Y  brg3/cntr_dutyA7_0_I_95/C  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNO\[28\]/A  brg5/cntr_dutyC_RNO\[28\]/Y  brg5/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNO\[28\]/A  brg4/cntr_dutyC_RNO\[28\]/Y  brg4/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNO\[28\]/A  brg4/cntr_dutyB_RNO\[28\]/Y  brg4/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNO\[28\]/A  brg3/cntr_dutyC_RNO\[28\]/Y  brg3/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNO\[28\]/A  brg2/cntr_dutyA_RNO\[28\]/Y  brg2/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNO\[28\]/A  brg2/cntr_dutyB_RNO\[28\]/Y  brg2/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNO\[28\]/A  brk2/cntr_dutyA_RNO\[28\]/Y  brk2/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNO\[28\]/A  brk1/cntr_dutyA_RNO\[28\]/Y  brk1/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNO\[28\]/A  brg5/cntr_dutyB_RNO\[28\]/Y  brg5/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNO\[28\]/A  brg1/cntr_dutyC_RNO\[28\]/Y  brg1/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNO\[28\]/A  brg1/cntr_dutyB_RNO\[28\]/Y  brg1/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNO\[28\]/A  brg5/cntr_dutyA_RNO\[28\]/Y  brg5/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNI364CA1\[16\]/B  brk2/sample_time_set_RNI364CA1\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/C  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_89/B  brg1/cntr_dutyA7_0_I_89/Y  brg1/cntr_dutyA7_0_I_91/A  brg1/cntr_dutyA7_0_I_91/Y  brg1/cntr_dutyA7_0_I_95/B  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_31/B  brg5/cntr_dutyC6_0_I_31/Y  brg5/cntr_dutyC6_0_I_37/C  brg5/cntr_dutyC6_0_I_37/Y  brg5/cntr_dutyC6_0_I_40/B  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_31/B  brg5/cntr_dutyB6_0_I_31/Y  brg5/cntr_dutyB6_0_I_37/C  brg5/cntr_dutyB6_0_I_37/Y  brg5/cntr_dutyB6_0_I_40/B  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_31/B  brg4/cntr_dutyC6_0_I_31/Y  brg4/cntr_dutyC6_0_I_37/C  brg4/cntr_dutyC6_0_I_37/Y  brg4/cntr_dutyC6_0_I_40/B  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_31/B  brg4/cntr_dutyB6_0_I_31/Y  brg4/cntr_dutyB6_0_I_37/C  brg4/cntr_dutyB6_0_I_37/Y  brg4/cntr_dutyB6_0_I_40/B  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_31/B  brg3/cntr_dutyC6_0_I_31/Y  brg3/cntr_dutyC6_0_I_37/C  brg3/cntr_dutyC6_0_I_37/Y  brg3/cntr_dutyC6_0_I_40/B  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_31/B  brg2/cntr_dutyB6_0_I_31/Y  brg2/cntr_dutyB6_0_I_37/C  brg2/cntr_dutyB6_0_I_37/Y  brg2/cntr_dutyB6_0_I_40/B  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/LPMUX_RE_0_a2_0_a2/C  add_dec/LPMUX_RE_0_a2_0_a2/Y  brg3/LP_MUX_S_c_m\[2\]/B  brg3/LP_MUX_S_c_m\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_4/A  can_control/OPB_DO_1_t_0_28_iv_4/Y  can_control/OPB_DO_1_t_0_28_iv_7/C  can_control/OPB_DO_1_t_0_28_iv_7/Y  can_control/control_RNIU5UUM5\[2\]/B  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_92/A  brg1/cntr_dutyA7_0_I_92/Y  brg1/cntr_dutyA7_0_I_94/A  brg1/cntr_dutyA7_0_I_94/Y  brg1/cntr_dutyA7_0_I_95/C  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[5\]/CLK  hotlink/out_ram_rd_pt\[5\]/Q  hotlink/un3_out_ram_rd_pt_I_14/B  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[9\]/CLK  brg4/cntr_dutyA\[9\]/Q  brg4/cntr_dutyA7_0_I_119/B  brg4/cntr_dutyA7_0_I_119/Y  brg4/cntr_dutyA7_0_I_124/C  brg4/cntr_dutyA7_0_I_124/Y  brg4/cntr_dutyA7_0_I_126/B  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[14\]/CLK  brg4/cntr_dutyA\[14\]/Q  brg4/cntr_dutyA7_0_I_99/B  brg4/cntr_dutyA7_0_I_99/Y  brg4/cntr_dutyA7_0_I_104/C  brg4/cntr_dutyA7_0_I_104/Y  brg4/cntr_dutyA7_0_I_106/B  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[23\]/CLK  brg4/cntr_dutyA\[23\]/Q  brg4/cntr_dutyA7_0_I_56/B  brg4/cntr_dutyA7_0_I_56/Y  brg4/cntr_dutyA7_0_I_61/C  brg4/cntr_dutyA7_0_I_61/Y  brg4/cntr_dutyA7_0_I_63/B  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  brg1/p_switch_m\[2\]/B  brg1/p_switch_m\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_7/B  can_control/OPB_DO_1_t_0_28_iv_7/Y  can_control/control_RNIU5UUM5\[2\]/B  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/CycleCount_RNIB95KD\[6\]/C  brg5/CycleCount_RNIB95KD\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_15/A  can_control/OPB_DO_1_t_0_24_0_iv_15/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/B  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_22/C  can_control/OPB_DO_1_t_0_24_0_iv_22/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/C  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un1_out_ram_rd_pt_0_I_22/A  hotlink/un1_out_ram_rd_pt_0_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_24/C  hotlink/un1_out_ram_rd_pt_0_I_24/Y  hotlink/un1_out_ram_rd_pt_0_I_29/A  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNIUP3OD\[13\]/B  brg3/clk_divider_RNIUP3OD\[13\]/Y  brg3/clk_divider_RNIQJM4O\[13\]/A  brg3/clk_divider_RNIQJM4O\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/B  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNIMH3OD\[11\]/B  brg3/clk_divider_RNIMH3OD\[11\]/Y  brg3/clk_divider_RNIIBM4O\[11\]/A  brg3/clk_divider_RNIIBM4O\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/B  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_10/B  can_control/OPB_DO_1_t_0_11_0_iv_10/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/C  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_80/A  brg5/cntr_dutyA7_0_I_80/Y  brg5/cntr_dutyA7_0_I_83/C  brg5/cntr_dutyA7_0_I_83/Y  brg5/cntr_dutyA7_0_I_84/B  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_80/A  brg2/cntr_dutyA7_0_I_80/Y  brg2/cntr_dutyA7_0_I_83/C  brg2/cntr_dutyA7_0_I_83/Y  brg2/cntr_dutyA7_0_I_84/B  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[4\]/CLK  brk2/cntr_dutyA\[4\]/Q  brk2/cntr_dutyA_RNIU76J\[4\]/B  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[4\]/CLK  brk1/cntr_dutyA\[4\]/Q  brk1/cntr_dutyA_RNIP1TO\[4\]/B  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[4\]/CLK  brg5/cntr_dutyB\[4\]/Q  brg5/cntr_dutyB_RNIUSJ91\[4\]/B  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[4\]/CLK  brg1/cntr_dutyC\[4\]/Q  brg1/cntr_dutyC_RNIFJU52\[4\]/B  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[4\]/CLK  brg1/cntr_dutyB\[4\]/Q  brg1/cntr_dutyB_RNIA4F02\[4\]/B  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI4VVJA\[23\]/B  brg1/CycleCount_RNI4VVJA\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/B  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNIBB52C\[7\]/B  hotlink/rtclk_divider_RNIBB52C\[7\]/Y  hotlink/rtclk_divider_RNIR8L9J2\[7\]/B  hotlink/rtclk_divider_RNIR8L9J2\[7\]/Y  hotlink/glitch_count_RNIL03UT2\[7\]/C  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m164/C  rs485_mod/m164/Y  rs485_mod/m166_0/A  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/C  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI2HSOA\[21\]/B  brg4/CycleCount_RNI2HSOA\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/A  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI71VJA\[17\]/B  brg1/CycleCount_RNI71VJA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/C  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIF2G3E\[5\]/A  brg3/CycleCount_RNIF2G3E\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_24/A  can_control/OPB_DO_1_t_0_25_0_iv_24/Y  can_control/OPB_DO_1_t_0_25_0_iv_31/A  can_control/OPB_DO_1_t_0_25_0_iv_31/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/C  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNI36KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNI36KP6/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNIEHITR1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNIEHITR1/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/C  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[4\]/CLK  brg5/cntr_dutyA\[4\]/Q  brg5/cntr_dutyA7_0_I_130/B  brg5/cntr_dutyA7_0_I_130/Y  brg5/cntr_dutyA7_0_I_135/C  brg5/cntr_dutyA7_0_I_135/Y  brg5/cntr_dutyA7_0_I_137/B  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_93/A  brg3/cntr_dutyA7_0_I_93/Y  brg3/cntr_dutyA7_0_I_94/B  brg3/cntr_dutyA7_0_I_94/Y  brg3/cntr_dutyA7_0_I_95/C  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[4\]/CLK  brg2/cntr_dutyA\[4\]/Q  brg2/cntr_dutyA7_0_I_130/B  brg2/cntr_dutyA7_0_I_130/Y  brg2/cntr_dutyA7_0_I_135/C  brg2/cntr_dutyA7_0_I_135/Y  brg2/cntr_dutyA7_0_I_137/B  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA7_0_I_131/B  brg3/cntr_dutyA7_0_I_131/Y  brg3/cntr_dutyA7_0_I_136/A  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIFINPA\[12\]/B  brk2/over_i_set_RNIFINPA\[12\]/Y  brk2/CycleCount_RNI88JHL\[12\]/B  brk2/CycleCount_RNI88JHL\[12\]/Y  brk2/sample_time_set_RNIGQDP01\[12\]/B  brk2/sample_time_set_RNIGQDP01\[12\]/Y  brk2/clk_divider_RNIC5OF02\[12\]/B  brk2/clk_divider_RNIC5OF02\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIU67QO\[15\]/C  brg2/sample_time_set_RNIU67QO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/C  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA7_0_I_122/A  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[12\]/CLK  brg4/cntr_dutyA\[12\]/Q  brg4/cntr_dutyA7_0_I_102/A  brg4/cntr_dutyA7_0_I_102/Y  brg4/cntr_dutyA7_0_I_105/B  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIQ4T7O\[15\]/C  brg1/CycleCount_RNIQ4T7O\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/A  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[8\]/CLK  brg3/cntr_dutyA\[8\]/Q  brg3/cntr_dutyA7_0_I_121/A  brg3/cntr_dutyA7_0_I_121/Y  brg3/cntr_dutyA7_0_I_125/C  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[13\]/CLK  brg3/cntr_dutyA\[13\]/Q  brg3/cntr_dutyA7_0_I_101/A  brg3/cntr_dutyA7_0_I_101/Y  brg3/cntr_dutyA7_0_I_105/C  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[22\]/CLK  brg3/cntr_dutyA\[22\]/Q  brg3/cntr_dutyA7_0_I_58/A  brg3/cntr_dutyA7_0_I_58/Y  brg3/cntr_dutyA7_0_I_62/C  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_81/A  brg5/cntr_dutyA7_0_I_81/Y  brg5/cntr_dutyA7_0_I_83/B  brg5/cntr_dutyA7_0_I_83/Y  brg5/cntr_dutyA7_0_I_84/B  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_81/A  brg2/cntr_dutyA7_0_I_81/Y  brg2/cntr_dutyA7_0_I_83/B  brg2/cntr_dutyA7_0_I_83/Y  brg2/cntr_dutyA7_0_I_84/B  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/state_RNI2IS62\[21\]/B  ad1_mod/state_RNI2IS62\[21\]/Y  ad1_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[3\]/CLK  brg4/cntr_dutyA\[3\]/Q  brg4/cntr_dutyA7_0_I_132/A  brg4/cntr_dutyA7_0_I_132/Y  brg4/cntr_dutyA7_0_I_136/C  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIOIB0N\[14\]/B  rs485_mod/sp485_2_data_RNIOIB0N\[14\]/Y  rs485_mod/imtx_in_d_RNI4V2621\[14\]/C  rs485_mod/imtx_in_d_RNI4V2621\[14\]/Y  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/A  rs485_mod/amtx_in_d_RNIHCNKQ2\[14\]/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/B  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIE45UM\[10\]/B  rs485_mod/sp485_2_data_RNIE45UM\[10\]/Y  rs485_mod/imtx_in_d_RNIMCS321\[10\]/C  rs485_mod/imtx_in_d_RNIMCS321\[10\]/Y  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/A  rs485_mod/amtx_in_d_RNIF5GIQ2\[10\]/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/B  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIMKF0N\[31\]/B  rs485_mod/sp485_2_data_RNIMKF0N\[31\]/Y  rs485_mod/imtx_in_d_RNI129621\[31\]/C  rs485_mod/imtx_in_d_RNI129621\[31\]/Y  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/A  rs485_mod/amtx_in_d_RNI9K7LQ2\[31\]/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/B  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_1/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNICKNDB_1/Y  can_control/OPB_DO_1_t_0_25_0_iv_24/C  can_control/OPB_DO_1_t_0_25_0_iv_24/Y  can_control/OPB_DO_1_t_0_25_0_iv_31/A  can_control/OPB_DO_1_t_0_25_0_iv_31/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/C  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIQMRNA\[13\]/B  brk2/CycleCount_RNIQMRNA\[13\]/Y  brk2/sample_time_set_RNIJTDP01\[13\]/A  brk2/sample_time_set_RNIJTDP01\[13\]/Y  brk2/clk_divider_RNIG9OF02\[13\]/B  brk2/clk_divider_RNIG9OF02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIP1MTA\[27\]/B  brk2/sample_time_set_RNIP1MTA\[27\]/Y  brk2/sample_time_set_RNIOUILL\[27\]/B  brk2/sample_time_set_RNIOUILL\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_15/C  can_control/OPB_DO_1_t_0_3_0_iv_15/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/C  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIQ2MTA\[28\]/B  brk2/sample_time_set_RNIQ2MTA\[28\]/Y  brk2/sample_time_set_RNIQ0JLL\[28\]/B  brk2/sample_time_set_RNIQ0JLL\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_13/C  can_control/OPB_DO_1_t_0_2_0_iv_13/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/C  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIPLRNA\[12\]/B  brk2/CycleCount_RNIPLRNA\[12\]/Y  brk2/CycleCount_RNI88JHL\[12\]/A  brk2/CycleCount_RNI88JHL\[12\]/Y  brk2/sample_time_set_RNIGQDP01\[12\]/B  brk2/sample_time_set_RNIGQDP01\[12\]/Y  brk2/clk_divider_RNIC5OF02\[12\]/B  brk2/clk_divider_RNIC5OF02\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/txr_busy_RNI0H8BB1/C  coll_mod/txr_busy_RNI0H8BB1/Y  can_control/control_RNIO09TIA1\[1\]/A  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNICMOEA\[7\]/B  brk1/CycleCount_RNICMOEA\[7\]/Y  brk1/over_i_set_RNI9V5UV\[7\]/A  brk1/over_i_set_RNI9V5UV\[7\]/Y  brk1/clk_divider_RNI9LT7B1\[7\]/C  brk1/clk_divider_RNI9LT7B1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/A  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[15\]/CLK  brg3/cntr_dutyA\[15\]/Q  brg3/cntr_dutyA7_0_I_85/B  brg3/cntr_dutyA7_0_I_85/Y  brg3/cntr_dutyA7_0_I_88/A  brg3/cntr_dutyA7_0_I_88/Y  brg3/cntr_dutyA7_0_I_95/A  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[24\]/CLK  brg3/cntr_dutyA\[24\]/Q  brg3/cntr_dutyA7_0_I_46/B  brg3/cntr_dutyA7_0_I_46/Y  brg3/cntr_dutyA7_0_I_49/A  brg3/cntr_dutyA7_0_I_49/Y  brg3/cntr_dutyA7_0_I_52/A  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_93/A  brg1/cntr_dutyA7_0_I_93/Y  brg1/cntr_dutyA7_0_I_94/B  brg1/cntr_dutyA7_0_I_94/Y  brg1/cntr_dutyA7_0_I_95/C  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIB5UBB\[13\]/B  rs485_mod/sp485_2_data_RNIB5UBB\[13\]/Y  rs485_mod/test_pattern_RNIKA5UM\[13\]/C  rs485_mod/test_pattern_RNIKA5UM\[13\]/Y  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/A  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/A  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNI94VBB\[20\]/B  rs485_mod/sp485_2_data_RNI94VBB\[20\]/Y  rs485_mod/test_pattern_RNIG87UM\[20\]/C  rs485_mod/test_pattern_RNIG87UM\[20\]/Y  rs485_mod/imtx_in_d_RNIPIV321\[20\]/C  rs485_mod/imtx_in_d_RNIPIV321\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/A  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIGBVBB\[27\]/B  rs485_mod/sp485_2_data_RNIGBVBB\[27\]/Y  rs485_mod/test_pattern_RNIUM7UM\[27\]/C  rs485_mod/test_pattern_RNIUM7UM\[27\]/Y  rs485_mod/imtx_in_d_RNIE80421\[27\]/C  rs485_mod/imtx_in_d_RNIE80421\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/A  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIFAVBB\[26\]/B  rs485_mod/sp485_2_data_RNIFAVBB\[26\]/Y  rs485_mod/test_pattern_RNISK7UM\[26\]/C  rs485_mod/test_pattern_RNISK7UM\[26\]/Y  rs485_mod/imtx_in_d_RNIB50421\[26\]/C  rs485_mod/imtx_in_d_RNIB50421\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/A  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIA60CB\[30\]/B  rs485_mod/sp485_2_data_RNIA60CB\[30\]/Y  rs485_mod/test_pattern_RNIIC9UM\[30\]/C  rs485_mod/test_pattern_RNIIC9UM\[30\]/Y  rs485_mod/imtx_in_d_RNISO2421\[30\]/C  rs485_mod/imtx_in_d_RNISO2421\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/A  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA7_0_I_131/B  brg1/cntr_dutyA7_0_I_131/Y  brg1/cntr_dutyA7_0_I_136/A  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_87/B  brg3/cntr_dutyA7_0_I_87/Y  brg3/cntr_dutyA7_0_I_88/C  brg3/cntr_dutyA7_0_I_88/Y  brg3/cntr_dutyA7_0_I_95/A  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_48/B  brg3/cntr_dutyA7_0_I_48/Y  brg3/cntr_dutyA7_0_I_49/C  brg3/cntr_dutyA7_0_I_49/Y  brg3/cntr_dutyA7_0_I_52/A  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/state_RNIPRP41\[21\]/B  ad2_mod/state_RNIPRP41\[21\]/Y  ad2_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNIIGBST\[2\]/A  coll_mod/txr_bytes_RNIIGBST\[2\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/A  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNINLBST\[7\]/A  coll_mod/txr_bytes_RNINLBST\[7\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/A  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[18\]/B  brg1/dev_sp1_m\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_0/C  can_control/OPB_DO_1_t_0_12_0_iv_0/Y  can_control/OPB_DO_1_t_0_12_0_iv_1/C  can_control/OPB_DO_1_t_0_12_0_iv_1/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/B  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[28\]/CLK  brg3/cntr_dutyB\[28\]/Q  brg3/cntr_dutyB6_0_I_31/B  brg3/cntr_dutyB6_0_I_31/Y  brg3/cntr_dutyB6_0_I_37/C  brg3/cntr_dutyB6_0_I_37/Y  brg3/cntr_dutyB6_0_I_40/B  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_31/B  brg1/cntr_dutyB6_0_I_31/Y  brg1/cntr_dutyB6_0_I_37/C  brg1/cntr_dutyB6_0_I_37/Y  brg1/cntr_dutyB6_0_I_40/B  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_0/A  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/B  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/Y  rs485_mod/sp485_2_data_RNIMK6621\[29\]/C  rs485_mod/sp485_2_data_RNIMK6621\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/C  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[9\]/CLK  pci_target/OPB_ADDR\[9\]/Q  add_dec/MEL_RE_0_a2_6_a2_2_2/B  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIV69QA\[3\]/B  brk2/over_i_set_RNIV69QA\[3\]/Y  brk2/CycleCount_RNI028A01\[3\]/B  brk2/CycleCount_RNI028A01\[3\]/Y  brk2/clk_divider_RNICGS402\[3\]/B  brk2/clk_divider_RNICGS402\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/C  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[8\]/CLK  brg1/cntr_dutyA\[8\]/Q  brg1/cntr_dutyA7_0_I_121/A  brg1/cntr_dutyA7_0_I_121/Y  brg1/cntr_dutyA7_0_I_125/C  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[13\]/CLK  brg1/cntr_dutyA\[13\]/Q  brg1/cntr_dutyA7_0_I_101/A  brg1/cntr_dutyA7_0_I_101/Y  brg1/cntr_dutyA7_0_I_105/C  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[22\]/CLK  brg1/cntr_dutyA\[22\]/Q  brg1/cntr_dutyA7_0_I_58/A  brg1/cntr_dutyA7_0_I_58/Y  brg1/cntr_dutyA7_0_I_62/C  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIFR99O\[8\]/B  hotlink/refclk_divider_RNIFR99O\[8\]/Y  hotlink/refclk_divider_RNI5SIBP1\[8\]/A  hotlink/refclk_divider_RNI5SIBP1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/A  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_86/B  brg5/cntr_dutyC6_0_I_86/Y  brg5/cntr_dutyC6_0_I_88/B  brg5/cntr_dutyC6_0_I_88/Y  brg5/cntr_dutyC6_0_I_95/A  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_47/B  brg5/cntr_dutyC6_0_I_47/Y  brg5/cntr_dutyC6_0_I_49/B  brg5/cntr_dutyC6_0_I_49/Y  brg5/cntr_dutyC6_0_I_52/A  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_86/B  brg5/cntr_dutyB6_0_I_86/Y  brg5/cntr_dutyB6_0_I_88/B  brg5/cntr_dutyB6_0_I_88/Y  brg5/cntr_dutyB6_0_I_95/A  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_47/B  brg5/cntr_dutyB6_0_I_47/Y  brg5/cntr_dutyB6_0_I_49/B  brg5/cntr_dutyB6_0_I_49/Y  brg5/cntr_dutyB6_0_I_52/A  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_86/B  brg4/cntr_dutyC6_0_I_86/Y  brg4/cntr_dutyC6_0_I_88/B  brg4/cntr_dutyC6_0_I_88/Y  brg4/cntr_dutyC6_0_I_95/A  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_47/B  brg4/cntr_dutyC6_0_I_47/Y  brg4/cntr_dutyC6_0_I_49/B  brg4/cntr_dutyC6_0_I_49/Y  brg4/cntr_dutyC6_0_I_52/A  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_86/B  brg4/cntr_dutyB6_0_I_86/Y  brg4/cntr_dutyB6_0_I_88/B  brg4/cntr_dutyB6_0_I_88/Y  brg4/cntr_dutyB6_0_I_95/A  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_47/B  brg4/cntr_dutyB6_0_I_47/Y  brg4/cntr_dutyB6_0_I_49/B  brg4/cntr_dutyB6_0_I_49/Y  brg4/cntr_dutyB6_0_I_52/A  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_86/B  brg3/cntr_dutyC6_0_I_86/Y  brg3/cntr_dutyC6_0_I_88/B  brg3/cntr_dutyC6_0_I_88/Y  brg3/cntr_dutyC6_0_I_95/A  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_47/B  brg3/cntr_dutyC6_0_I_47/Y  brg3/cntr_dutyC6_0_I_49/B  brg3/cntr_dutyC6_0_I_49/Y  brg3/cntr_dutyC6_0_I_52/A  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_86/B  brg2/cntr_dutyB6_0_I_86/Y  brg2/cntr_dutyB6_0_I_88/B  brg2/cntr_dutyB6_0_I_88/Y  brg2/cntr_dutyB6_0_I_95/A  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_47/B  brg2/cntr_dutyB6_0_I_47/Y  brg2/cntr_dutyB6_0_I_49/B  brg2/cntr_dutyB6_0_I_49/Y  brg2/cntr_dutyB6_0_I_52/A  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[2\]/CLK  brg4/cntr_dutyA\[2\]/Q  brg4/cntr_dutyA7_0_I_133/A  brg4/cntr_dutyA7_0_I_133/Y  brg4/cntr_dutyA7_0_I_136/B  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2/B  add_dec/FOPT_WE_0_a2_0_a2/Y  hotlink/out_ram_we/B  hotlink/out_ram_we/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/A  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/BLKA  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  osc_count/un10_OPB_DO/A  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNI580S9\[10\]/B  osc_count/counter/count_RNI580S9\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_0/C  can_control/OPB_DO_1_t_0_20_0_iv_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_2/C  can_control/OPB_DO_1_t_0_20_0_iv_2/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/C  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/C  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[15\]/CLK  brg1/cntr_dutyA\[15\]/Q  brg1/cntr_dutyA7_0_I_85/B  brg1/cntr_dutyA7_0_I_85/Y  brg1/cntr_dutyA7_0_I_88/A  brg1/cntr_dutyA7_0_I_88/Y  brg1/cntr_dutyA7_0_I_95/A  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[24\]/CLK  brg1/cntr_dutyA\[24\]/Q  brg1/cntr_dutyA7_0_I_46/B  brg1/cntr_dutyA7_0_I_46/Y  brg1/cntr_dutyA7_0_I_49/A  brg1/cntr_dutyA7_0_I_49/Y  brg1/cntr_dutyA7_0_I_52/A  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_32/A  brg5/cntr_dutyA7_0_I_32/Y  brg5/cntr_dutyA7_0_I_36/C  brg5/cntr_dutyA7_0_I_36/Y  brg5/cntr_dutyA7_0_I_40/C  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_32/A  brg2/cntr_dutyA7_0_I_32/Y  brg2/cntr_dutyA7_0_I_36/C  brg2/cntr_dutyA7_0_I_36/Y  brg2/cntr_dutyA7_0_I_40/C  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_87/B  brg1/cntr_dutyA7_0_I_87/Y  brg1/cntr_dutyA7_0_I_88/C  brg1/cntr_dutyA7_0_I_88/Y  brg1/cntr_dutyA7_0_I_95/A  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_48/B  brg1/cntr_dutyA7_0_I_48/Y  brg1/cntr_dutyA7_0_I_49/C  brg1/cntr_dutyA7_0_I_49/Y  brg1/cntr_dutyA7_0_I_52/A  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI93VJA\[19\]/B  brg1/CycleCount_RNI93VJA\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/C  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_10/C  can_control/OPB_DO_1_t_0_11_0_iv_10/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/C  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_90/B  brg5/cntr_dutyA7_0_I_90/Y  brg5/cntr_dutyA7_0_I_91/B  brg5/cntr_dutyA7_0_I_91/Y  brg5/cntr_dutyA7_0_I_95/B  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_90/B  brg2/cntr_dutyA7_0_I_90/Y  brg2/cntr_dutyA7_0_I_91/B  brg2/cntr_dutyA7_0_I_91/Y  brg2/cntr_dutyA7_0_I_95/B  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIPMIFL\[30\]/B  brg4/CycleCount_RNIPMIFL\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_5/B  can_control/OPB_DO_1_t_0_0_0_iv_5/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[3\]/CLK  brg3/cntr_dutyA\[3\]/Q  brg3/cntr_dutyA7_0_I_132/A  brg3/cntr_dutyA7_0_I_132/Y  brg3/cntr_dutyA7_0_I_136/C  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/B  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[1\]/CLK  coll_mod/txr_fsm\[1\]/Q  coll_mod/txr_fsm_RNO\[2\]/B  coll_mod/txr_fsm_RNO\[2\]/Y  coll_mod/txr_fsm\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_6/B  can_control/OPB_DO_1_t_0_12_0_iv_6/Y  can_control/OPB_DO_1_t_0_12_0_iv_9/C  can_control/OPB_DO_1_t_0_12_0_iv_9/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/C  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/B  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi2/CLK  coll_mod/med_mod/u1/mdi2/Q  coll_mod/med_mod/u1/nrz_RNO/A  coll_mod/med_mod/u1/nrz_RNO/Y  coll_mod/med_mod/u1/nrz/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIS7JMA\[17\]/B  brg4/sample_time_set_RNIS7JMA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_9/B  can_control/OPB_DO_1_t_0_13_0_iv_9/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/B  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIK9N3B\[23\]/B  brk1/sample_time_set_RNIK9N3B\[23\]/Y  brk1/CycleCount_RNIEJAHL\[23\]/B  brk1/CycleCount_RNIEJAHL\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/A  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m243_0/C  mel_mod/m243_0/Y  mel_mod/m246_0/B  mel_mod/m246_0/Y  mel_mod/m248_0/A  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNI988EL5\[0\]/A  mel_mod/ack_time_set_RNI988EL5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_7_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_90/B  brg5/cntr_dutyA7_0_I_90/Y  brg5/cntr_dutyA7_0_I_94/C  brg5/cntr_dutyA7_0_I_94/Y  brg5/cntr_dutyA7_0_I_95/C  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_90/B  brg2/cntr_dutyA7_0_I_90/Y  brg2/cntr_dutyA7_0_I_94/C  brg2/cntr_dutyA7_0_I_94/Y  brg2/cntr_dutyA7_0_I_95/C  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_32/A  brg4/cntr_dutyA7_0_I_32/Y  brg4/cntr_dutyA7_0_I_36/C  brg4/cntr_dutyA7_0_I_36/Y  brg4/cntr_dutyA7_0_I_40/C  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_35/B  brg5/cntr_dutyA7_0_I_35/Y  brg5/cntr_dutyA7_0_I_40/A  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_35/B  brg2/cntr_dutyA7_0_I_35/Y  brg2/cntr_dutyA7_0_I_40/A  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_80/A  brg4/cntr_dutyA7_0_I_80/Y  brg4/cntr_dutyA7_0_I_83/C  brg4/cntr_dutyA7_0_I_83/Y  brg4/cntr_dutyA7_0_I_84/B  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[3\]/CLK  brg3/cntr_dutyB\[3\]/Q  brg3/cntr_dutyB_RNIEUDA1\[3\]/B  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO\[29\]/A  brg3/cntr_dutyB_RNO\[29\]/Y  brg3/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI3V0KA\[31\]/B  brg1/CycleCount_RNI3V0KA\[31\]/Y  brg1/sample_time_set_RNI8FNGL\[31\]/C  brg1/sample_time_set_RNI8FNGL\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/B  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[28\]/CLK  brg2/cntr_dutyC\[28\]/Q  brg2/cntr_dutyC6_0_I_31/B  brg2/cntr_dutyC6_0_I_31/Y  brg2/cntr_dutyC6_0_I_37/C  brg2/cntr_dutyC6_0_I_37/Y  brg2/cntr_dutyC6_0_I_40/B  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_2__RNIAMMN9\[1\]/B  mel_mod/state_log_2__RNIAMMN9\[1\]/Y  mel_mod/state_log_2__RNIA8PTJ\[1\]/A  mel_mod/state_log_2__RNIA8PTJ\[1\]/Y  mel_mod/state_log_2__RNILUCVH1\[1\]/B  mel_mod/state_log_2__RNILUCVH1\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/A  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNIQIJO8\[2\]/B  ad1_mod/data_length_RNIQIJO8\[2\]/Y  ad1_mod/status_RNIRMSNJ\[2\]/C  ad1_mod/status_RNIRMSNJ\[2\]/Y  ad1_mod/status_RNIPTCTL2\[2\]/A  ad1_mod/status_RNIPTCTL2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_20/A  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[9\]/CLK  brg3/cntr_dutyA\[9\]/Q  brg3/cntr_dutyA7_0_I_119/B  brg3/cntr_dutyA7_0_I_119/Y  brg3/cntr_dutyA7_0_I_124/C  brg3/cntr_dutyA7_0_I_124/Y  brg3/cntr_dutyA7_0_I_126/B  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[14\]/CLK  brg3/cntr_dutyA\[14\]/Q  brg3/cntr_dutyA7_0_I_99/B  brg3/cntr_dutyA7_0_I_99/Y  brg3/cntr_dutyA7_0_I_104/C  brg3/cntr_dutyA7_0_I_104/Y  brg3/cntr_dutyA7_0_I_106/B  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[23\]/CLK  brg3/cntr_dutyA\[23\]/Q  brg3/cntr_dutyA7_0_I_56/B  brg3/cntr_dutyA7_0_I_56/Y  brg3/cntr_dutyA7_0_I_61/C  brg3/cntr_dutyA7_0_I_61/Y  brg3/cntr_dutyA7_0_I_63/B  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_3__RNICRSR9\[2\]/B  mel_mod/state_log_3__RNICRSR9\[2\]/Y  mel_mod/state_log_2__RNIT33SJ\[2\]/B  mel_mod/state_log_2__RNIT33SJ\[2\]/Y  mel_mod/state_log_2__RNITN0SH1\[2\]/B  mel_mod/state_log_2__RNITN0SH1\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/A  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_3__RNIBQSR9\[1\]/B  mel_mod/state_log_3__RNIBQSR9\[1\]/Y  mel_mod/state_log_2__RNIA8PTJ\[1\]/B  mel_mod/state_log_2__RNIA8PTJ\[1\]/Y  mel_mod/state_log_2__RNILUCVH1\[1\]/B  mel_mod/state_log_2__RNILUCVH1\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/A  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNIA1RH8\[10\]/B  ad2_mod/data_length_RNIA1RH8\[10\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI9318S1/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI9318S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[4\]/CLK  brg4/cntr_dutyA\[4\]/Q  brg4/cntr_dutyA7_0_I_130/B  brg4/cntr_dutyA7_0_I_130/Y  brg4/cntr_dutyA7_0_I_135/C  brg4/cntr_dutyA7_0_I_135/Y  brg4/cntr_dutyA7_0_I_137/B  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNIL03UT2\[7\]/B  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_length_RNIAFITR1\[6\]/A  ad1_mod/data_length_RNIAFITR1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/A  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_22/C  can_control/OPB_DO_1_t_0_24_0_iv_22/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/C  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIU67QO\[15\]/B  brg2/sample_time_set_RNIU67QO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/C  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNISORNA\[15\]/B  brk2/CycleCount_RNISORNA\[15\]/Y  brk2/over_i_set_RNIEEJHL\[15\]/C  brk2/over_i_set_RNIEEJHL\[15\]/Y  brk2/clk_divider_RNI945PB1\[15\]/B  brk2/clk_divider_RNI945PB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNID6Q07/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNID6Q07/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNI2714S1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNI2714S1/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/C  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI5JJT9\[13\]/B  Clocks/Clk10HzDiv_RNI5JJT9\[13\]/Y  Clocks/Clk10HzDiv_RNIDE3ET\[13\]/A  Clocks/Clk10HzDiv_RNIDE3ET\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/A  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI3HJT9\[11\]/B  Clocks/Clk10HzDiv_RNI3HJT9\[11\]/Y  Clocks/Clk10HzDiv_RNI783ET\[11\]/A  Clocks/Clk10HzDiv_RNI783ET\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/A  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[23\]/B  brg1/dev_sp1_m\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_0/C  can_control/OPB_DO_1_t_0_7_0_iv_0/Y  can_control/OPB_DO_1_t_0_7_0_iv_1/C  can_control/OPB_DO_1_t_0_7_0_iv_1/Y  can_control/OPB_DO_1_t_0_7_0_iv_4/B  can_control/OPB_DO_1_t_0_7_0_iv_4/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/A  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNI90KDA\[3\]/B  brk2/CycleCount_RNI90KDA\[3\]/Y  brk2/CycleCount_RNI028A01\[3\]/A  brk2/CycleCount_RNI028A01\[3\]/Y  brk2/clk_divider_RNICGS402\[3\]/B  brk2/clk_divider_RNICGS402\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/C  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIA0DND\[14\]/B  brg1/CycleCount_RNIA0DND\[14\]/Y  brg1/CycleCount_RNIM0T7O\[14\]/A  brg1/CycleCount_RNIM0T7O\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/A  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIQ4T7O\[15\]/B  brg1/CycleCount_RNIQ4T7O\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/A  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[16\]/CLK  brg3/cntr_dutyB\[16\]/Q  brg3/cntr_dutyB6_0_I_86/B  brg3/cntr_dutyB6_0_I_86/Y  brg3/cntr_dutyB6_0_I_88/B  brg3/cntr_dutyB6_0_I_88/Y  brg3/cntr_dutyB6_0_I_95/A  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_47/B  brg3/cntr_dutyB6_0_I_47/Y  brg3/cntr_dutyB6_0_I_49/B  brg3/cntr_dutyB6_0_I_49/Y  brg3/cntr_dutyB6_0_I_52/A  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_86/B  brg1/cntr_dutyB6_0_I_86/Y  brg1/cntr_dutyB6_0_I_88/B  brg1/cntr_dutyB6_0_I_88/Y  brg1/cntr_dutyB6_0_I_95/A  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_47/B  brg1/cntr_dutyB6_0_I_47/Y  brg1/cntr_dutyB6_0_I_49/B  brg1/cntr_dutyB6_0_I_49/Y  brg1/cntr_dutyB6_0_I_52/A  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_81/A  brg4/cntr_dutyA7_0_I_81/Y  brg4/cntr_dutyA7_0_I_83/B  brg4/cntr_dutyA7_0_I_83/Y  brg4/cntr_dutyA7_0_I_84/B  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[21\]/CLK  brg3/cntr_dutyB\[21\]/Q  brg3/cntr_dutyB6_0_I_54/A  brg3/cntr_dutyB6_0_I_54/Y  brg3/cntr_dutyB6_0_I_58/C  brg3/cntr_dutyB6_0_I_58/Y  brg3/cntr_dutyB6_0_I_62/C  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/B  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/B  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA7_0_I_122/A  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[12\]/CLK  brg3/cntr_dutyA\[12\]/Q  brg3/cntr_dutyA7_0_I_102/A  brg3/cntr_dutyA7_0_I_102/Y  brg3/cntr_dutyA7_0_I_105/B  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[21\]/CLK  brg3/cntr_dutyA\[21\]/Q  brg3/cntr_dutyA7_0_I_59/A  brg3/cntr_dutyA7_0_I_59/Y  brg3/cntr_dutyA7_0_I_62/B  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_31/B  brg1/cntr_dutyC6_0_I_31/Y  brg1/cntr_dutyC6_0_I_37/C  brg1/cntr_dutyC6_0_I_37/Y  brg1/cntr_dutyC6_0_I_40/B  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_0__RNI8EAV9\[1\]/B  mel_mod/state_log_0__RNI8EAV9\[1\]/Y  mel_mod/state_log_1__RNI6O0TJ\[1\]/A  mel_mod/state_log_1__RNI6O0TJ\[1\]/Y  mel_mod/state_log_8__RNI6R8S71\[1\]/A  mel_mod/state_log_8__RNI6R8S71\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/B  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_6__RNIE6FO9\[1\]/B  mel_mod/state_log_6__RNIE6FO9\[1\]/Y  mel_mod/state_log_6__RNII8AVJ\[1\]/A  mel_mod/state_log_6__RNII8AVJ\[1\]/Y  mel_mod/ack_time_set_RNI2567U\[1\]/B  mel_mod/ack_time_set_RNI2567U\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/A  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_6__RNIF7FO9\[2\]/B  mel_mod/state_log_6__RNIF7FO9\[2\]/Y  mel_mod/state_log_6__RNIKAAVJ\[2\]/A  mel_mod/state_log_6__RNIKAAVJ\[2\]/Y  mel_mod/ack_time_set_RNI5867U\[2\]/B  mel_mod/ack_time_set_RNI5867U\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/A  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_4__RNIDV2G9\[2\]/B  mel_mod/state_log_4__RNIDV2G9\[2\]/Y  mel_mod/state_log_4__RNIGQHEJ\[2\]/A  mel_mod/state_log_4__RNIGQHEJ\[2\]/Y  mel_mod/counter/count_RNIGF24U\[2\]/B  mel_mod/counter/count_RNIGF24U\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/B  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_4__RNICU2G9\[1\]/B  mel_mod/state_log_4__RNICU2G9\[1\]/Y  mel_mod/state_log_4__RNIEOHEJ\[1\]/A  mel_mod/state_log_4__RNIEOHEJ\[1\]/Y  mel_mod/counter/count_RNIDC24U\[1\]/B  mel_mod/counter/count_RNIDC24U\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/B  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_0__RNI9FAV9\[2\]/B  mel_mod/state_log_0__RNI9FAV9\[2\]/Y  mel_mod/state_log_1__RNI8Q0TJ\[2\]/A  mel_mod/state_log_1__RNI8Q0TJ\[2\]/Y  mel_mod/state_log_8__RNIAV8S71\[2\]/A  mel_mod/state_log_8__RNIAV8S71\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/B  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/state_log_2__RNISG0M9\[2\]/B  mel_mod/state_log_2__RNISG0M9\[2\]/Y  mel_mod/state_log_2__RNIT33SJ\[2\]/A  mel_mod/state_log_2__RNIT33SJ\[2\]/Y  mel_mod/state_log_2__RNITN0SH1\[2\]/B  mel_mod/state_log_2__RNITN0SH1\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/A  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/over_i_set_RNI8D3GA\[1\]/B  brk2/over_i_set_RNI8D3GA\[1\]/Y  brk2/over_curr_buf_RNI2J9SK/A  brk2/over_curr_buf_RNI2J9SK/Y  brk2/sample_time_set_RNI3KEKV\[1\]/A  brk2/sample_time_set_RNI3KEKV\[1\]/Y  brk2/CycleCount_RNIGPTRK1\[1\]/B  brk2/CycleCount_RNIGPTRK1\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/B  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNIJA5I\[1\]/B  ad2_mod/state_RNIJA5I\[1\]/Y  ad2_mod/control_0_RNITFDP\[1\]/A  ad2_mod/control_0_RNITFDP\[1\]/Y  ad2_mod/time_out_count_RNO\[0\]/B  ad2_mod/time_out_count_RNO\[0\]/Y  ad2_mod/time_out_count\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[9\]/CLK  brg1/cntr_dutyA\[9\]/Q  brg1/cntr_dutyA7_0_I_119/B  brg1/cntr_dutyA7_0_I_119/Y  brg1/cntr_dutyA7_0_I_124/C  brg1/cntr_dutyA7_0_I_124/Y  brg1/cntr_dutyA7_0_I_126/B  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[14\]/CLK  brg1/cntr_dutyA\[14\]/Q  brg1/cntr_dutyA7_0_I_99/B  brg1/cntr_dutyA7_0_I_99/Y  brg1/cntr_dutyA7_0_I_104/C  brg1/cntr_dutyA7_0_I_104/Y  brg1/cntr_dutyA7_0_I_106/B  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[23\]/CLK  brg1/cntr_dutyA\[23\]/Q  brg1/cntr_dutyA7_0_I_56/B  brg1/cntr_dutyA7_0_I_56/Y  brg1/cntr_dutyA7_0_I_61/C  brg1/cntr_dutyA7_0_I_61/Y  brg1/cntr_dutyA7_0_I_63/B  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_8__RNIGERG9\[1\]/B  mel_mod/state_log_8__RNIGERG9\[1\]/Y  mel_mod/state_log_8__RNIMO2GJ\[1\]/A  mel_mod/state_log_8__RNIMO2GJ\[1\]/Y  mel_mod/state_log_8__RNI6R8S71\[1\]/B  mel_mod/state_log_8__RNI6R8S71\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/B  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_1__RNI9IGJ9\[1\]/B  mel_mod/state_log_1__RNI9IGJ9\[1\]/Y  mel_mod/state_log_1__RNI6O0TJ\[1\]/B  mel_mod/state_log_1__RNI6O0TJ\[1\]/Y  mel_mod/state_log_8__RNI6R8S71\[1\]/A  mel_mod/state_log_8__RNI6R8S71\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/B  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_7__RNIFALS9\[1\]/B  mel_mod/state_log_7__RNIFALS9\[1\]/Y  mel_mod/state_log_6__RNII8AVJ\[1\]/B  mel_mod/state_log_6__RNII8AVJ\[1\]/Y  mel_mod/ack_time_set_RNI2567U\[1\]/B  mel_mod/ack_time_set_RNI2567U\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/A  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_7__RNIGBLS9\[2\]/B  mel_mod/state_log_7__RNIGBLS9\[2\]/Y  mel_mod/state_log_6__RNIKAAVJ\[2\]/B  mel_mod/state_log_6__RNIKAAVJ\[2\]/Y  mel_mod/ack_time_set_RNI5867U\[2\]/B  mel_mod/ack_time_set_RNI5867U\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/A  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/state_log_5__RNIE39K9\[2\]/B  mel_mod/state_log_5__RNIE39K9\[2\]/Y  mel_mod/state_log_4__RNIGQHEJ\[2\]/B  mel_mod/state_log_4__RNIGQHEJ\[2\]/Y  mel_mod/counter/count_RNIGF24U\[2\]/B  mel_mod/counter/count_RNIGF24U\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/B  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_5__RNID29K9\[1\]/B  mel_mod/state_log_5__RNID29K9\[1\]/Y  mel_mod/state_log_4__RNIEOHEJ\[1\]/B  mel_mod/state_log_4__RNIEOHEJ\[1\]/Y  mel_mod/counter/count_RNIDC24U\[1\]/B  mel_mod/counter/count_RNIDC24U\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/B  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_8__RNIHFRG9\[2\]/B  mel_mod/state_log_8__RNIHFRG9\[2\]/Y  mel_mod/state_log_8__RNIOQ2GJ\[2\]/A  mel_mod/state_log_8__RNIOQ2GJ\[2\]/Y  mel_mod/state_log_8__RNIAV8S71\[2\]/B  mel_mod/state_log_8__RNIAV8S71\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/B  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_1__RNIAJGJ9\[2\]/B  mel_mod/state_log_1__RNIAJGJ9\[2\]/Y  mel_mod/state_log_1__RNI8Q0TJ\[2\]/B  mel_mod/state_log_1__RNI8Q0TJ\[2\]/Y  mel_mod/state_log_8__RNIAV8S71\[2\]/A  mel_mod/state_log_8__RNIAV8S71\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/B  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_109/A  brg5/cntr_dutyA7_0_I_109/Y  brg5/cntr_dutyA7_0_I_113/B  brg5/cntr_dutyA7_0_I_113/Y  brg5/cntr_dutyA7_0_I_115/B  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_109/A  brg2/cntr_dutyA7_0_I_109/Y  brg2/cntr_dutyA7_0_I_113/B  brg2/cntr_dutyA7_0_I_113/Y  brg2/cntr_dutyA7_0_I_115/B  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[7\]/CLK  hotlink/out_ram_rd_pt\[7\]/Q  hotlink/un3_out_ram_rd_pt_I_20/B  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_2/A  mel_mod/m1_2/Y  mel_mod/state_log_9__RNIHI1L9\[1\]/B  mel_mod/state_log_9__RNIHI1L9\[1\]/Y  mel_mod/state_log_8__RNIMO2GJ\[1\]/B  mel_mod/state_log_8__RNIMO2GJ\[1\]/Y  mel_mod/state_log_8__RNI6R8S71\[1\]/B  mel_mod/state_log_8__RNI6R8S71\[1\]/Y  mel_mod/ack_time_set_RNIUOKD62\[1\]/B  mel_mod/ack_time_set_RNIUOKD62\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/B  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_1/A  mel_mod/m1_1/Y  mel_mod/state_log_9__RNIIJ1L9\[2\]/B  mel_mod/state_log_9__RNIIJ1L9\[2\]/Y  mel_mod/state_log_8__RNIOQ2GJ\[2\]/B  mel_mod/state_log_8__RNIOQ2GJ\[2\]/Y  mel_mod/state_log_8__RNIAV8S71\[2\]/B  mel_mod/state_log_8__RNIAV8S71\[2\]/Y  mel_mod/ack_time_set_RNI50LD62\[2\]/B  mel_mod/ack_time_set_RNI50LD62\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/B  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  hotlink/rtclkdiv/clkout_RNIL9QN1/A  hotlink/rtclkdiv/clkout_RNIL9QN1/Y  RTCLK_pad/D  RTCLK_pad/PAD  RTCLK  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  hotlink/rtclkdiv/clkout_RNIL9QN1/A  hotlink/rtclkdiv/clkout_RNIL9QN1/Y  TP146_pad/D  TP146_pad/PAD  TP146  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[7\]/CLK  hotlink/out_ram_rd_pt\[7\]/Q  hotlink/un3_out_ram_rd_pt_I_20/B  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIQUPFA/B  can_control/state1_RNIQUPFA/Y  can_control/state1_RNIF84HV/B  can_control/state1_RNIF84HV/Y  can_control/state1_RNIA7N0H1/A  can_control/state1_RNIA7N0H1/Y  can_control/state1_RNIADBQN1/C  can_control/state1_RNIADBQN1/Y  can_control/state1_RNIM3SD33/B  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC6_0_I_117/A  brg5/cntr_dutyC6_0_I_117/Y  brg5/cntr_dutyC6_0_I_121/C  brg5/cntr_dutyC6_0_I_121/Y  brg5/cntr_dutyC6_0_I_125/C  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[12\]/CLK  brg5/cntr_dutyC\[12\]/Q  brg5/cntr_dutyC6_0_I_97/A  brg5/cntr_dutyC6_0_I_97/Y  brg5/cntr_dutyC6_0_I_101/C  brg5/cntr_dutyC6_0_I_101/Y  brg5/cntr_dutyC6_0_I_105/C  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[21\]/CLK  brg5/cntr_dutyC\[21\]/Q  brg5/cntr_dutyC6_0_I_54/A  brg5/cntr_dutyC6_0_I_54/Y  brg5/cntr_dutyC6_0_I_58/C  brg5/cntr_dutyC6_0_I_58/Y  brg5/cntr_dutyC6_0_I_62/C  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB6_0_I_117/A  brg5/cntr_dutyB6_0_I_117/Y  brg5/cntr_dutyB6_0_I_121/C  brg5/cntr_dutyB6_0_I_121/Y  brg5/cntr_dutyB6_0_I_125/C  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[12\]/CLK  brg5/cntr_dutyB\[12\]/Q  brg5/cntr_dutyB6_0_I_97/A  brg5/cntr_dutyB6_0_I_97/Y  brg5/cntr_dutyB6_0_I_101/C  brg5/cntr_dutyB6_0_I_101/Y  brg5/cntr_dutyB6_0_I_105/C  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[21\]/CLK  brg5/cntr_dutyB\[21\]/Q  brg5/cntr_dutyB6_0_I_54/A  brg5/cntr_dutyB6_0_I_54/Y  brg5/cntr_dutyB6_0_I_58/C  brg5/cntr_dutyB6_0_I_58/Y  brg5/cntr_dutyB6_0_I_62/C  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC6_0_I_117/A  brg4/cntr_dutyC6_0_I_117/Y  brg4/cntr_dutyC6_0_I_121/C  brg4/cntr_dutyC6_0_I_121/Y  brg4/cntr_dutyC6_0_I_125/C  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[12\]/CLK  brg4/cntr_dutyC\[12\]/Q  brg4/cntr_dutyC6_0_I_97/A  brg4/cntr_dutyC6_0_I_97/Y  brg4/cntr_dutyC6_0_I_101/C  brg4/cntr_dutyC6_0_I_101/Y  brg4/cntr_dutyC6_0_I_105/C  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[21\]/CLK  brg4/cntr_dutyC\[21\]/Q  brg4/cntr_dutyC6_0_I_54/A  brg4/cntr_dutyC6_0_I_54/Y  brg4/cntr_dutyC6_0_I_58/C  brg4/cntr_dutyC6_0_I_58/Y  brg4/cntr_dutyC6_0_I_62/C  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB6_0_I_117/A  brg4/cntr_dutyB6_0_I_117/Y  brg4/cntr_dutyB6_0_I_121/C  brg4/cntr_dutyB6_0_I_121/Y  brg4/cntr_dutyB6_0_I_125/C  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[12\]/CLK  brg4/cntr_dutyB\[12\]/Q  brg4/cntr_dutyB6_0_I_97/A  brg4/cntr_dutyB6_0_I_97/Y  brg4/cntr_dutyB6_0_I_101/C  brg4/cntr_dutyB6_0_I_101/Y  brg4/cntr_dutyB6_0_I_105/C  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[21\]/CLK  brg4/cntr_dutyB\[21\]/Q  brg4/cntr_dutyB6_0_I_54/A  brg4/cntr_dutyB6_0_I_54/Y  brg4/cntr_dutyB6_0_I_58/C  brg4/cntr_dutyB6_0_I_58/Y  brg4/cntr_dutyB6_0_I_62/C  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC6_0_I_117/A  brg3/cntr_dutyC6_0_I_117/Y  brg3/cntr_dutyC6_0_I_121/C  brg3/cntr_dutyC6_0_I_121/Y  brg3/cntr_dutyC6_0_I_125/C  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[12\]/CLK  brg3/cntr_dutyC\[12\]/Q  brg3/cntr_dutyC6_0_I_97/A  brg3/cntr_dutyC6_0_I_97/Y  brg3/cntr_dutyC6_0_I_101/C  brg3/cntr_dutyC6_0_I_101/Y  brg3/cntr_dutyC6_0_I_105/C  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[21\]/CLK  brg3/cntr_dutyC\[21\]/Q  brg3/cntr_dutyC6_0_I_54/A  brg3/cntr_dutyC6_0_I_54/Y  brg3/cntr_dutyC6_0_I_58/C  brg3/cntr_dutyC6_0_I_58/Y  brg3/cntr_dutyC6_0_I_62/C  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB6_0_I_117/A  brg2/cntr_dutyB6_0_I_117/Y  brg2/cntr_dutyB6_0_I_121/C  brg2/cntr_dutyB6_0_I_121/Y  brg2/cntr_dutyB6_0_I_125/C  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[12\]/CLK  brg2/cntr_dutyB\[12\]/Q  brg2/cntr_dutyB6_0_I_97/A  brg2/cntr_dutyB6_0_I_97/Y  brg2/cntr_dutyB6_0_I_101/C  brg2/cntr_dutyB6_0_I_101/Y  brg2/cntr_dutyB6_0_I_105/C  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[21\]/CLK  brg2/cntr_dutyB\[21\]/Q  brg2/cntr_dutyB6_0_I_54/A  brg2/cntr_dutyB6_0_I_54/Y  brg2/cntr_dutyB6_0_I_58/C  brg2/cntr_dutyB6_0_I_58/Y  brg2/cntr_dutyB6_0_I_62/C  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNI6QM9E\[12\]/B  brg2/sample_time_set_RNI6QM9E\[12\]/Y  brg2/sample_time_set_RNIIQ6QO\[12\]/A  brg2/sample_time_set_RNIIQ6QO\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/C  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNISA7SM\[7\]/B  rs485_mod/sp485_2_data_RNISA7SM\[7\]/Y  rs485_mod/imtx_in_d_RNIQDR321\[7\]/C  rs485_mod/imtx_in_d_RNIQDR321\[7\]/Y  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/A  rs485_mod/coll_sp2_in_d_RNI16T5Q2\[7\]/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/B  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNI2OCND\[12\]/B  brg1/CycleCount_RNI2OCND\[12\]/Y  brg1/CycleCount_RNIEOS7O\[12\]/A  brg1/CycleCount_RNIEOS7O\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/A  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/sample_time_set_RNIAD5HO\[15\]/B  brg5/sample_time_set_RNIAD5HO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/C  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/A  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[7\]/CLK  brg1/cntr_dutyA\[7\]/Q  brg1/cntr_dutyA7_0_I_122/A  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[12\]/CLK  brg1/cntr_dutyA\[12\]/Q  brg1/cntr_dutyA7_0_I_102/A  brg1/cntr_dutyA7_0_I_102/Y  brg1/cntr_dutyA7_0_I_105/B  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[21\]/CLK  brg1/cntr_dutyA\[21\]/Q  brg1/cntr_dutyA7_0_I_59/A  brg1/cntr_dutyA7_0_I_59/Y  brg1/cntr_dutyA7_0_I_62/B  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[3\]/CLK  brg1/cntr_dutyA\[3\]/Q  brg1/cntr_dutyA_RNI226F1\[3\]/C  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI6KJT9\[14\]/B  Clocks/Clk10HzDiv_RNI6KJT9\[14\]/Y  Clocks/Clk10HzDiv_RNIGH3ET\[14\]/A  Clocks/Clk10HzDiv_RNIGH3ET\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/A  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI8G8UA\[17\]/B  brg2/CycleCount_RNI8G8UA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/C  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_9/C  can_control/OPB_DO_1_t_0_13_0_iv_9/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/B  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNI4CK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNI4CK37/Y  ad2_mod/data_length_RNI5OJQF\[8\]/C  ad2_mod/data_length_RNI5OJQF\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[2\]/CLK  brg3/cntr_dutyA\[2\]/Q  brg3/cntr_dutyA7_0_I_133/A  brg3/cntr_dutyA7_0_I_133/Y  brg3/cntr_dutyA7_0_I_136/B  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[3\]/CLK  brg1/cntr_dutyA\[3\]/Q  brg1/cntr_dutyA7_0_I_132/A  brg1/cntr_dutyA7_0_I_132/Y  brg1/cntr_dutyA7_0_I_136/C  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[8\]/CLK  coll_mod/txr_fsm\[8\]/Q  coll_mod/txr_fsm_RNO\[9\]/B  coll_mod/txr_fsm_RNO\[9\]/Y  coll_mod/txr_fsm\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNIQ4VM8\[1\]/B  ad2_mod/data_length_RNIQ4VM8\[1\]/Y  ad2_mod/control_RNICNNBS\[1\]/C  ad2_mod/control_RNICNNBS\[1\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/Y  can_control/control_RNIK422N7\[1\]/C  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[4\]/CLK  hotlink/glitch_count\[4\]/Q  hotlink/glitch_count_RNI4OQL1\[4\]/B  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIO5LMA\[31\]/B  brg4/sample_time_set_RNIO5LMA\[31\]/Y  brg4/CycleCount_RNIA58IV\[31\]/B  brg4/CycleCount_RNIA58IV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/B  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_90/B  brg4/cntr_dutyA7_0_I_90/Y  brg4/cntr_dutyA7_0_I_91/B  brg4/cntr_dutyA7_0_I_91/Y  brg4/cntr_dutyA7_0_I_95/B  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/un8_OPB_DO_5_RNIE29EA/B  can_control/un8_OPB_DO_5_RNIE29EA/Y  can_control/control_RNIPSLQA\[2\]/A  can_control/control_RNIPSLQA\[2\]/Y  can_control/control_RNIGOFAL\[2\]/C  can_control/control_RNIGOFAL\[2\]/Y  can_control/control_RNIFJS5L1\[2\]/A  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNII8O3B\[30\]/B  brk1/sample_time_set_RNII8O3B\[30\]/Y  brk1/CycleCount_RNIAHCHL\[30\]/B  brk1/CycleCount_RNIAHCHL\[30\]/Y  brk1/CycleCount_RNIPUV7A1\[30\]/A  brk1/CycleCount_RNIPUV7A1\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_5/C  can_control/OPB_DO_1_t_0_0_0_iv_5/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIMAM3B\[16\]/B  brk1/sample_time_set_RNIMAM3B\[16\]/Y  brk1/CycleCount_RNIIL8HL\[16\]/B  brk1/CycleCount_RNIIL8HL\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_6/A  can_control/OPB_DO_1_t_0_14_0_iv_6/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/B  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC6_0_I_120/B  brg5/cntr_dutyC6_0_I_120/Y  brg5/cntr_dutyC6_0_I_125/A  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[11\]/CLK  brg5/cntr_dutyC\[11\]/Q  brg5/cntr_dutyC6_0_I_100/B  brg5/cntr_dutyC6_0_I_100/Y  brg5/cntr_dutyC6_0_I_105/A  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[20\]/CLK  brg5/cntr_dutyC\[20\]/Q  brg5/cntr_dutyC6_0_I_57/B  brg5/cntr_dutyC6_0_I_57/Y  brg5/cntr_dutyC6_0_I_62/A  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB6_0_I_120/B  brg5/cntr_dutyB6_0_I_120/Y  brg5/cntr_dutyB6_0_I_125/A  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[11\]/CLK  brg5/cntr_dutyB\[11\]/Q  brg5/cntr_dutyB6_0_I_100/B  brg5/cntr_dutyB6_0_I_100/Y  brg5/cntr_dutyB6_0_I_105/A  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[20\]/CLK  brg5/cntr_dutyB\[20\]/Q  brg5/cntr_dutyB6_0_I_57/B  brg5/cntr_dutyB6_0_I_57/Y  brg5/cntr_dutyB6_0_I_62/A  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC6_0_I_120/B  brg4/cntr_dutyC6_0_I_120/Y  brg4/cntr_dutyC6_0_I_125/A  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[11\]/CLK  brg4/cntr_dutyC\[11\]/Q  brg4/cntr_dutyC6_0_I_100/B  brg4/cntr_dutyC6_0_I_100/Y  brg4/cntr_dutyC6_0_I_105/A  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[20\]/CLK  brg4/cntr_dutyC\[20\]/Q  brg4/cntr_dutyC6_0_I_57/B  brg4/cntr_dutyC6_0_I_57/Y  brg4/cntr_dutyC6_0_I_62/A  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB6_0_I_120/B  brg4/cntr_dutyB6_0_I_120/Y  brg4/cntr_dutyB6_0_I_125/A  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[11\]/CLK  brg4/cntr_dutyB\[11\]/Q  brg4/cntr_dutyB6_0_I_100/B  brg4/cntr_dutyB6_0_I_100/Y  brg4/cntr_dutyB6_0_I_105/A  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[20\]/CLK  brg4/cntr_dutyB\[20\]/Q  brg4/cntr_dutyB6_0_I_57/B  brg4/cntr_dutyB6_0_I_57/Y  brg4/cntr_dutyB6_0_I_62/A  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC6_0_I_120/B  brg3/cntr_dutyC6_0_I_120/Y  brg3/cntr_dutyC6_0_I_125/A  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[11\]/CLK  brg3/cntr_dutyC\[11\]/Q  brg3/cntr_dutyC6_0_I_100/B  brg3/cntr_dutyC6_0_I_100/Y  brg3/cntr_dutyC6_0_I_105/A  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[20\]/CLK  brg3/cntr_dutyC\[20\]/Q  brg3/cntr_dutyC6_0_I_57/B  brg3/cntr_dutyC6_0_I_57/Y  brg3/cntr_dutyC6_0_I_62/A  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB6_0_I_120/B  brg2/cntr_dutyB6_0_I_120/Y  brg2/cntr_dutyB6_0_I_125/A  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[11\]/CLK  brg2/cntr_dutyB\[11\]/Q  brg2/cntr_dutyB6_0_I_100/B  brg2/cntr_dutyB6_0_I_100/Y  brg2/cntr_dutyB6_0_I_105/A  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[20\]/CLK  brg2/cntr_dutyB\[20\]/Q  brg2/cntr_dutyB6_0_I_57/B  brg2/cntr_dutyB6_0_I_57/Y  brg2/cntr_dutyB6_0_I_62/A  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[16\]/CLK  brg2/cntr_dutyC\[16\]/Q  brg2/cntr_dutyC6_0_I_86/B  brg2/cntr_dutyC6_0_I_86/Y  brg2/cntr_dutyC6_0_I_88/B  brg2/cntr_dutyC6_0_I_88/Y  brg2/cntr_dutyC6_0_I_95/A  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[25\]/CLK  brg2/cntr_dutyC\[25\]/Q  brg2/cntr_dutyC6_0_I_47/B  brg2/cntr_dutyC6_0_I_47/Y  brg2/cntr_dutyC6_0_I_49/B  brg2/cntr_dutyC6_0_I_49/Y  brg2/cntr_dutyC6_0_I_52/A  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIM2KMA\[20\]/B  brg4/sample_time_set_RNIM2KMA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_6/A  can_control/OPB_DO_1_t_0_10_0_iv_6/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/B  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/OpbTo16KHzDiv_RNI0FEB9\[9\]/B  Clocks/OpbTo16KHzDiv_RNI0FEB9\[9\]/Y  Clocks/OpbTo16KHzDiv_RNIJC77J\[9\]/A  Clocks/OpbTo16KHzDiv_RNIJC77J\[9\]/Y  Clocks/rs485_div_RNIFURS61\[9\]/B  Clocks/rs485_div_RNIFURS61\[9\]/Y  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/B  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/C  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/cclk_div_RNI4O7N9\[9\]/B  Clocks/cclk_div_RNI4O7N9\[9\]/Y  Clocks/rs485_div_RNI6PEBJ\[9\]/B  Clocks/rs485_div_RNI6PEBJ\[9\]/Y  Clocks/rs485_div_RNIFURS61\[9\]/A  Clocks/rs485_div_RNIFURS61\[9\]/Y  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/B  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/C  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[27\]/CLK  brg5/cntr_dutyC\[27\]/Q  brg5/cntr_dutyC6_0_I_33/B  brg5/cntr_dutyC6_0_I_33/Y  brg5/cntr_dutyC6_0_I_35/C  brg5/cntr_dutyC6_0_I_35/Y  brg5/cntr_dutyC6_0_I_40/A  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[27\]/CLK  brg5/cntr_dutyB\[27\]/Q  brg5/cntr_dutyB6_0_I_33/B  brg5/cntr_dutyB6_0_I_33/Y  brg5/cntr_dutyB6_0_I_35/C  brg5/cntr_dutyB6_0_I_35/Y  brg5/cntr_dutyB6_0_I_40/A  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[27\]/CLK  brg4/cntr_dutyC\[27\]/Q  brg4/cntr_dutyC6_0_I_33/B  brg4/cntr_dutyC6_0_I_33/Y  brg4/cntr_dutyC6_0_I_35/C  brg4/cntr_dutyC6_0_I_35/Y  brg4/cntr_dutyC6_0_I_40/A  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[27\]/CLK  brg4/cntr_dutyB\[27\]/Q  brg4/cntr_dutyB6_0_I_33/B  brg4/cntr_dutyB6_0_I_33/Y  brg4/cntr_dutyB6_0_I_35/C  brg4/cntr_dutyB6_0_I_35/Y  brg4/cntr_dutyB6_0_I_40/A  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[27\]/CLK  brg3/cntr_dutyC\[27\]/Q  brg3/cntr_dutyC6_0_I_33/B  brg3/cntr_dutyC6_0_I_33/Y  brg3/cntr_dutyC6_0_I_35/C  brg3/cntr_dutyC6_0_I_35/Y  brg3/cntr_dutyC6_0_I_40/A  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[27\]/CLK  brg2/cntr_dutyB\[27\]/Q  brg2/cntr_dutyB6_0_I_33/B  brg2/cntr_dutyB6_0_I_33/Y  brg2/cntr_dutyB6_0_I_35/C  brg2/cntr_dutyB6_0_I_35/Y  brg2/cntr_dutyB6_0_I_40/A  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIHKNPA\[14\]/B  brk2/over_i_set_RNIHKNPA\[14\]/Y  brk2/sample_time_set_RNIM0EP01\[14\]/B  brk2/sample_time_set_RNIM0EP01\[14\]/Y  brk2/clk_divider_RNI505PB1\[14\]/C  brk2/clk_divider_RNI505PB1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIDGNPA\[10\]/B  brk2/over_i_set_RNIDGNPA\[10\]/Y  brk2/sample_time_set_RNIAKDP01\[10\]/B  brk2/sample_time_set_RNIAKDP01\[10\]/Y  brk2/clk_divider_RNILF4PB1\[10\]/C  brk2/clk_divider_RNILF4PB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/A  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIJRLTA\[21\]/B  brk2/sample_time_set_RNIJRLTA\[21\]/Y  brk2/sample_time_set_RNICIILL\[21\]/B  brk2/sample_time_set_RNICIILL\[21\]/Y  PCI_AD_pad_RNO_5\[21\]/A  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIFJ30B/Y  hotlink/reset_cntr_RNIQSV7S1\[0\]/A  hotlink/reset_cntr_RNIQSV7S1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/A  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  brg1/p_switch_m\[5\]/B  brg1/p_switch_m\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_2/C  can_control/OPB_DO_1_t_0_25_0_iv_2/Y  can_control/OPB_DO_1_t_0_25_0_iv_8/B  can_control/OPB_DO_1_t_0_25_0_iv_8/Y  can_control/OPB_DO_1_t_0_25_0_iv_10/C  can_control/OPB_DO_1_t_0_25_0_iv_10/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIP4T7B1\[3\]/B  brk1/clk_divider_RNIP4T7B1\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/A  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[8\]/CLK  brg5/cntr_dutyA\[8\]/Q  brg5/cntr_dutyA7_0_I_110/A  brg5/cntr_dutyA7_0_I_110/Y  brg5/cntr_dutyA7_0_I_114/B  brg5/cntr_dutyA7_0_I_114/Y  brg5/cntr_dutyA7_0_I_115/A  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[8\]/CLK  brg2/cntr_dutyA\[8\]/Q  brg2/cntr_dutyA7_0_I_110/A  brg2/cntr_dutyA7_0_I_110/Y  brg2/cntr_dutyA7_0_I_114/B  brg2/cntr_dutyA7_0_I_114/Y  brg2/cntr_dutyA7_0_I_115/A  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA7_0_I_111/A  brg5/cntr_dutyA7_0_I_111/Y  brg5/cntr_dutyA7_0_I_113/C  brg5/cntr_dutyA7_0_I_113/Y  brg5/cntr_dutyA7_0_I_115/B  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA7_0_I_111/A  brg2/cntr_dutyA7_0_I_111/Y  brg2/cntr_dutyA7_0_I_113/C  brg2/cntr_dutyA7_0_I_113/Y  brg2/cntr_dutyA7_0_I_115/B  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/sample_time_set_RNIB8VDA\[1\]/B  brk2/sample_time_set_RNIB8VDA\[1\]/Y  brk2/sample_time_set_RNI3KEKV\[1\]/B  brk2/sample_time_set_RNI3KEKV\[1\]/Y  brk2/CycleCount_RNIGPTRK1\[1\]/B  brk2/CycleCount_RNIGPTRK1\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/B  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_90/B  brg4/cntr_dutyA7_0_I_90/Y  brg4/cntr_dutyA7_0_I_94/C  brg4/cntr_dutyA7_0_I_94/Y  brg4/cntr_dutyA7_0_I_95/C  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_35/B  brg4/cntr_dutyA7_0_I_35/Y  brg4/cntr_dutyA7_0_I_40/A  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  brk1/CycleCount_RNI15U7A1\[25\]/B  brk1/CycleCount_RNI15U7A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/B  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/B  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNITIN9B\[4\]/A  brk1/clk_divider_RNITIN9B\[4\]/Y  brk1/sample_time_set_RNICMGUV1\[4\]/A  brk1/sample_time_set_RNICMGUV1\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/B  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/SysToResClkdiv_RNIEI6B9\[9\]/B  Clocks/SysToResClkdiv_RNIEI6B9\[9\]/Y  Clocks/SysToResClkdiv_RNISQM6J\[9\]/A  Clocks/SysToResClkdiv_RNISQM6J\[9\]/Y  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/B  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/Y  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/A  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/C  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI2U0KA\[30\]/B  brg1/CycleCount_RNI2U0KA\[30\]/Y  brg1/sample_time_set_RNI6DNGL\[30\]/C  brg1/sample_time_set_RNI6DNGL\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/B  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_7/C  can_control/OPB_DO_1_t_0_0_0_iv_7/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_8/A  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_28/A  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNO\[28\]/A  brg4/cntr_dutyA_RNO\[28\]/Y  brg4/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNO\[28\]/A  brg2/cntr_dutyC_RNO\[28\]/Y  brg2/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNO\[28\]/A  brg3/cntr_dutyA_RNO\[28\]/Y  brg3/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIMBO0E\[8\]/B  brg1/CycleCount_RNIMBO0E\[8\]/Y  brg1/CycleCount_RNI2C8HO\[8\]/A  brg1/CycleCount_RNI2C8HO\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/A  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/aq_div_RNIPGAH9\[9\]/B  Clocks/aq_div_RNIPGAH9\[9\]/Y  Clocks/SysToResClkdiv_RNISQM6J\[9\]/B  Clocks/SysToResClkdiv_RNISQM6J\[9\]/Y  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/B  Clocks/Clk10HzDiv_RNIC1IFT\[9\]/Y  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/A  Clocks/Clk10HzDiv_RNIIPJM42\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_17/C  can_control/OPB_DO_1_t_0_21_0_iv_17/Y  can_control/OPB_DO_1_t_0_21_0_iv_20/C  can_control/OPB_DO_1_t_0_21_0_iv_20/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/C  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[15\]/CLK  brg5/cntr_dutyA\[15\]/Q  brg5/cntr_dutyA7_0_I_82/A  brg5/cntr_dutyA7_0_I_82/Y  brg5/cntr_dutyA7_0_I_83/A  brg5/cntr_dutyA7_0_I_83/Y  brg5/cntr_dutyA7_0_I_84/B  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[15\]/CLK  brg2/cntr_dutyA\[15\]/Q  brg2/cntr_dutyA7_0_I_82/A  brg2/cntr_dutyA7_0_I_82/Y  brg2/cntr_dutyA7_0_I_83/A  brg2/cntr_dutyA7_0_I_83/Y  brg2/cntr_dutyA7_0_I_84/B  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_86/B  brg1/cntr_dutyC6_0_I_86/Y  brg1/cntr_dutyC6_0_I_88/B  brg1/cntr_dutyC6_0_I_88/Y  brg1/cntr_dutyC6_0_I_95/A  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_47/B  brg1/cntr_dutyC6_0_I_47/Y  brg1/cntr_dutyC6_0_I_49/B  brg1/cntr_dutyC6_0_I_49/Y  brg1/cntr_dutyC6_0_I_52/A  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIAJ7HO\[2\]/C  brg1/CycleCount_RNIAJ7HO\[2\]/Y  can_control/control_RNINN6HT6\[2\]/B  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM_0/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIR7RDM_0/Y  hotlink/refclk_divider_RNI5SIBP1\[8\]/B  hotlink/refclk_divider_RNI5SIBP1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/A  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB6_0_I_117/A  brg3/cntr_dutyB6_0_I_117/Y  brg3/cntr_dutyB6_0_I_121/C  brg3/cntr_dutyB6_0_I_121/Y  brg3/cntr_dutyB6_0_I_125/C  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[12\]/CLK  brg3/cntr_dutyB\[12\]/Q  brg3/cntr_dutyB6_0_I_97/A  brg3/cntr_dutyB6_0_I_97/Y  brg3/cntr_dutyB6_0_I_101/C  brg3/cntr_dutyB6_0_I_101/Y  brg3/cntr_dutyB6_0_I_105/C  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB6_0_I_117/A  brg1/cntr_dutyB6_0_I_117/Y  brg1/cntr_dutyB6_0_I_121/C  brg1/cntr_dutyB6_0_I_121/Y  brg1/cntr_dutyB6_0_I_125/C  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[12\]/CLK  brg1/cntr_dutyB\[12\]/Q  brg1/cntr_dutyB6_0_I_97/A  brg1/cntr_dutyB6_0_I_97/Y  brg1/cntr_dutyB6_0_I_101/C  brg1/cntr_dutyB6_0_I_101/Y  brg1/cntr_dutyB6_0_I_105/C  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[21\]/CLK  brg1/cntr_dutyB\[21\]/Q  brg1/cntr_dutyB6_0_I_54/A  brg1/cntr_dutyB6_0_I_54/Y  brg1/cntr_dutyB6_0_I_58/C  brg1/cntr_dutyB6_0_I_58/Y  brg1/cntr_dutyB6_0_I_62/C  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_80/A  brg3/cntr_dutyA7_0_I_80/Y  brg3/cntr_dutyA7_0_I_83/C  brg3/cntr_dutyA7_0_I_83/Y  brg3/cntr_dutyA7_0_I_84/B  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[2\]/CLK  brg1/cntr_dutyA\[2\]/Q  brg1/cntr_dutyA7_0_I_133/A  brg1/cntr_dutyA7_0_I_133/Y  brg1/cntr_dutyA7_0_I_136/B  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNI873HN\[0\]/A  hotlink/fo_control_rx_RNI873HN\[0\]/Y  hotlink/fo_control_rx_RNIA670G1\[0\]/C  hotlink/fo_control_rx_RNIA670G1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/B  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/B  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  can_control/OPB_DO_1_t_0_28_iv_24/A  can_control/OPB_DO_1_t_0_28_iv_24/Y  can_control/control_RNIPE284U\[2\]/B  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI96KMA\[25\]/B  brg2/sample_time_set_RNI96KMA\[25\]/Y  brg2/sample_time_set_RNIF9GRV\[25\]/B  brg2/sample_time_set_RNIF9GRV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_4/C  can_control/OPB_DO_1_t_0_5_0_iv_4/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/B  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/bmpls_d_RNIGQKAA\[0\]/B  rs485_mod/bmpls_d_RNIGQKAA\[0\]/Y  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/A  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/Y  rs485_mod/tctx_in_d_RNISIIQV\[0\]/A  rs485_mod/tctx_in_d_RNISIIQV\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/B  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/eatx_in_d_RNIQVSS9\[0\]/B  rs485_mod/eatx_in_d_RNIQVSS9\[0\]/Y  rs485_mod/eatx_in_d_RNIENCCK\[0\]/A  rs485_mod/eatx_in_d_RNIENCCK\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/B  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[4\]/CLK  brg3/cntr_dutyA\[4\]/Q  brg3/cntr_dutyA7_0_I_130/B  brg3/cntr_dutyA7_0_I_130/Y  brg3/cntr_dutyA7_0_I_135/C  brg3/cntr_dutyA7_0_I_135/Y  brg3/cntr_dutyA7_0_I_137/B  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_36/A  brg5/cntr_dutyA7_0_I_36/Y  brg5/cntr_dutyA7_0_I_40/C  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_36/A  brg2/cntr_dutyA7_0_I_36/Y  brg2/cntr_dutyA7_0_I_40/C  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_89/B  brg5/cntr_dutyC6_0_I_89/Y  brg5/cntr_dutyC6_0_I_91/A  brg5/cntr_dutyC6_0_I_91/Y  brg5/cntr_dutyC6_0_I_95/B  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_89/B  brg5/cntr_dutyB6_0_I_89/Y  brg5/cntr_dutyB6_0_I_91/A  brg5/cntr_dutyB6_0_I_91/Y  brg5/cntr_dutyB6_0_I_95/B  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_89/B  brg4/cntr_dutyC6_0_I_89/Y  brg4/cntr_dutyC6_0_I_91/A  brg4/cntr_dutyC6_0_I_91/Y  brg4/cntr_dutyC6_0_I_95/B  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_89/B  brg4/cntr_dutyB6_0_I_89/Y  brg4/cntr_dutyB6_0_I_91/A  brg4/cntr_dutyB6_0_I_91/Y  brg4/cntr_dutyB6_0_I_95/B  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_89/B  brg3/cntr_dutyC6_0_I_89/Y  brg3/cntr_dutyC6_0_I_91/A  brg3/cntr_dutyC6_0_I_91/Y  brg3/cntr_dutyC6_0_I_95/B  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_89/B  brg2/cntr_dutyB6_0_I_89/Y  brg2/cntr_dutyB6_0_I_91/A  brg2/cntr_dutyB6_0_I_91/Y  brg2/cntr_dutyB6_0_I_95/B  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA7_0_I_116/B  brk2/cntr_dutyA7_0_I_116/Y  brk2/cntr_dutyA7_0_I_122/C  brk2/cntr_dutyA7_0_I_122/Y  brk2/cntr_dutyA7_0_I_125/B  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[11\]/CLK  brk2/cntr_dutyA\[11\]/Q  brk2/cntr_dutyA7_0_I_96/B  brk2/cntr_dutyA7_0_I_96/Y  brk2/cntr_dutyA7_0_I_102/C  brk2/cntr_dutyA7_0_I_102/Y  brk2/cntr_dutyA7_0_I_105/B  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[20\]/CLK  brk2/cntr_dutyA\[20\]/Q  brk2/cntr_dutyA7_0_I_53/B  brk2/cntr_dutyA7_0_I_53/Y  brk2/cntr_dutyA7_0_I_59/C  brk2/cntr_dutyA7_0_I_59/Y  brk2/cntr_dutyA7_0_I_62/B  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA7_0_I_116/B  brk1/cntr_dutyA7_0_I_116/Y  brk1/cntr_dutyA7_0_I_122/C  brk1/cntr_dutyA7_0_I_122/Y  brk1/cntr_dutyA7_0_I_125/B  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[11\]/CLK  brk1/cntr_dutyA\[11\]/Q  brk1/cntr_dutyA7_0_I_96/B  brk1/cntr_dutyA7_0_I_96/Y  brk1/cntr_dutyA7_0_I_102/C  brk1/cntr_dutyA7_0_I_102/Y  brk1/cntr_dutyA7_0_I_105/B  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[20\]/CLK  brk1/cntr_dutyA\[20\]/Q  brk1/cntr_dutyA7_0_I_53/B  brk1/cntr_dutyA7_0_I_53/Y  brk1/cntr_dutyA7_0_I_59/C  brk1/cntr_dutyA7_0_I_59/Y  brk1/cntr_dutyA7_0_I_62/B  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNIRDFIA_0\[23\]/B  rs485_mod/sync_d_RNIRDFIA_0\[23\]/Y  rs485_mod/coll_sp2_in_d_RNIT8PJL\[23\]/A  rs485_mod/coll_sp2_in_d_RNIT8PJL\[23\]/Y  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/A  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/B  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNISEFIA_0\[24\]/B  rs485_mod/sync_d_RNISEFIA_0\[24\]/Y  rs485_mod/coll_sp2_in_d_RNI0CPJL\[24\]/A  rs485_mod/coll_sp2_in_d_RNI0CPJL\[24\]/Y  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/A  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/B  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIQFN3B\[29\]/B  brk1/sample_time_set_RNIQFN3B\[29\]/Y  brk1/CycleCount_RNIQVAHL\[29\]/B  brk1/CycleCount_RNIQVAHL\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/A  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/B  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/imtx_in_d_RNIA4Q8A\[0\]/B  rs485_mod/imtx_in_d_RNIA4Q8A\[0\]/Y  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/B  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/Y  rs485_mod/tctx_in_d_RNISIIQV\[0\]/A  rs485_mod/tctx_in_d_RNISIIQV\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/B  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_2_data_RNITT95A\[0\]/B  rs485_mod/sp485_2_data_RNITT95A\[0\]/Y  rs485_mod/eatx_in_d_RNIENCCK\[0\]/B  rs485_mod/eatx_in_d_RNIENCCK\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/B  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_0_a2_7\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg3/over_curr_buf_RNI0IATA/C  brg3/over_curr_buf_RNI0IATA/Y  brg3/over_i_set_RNIRS3V01\[1\]/B  brg3/over_i_set_RNIRS3V01\[1\]/Y  brg3/sample_time_set_RNIVK5LB1\[1\]/C  brg3/sample_time_set_RNIVK5LB1\[1\]/Y  brg3/CycleCount_RNITDJM02\[1\]/B  brg3/CycleCount_RNITDJM02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/C  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNIJA5I\[1\]/B  ad2_mod/state_RNIJA5I\[1\]/Y  ad2_mod/control_0_RNITFDP\[1\]/A  ad2_mod/control_0_RNITFDP\[1\]/Y  ad2_mod/time_out_count_RNO\[1\]/C  ad2_mod/time_out_count_RNO\[1\]/Y  ad2_mod/time_out_count\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNIJA5I\[1\]/B  ad2_mod/state_RNIJA5I\[1\]/Y  ad2_mod/control_0_RNITFDP\[1\]/A  ad2_mod/control_0_RNITFDP\[1\]/Y  ad2_mod/time_out_count_RNO\[3\]/C  ad2_mod/time_out_count_RNO\[3\]/Y  ad2_mod/time_out_count\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNIJA5I\[1\]/B  ad2_mod/state_RNIJA5I\[1\]/Y  ad2_mod/control_0_RNITFDP\[1\]/A  ad2_mod/control_0_RNITFDP\[1\]/Y  ad2_mod/time_out_count_RNO\[2\]/C  ad2_mod/time_out_count_RNO\[2\]/Y  ad2_mod/time_out_count\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNIJA5I\[1\]/B  ad2_mod/state_RNIJA5I\[1\]/Y  ad2_mod/control_0_RNITFDP\[1\]/A  ad2_mod/control_0_RNITFDP\[1\]/Y  ad2_mod/time_out_count_RNO\[4\]/C  ad2_mod/time_out_count_RNO\[4\]/Y  ad2_mod/time_out_count\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/sample_time_set_RNIAOK0E\[10\]/C  brg5/sample_time_set_RNIAOK0E\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/B  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  can_control/OPB_DO_1_t_0_21_0_iv_25/B  can_control/OPB_DO_1_t_0_21_0_iv_25/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/A  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_109/A  brg4/cntr_dutyA7_0_I_109/Y  brg4/cntr_dutyA7_0_I_113/B  brg4/cntr_dutyA7_0_I_113/Y  brg4/cntr_dutyA7_0_I_115/B  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_81/A  brg3/cntr_dutyA7_0_I_81/Y  brg3/cntr_dutyA7_0_I_83/B  brg3/cntr_dutyA7_0_I_83/Y  brg3/cntr_dutyA7_0_I_84/B  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[4\]/CLK  brg3/cntr_dutyA\[4\]/Q  brg3/cntr_dutyA_RNIF1IF1\[4\]/C  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/B  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/B  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIOVKTA\[17\]/B  brk2/sample_time_set_RNIOVKTA\[17\]/Y  brk2/sample_time_set_RNIMQGLL\[17\]/B  brk2/sample_time_set_RNIMQGLL\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/A  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIP0LTA\[18\]/B  brk2/sample_time_set_RNIP0LTA\[18\]/Y  brk2/sample_time_set_RNIOSGLL\[18\]/B  brk2/sample_time_set_RNIOSGLL\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/A  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/B  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_13/B  can_control/OPB_DO_1_t_0_2_0_iv_13/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/C  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_80/A  brg1/cntr_dutyA7_0_I_80/Y  brg1/cntr_dutyA7_0_I_83/C  brg1/cntr_dutyA7_0_I_83/Y  brg1/cntr_dutyA7_0_I_84/B  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI7F8UA\[16\]/B  brg2/CycleCount_RNI7F8UA\[16\]/Y  brg2/sample_time_set_RNIF7ERV\[16\]/A  brg2/sample_time_set_RNIF7ERV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/B  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNINGLSA\[22\]/B  brg3/sample_time_set_RNINGLSA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/B  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/B  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNISLLSA\[27\]/B  brg3/sample_time_set_RNISLLSA\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/B  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_15/B  can_control/OPB_DO_1_t_0_3_0_iv_15/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/C  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m4/A  brk2/m4/Y  brk2/sample_time_set_RNI386CA1\[25\]/B  brk2/sample_time_set_RNI386CA1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/C  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIDPT7B1\[8\]/B  brk1/clk_divider_RNIDPT7B1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/A  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[4\]/CLK  brg5/cntr_dutyA\[4\]/Q  brg5/cntr_dutyA_RNIPD441\[4\]/B  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB6_0_I_120/B  brg3/cntr_dutyB6_0_I_120/Y  brg3/cntr_dutyB6_0_I_125/A  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[11\]/CLK  brg3/cntr_dutyB\[11\]/Q  brg3/cntr_dutyB6_0_I_100/B  brg3/cntr_dutyB6_0_I_100/Y  brg3/cntr_dutyB6_0_I_105/A  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[20\]/CLK  brg3/cntr_dutyB\[20\]/Q  brg3/cntr_dutyB6_0_I_57/B  brg3/cntr_dutyB6_0_I_57/Y  brg3/cntr_dutyB6_0_I_62/A  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB6_0_I_120/B  brg1/cntr_dutyB6_0_I_120/Y  brg1/cntr_dutyB6_0_I_125/A  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[11\]/CLK  brg1/cntr_dutyB\[11\]/Q  brg1/cntr_dutyB6_0_I_100/B  brg1/cntr_dutyB6_0_I_100/Y  brg1/cntr_dutyB6_0_I_105/A  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[20\]/CLK  brg1/cntr_dutyB\[20\]/Q  brg1/cntr_dutyB6_0_I_57/B  brg1/cntr_dutyB6_0_I_57/Y  brg1/cntr_dutyB6_0_I_62/A  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg1/PD_DRV_EN_FPGA_R_c_m/B  brg1/PD_DRV_EN_FPGA_R_c_m/Y  can_control/control_RNIBDFQK2\[2\]/A  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[4\]/CLK  brg2/cntr_dutyC\[4\]/Q  brg2/cntr_dutyC_RNIKP702\[4\]/B  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_7/B  can_control/OPB_DO_1_t_0_4_0_iv_7/Y  can_control/OPB_DO_1_t_0_4_0_iv_11/A  can_control/OPB_DO_1_t_0_4_0_iv_11/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/B  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[4\]/CLK  brg4/cntr_dutyA\[4\]/Q  brg4/cntr_dutyA_RNIK7R91\[4\]/B  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[4\]/CLK  brg1/cntr_dutyA\[4\]/Q  brg1/cntr_dutyA7_0_I_130/B  brg1/cntr_dutyA7_0_I_130/Y  brg1/cntr_dutyA7_0_I_135/C  brg1/cntr_dutyA7_0_I_135/Y  brg1/cntr_dutyA7_0_I_137/B  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIDIFPN/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIDIFPN/Y  hotlink/fo_control_rx_RNIO0H982\[3\]/A  hotlink/fo_control_rx_RNIO0H982\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/A  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_37/A  brg5/cntr_dutyA7_0_I_37/Y  brg5/cntr_dutyA7_0_I_40/B  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_37/A  brg2/cntr_dutyA7_0_I_37/Y  brg2/cntr_dutyA7_0_I_40/B  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[27\]/CLK  brg3/cntr_dutyB\[27\]/Q  brg3/cntr_dutyB6_0_I_33/B  brg3/cntr_dutyB6_0_I_33/Y  brg3/cntr_dutyB6_0_I_35/C  brg3/cntr_dutyB6_0_I_35/Y  brg3/cntr_dutyB6_0_I_40/A  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[27\]/CLK  brg1/cntr_dutyB\[27\]/Q  brg1/cntr_dutyB6_0_I_33/B  brg1/cntr_dutyB6_0_I_33/Y  brg1/cntr_dutyB6_0_I_35/C  brg1/cntr_dutyB6_0_I_35/Y  brg1/cntr_dutyB6_0_I_40/A  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIRNRNA\[14\]/B  brk2/CycleCount_RNIRNRNA\[14\]/Y  brk2/sample_time_set_RNIM0EP01\[14\]/A  brk2/sample_time_set_RNIM0EP01\[14\]/Y  brk2/clk_divider_RNI505PB1\[14\]/C  brk2/clk_divider_RNI505PB1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNINJRNA\[10\]/B  brk2/CycleCount_RNINJRNA\[10\]/Y  brk2/sample_time_set_RNIAKDP01\[10\]/A  brk2/sample_time_set_RNIAKDP01\[10\]/Y  brk2/clk_divider_RNILF4PB1\[10\]/C  brk2/clk_divider_RNILF4PB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/A  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[2\]/CLK  brg5/cntr_dutyC\[2\]/Q  brg5/cntr_dutyC6_0_I_128/A  brg5/cntr_dutyC6_0_I_128/Y  brg5/cntr_dutyC6_0_I_132/C  brg5/cntr_dutyC6_0_I_132/Y  brg5/cntr_dutyC6_0_I_136/C  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[2\]/CLK  brg4/cntr_dutyC\[2\]/Q  brg4/cntr_dutyC6_0_I_128/A  brg4/cntr_dutyC6_0_I_128/Y  brg4/cntr_dutyC6_0_I_132/C  brg4/cntr_dutyC6_0_I_132/Y  brg4/cntr_dutyC6_0_I_136/C  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[2\]/CLK  brg4/cntr_dutyB\[2\]/Q  brg4/cntr_dutyB6_0_I_128/A  brg4/cntr_dutyB6_0_I_128/Y  brg4/cntr_dutyB6_0_I_132/C  brg4/cntr_dutyB6_0_I_132/Y  brg4/cntr_dutyB6_0_I_136/C  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[2\]/CLK  brg3/cntr_dutyC\[2\]/Q  brg3/cntr_dutyC6_0_I_128/A  brg3/cntr_dutyC6_0_I_128/Y  brg3/cntr_dutyC6_0_I_132/C  brg3/cntr_dutyC6_0_I_132/Y  brg3/cntr_dutyC6_0_I_136/C  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[2\]/CLK  brg2/cntr_dutyB\[2\]/Q  brg2/cntr_dutyB6_0_I_128/A  brg2/cntr_dutyB6_0_I_128/Y  brg2/cntr_dutyB6_0_I_132/C  brg2/cntr_dutyB6_0_I_132/Y  brg2/cntr_dutyB6_0_I_136/C  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[2\]/CLK  brg5/cntr_dutyB\[2\]/Q  brg5/cntr_dutyB6_0_I_128/A  brg5/cntr_dutyB6_0_I_128/Y  brg5/cntr_dutyB6_0_I_132/C  brg5/cntr_dutyB6_0_I_132/Y  brg5/cntr_dutyB6_0_I_136/C  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNI6TN6O\[3\]/A  hotlink/fo_control_rx_RNI6TN6O\[3\]/Y  hotlink/fo_control_rx_RNIO0H982\[3\]/B  hotlink/fo_control_rx_RNIO0H982\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/A  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/clk_divider_RNIGELFA\[1\]/A  brk2/clk_divider_RNIGELFA\[1\]/Y  brk2/CycleCount_RNIOD9TK\[1\]/B  brk2/CycleCount_RNIOD9TK\[1\]/Y  brk2/CycleCount_RNIGPTRK1\[1\]/A  brk2/CycleCount_RNIGPTRK1\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/B  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_81/A  brg1/cntr_dutyA7_0_I_81/Y  brg1/cntr_dutyA7_0_I_83/B  brg1/cntr_dutyA7_0_I_83/Y  brg1/cntr_dutyA7_0_I_84/B  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/test_pattern_RNI32OBA_0\[0\]/B  rs485_mod/test_pattern_RNI32OBA_0\[0\]/Y  rs485_mod/coll_sp1_in_d_RNINRD3L\[0\]/A  rs485_mod/coll_sp1_in_d_RNINRD3L\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/A  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[9\]/CLK  brg5/cntr_dutyA\[9\]/Q  brg5/cntr_dutyA7_0_I_112/A  brg5/cntr_dutyA7_0_I_112/Y  brg5/cntr_dutyA7_0_I_114/A  brg5/cntr_dutyA7_0_I_114/Y  brg5/cntr_dutyA7_0_I_115/A  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[9\]/CLK  brg2/cntr_dutyA\[9\]/Q  brg2/cntr_dutyA7_0_I_112/A  brg2/cntr_dutyA7_0_I_112/Y  brg2/cntr_dutyA7_0_I_114/A  brg2/cntr_dutyA7_0_I_114/Y  brg2/cntr_dutyA7_0_I_115/A  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI0M5UV\[4\]/B  brk1/sample_time_set_RNI0M5UV\[4\]/Y  brk1/sample_time_set_RNICMGUV1\[4\]/B  brk1/sample_time_set_RNICMGUV1\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/B  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIPLQMB1\[12\]/B  brk1/clk_divider_RNIPLQMB1\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/A  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI41KMA\[20\]/B  brg2/sample_time_set_RNI41KMA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_4/C  can_control/OPB_DO_1_t_0_10_0_iv_4/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/C  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/B  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/B  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC6_0_I_117/A  brg2/cntr_dutyC6_0_I_117/Y  brg2/cntr_dutyC6_0_I_121/C  brg2/cntr_dutyC6_0_I_121/Y  brg2/cntr_dutyC6_0_I_125/C  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[12\]/CLK  brg2/cntr_dutyC\[12\]/Q  brg2/cntr_dutyC6_0_I_97/A  brg2/cntr_dutyC6_0_I_97/Y  brg2/cntr_dutyC6_0_I_101/C  brg2/cntr_dutyC6_0_I_101/Y  brg2/cntr_dutyC6_0_I_105/C  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[21\]/CLK  brg2/cntr_dutyC\[21\]/Q  brg2/cntr_dutyC6_0_I_54/A  brg2/cntr_dutyC6_0_I_54/Y  brg2/cntr_dutyC6_0_I_58/C  brg2/cntr_dutyC6_0_I_58/Y  brg2/cntr_dutyC6_0_I_62/C  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI720KA\[26\]/B  brg1/CycleCount_RNI720KA\[26\]/Y  brg1/sample_time_set_RNIGLLGL\[26\]/C  brg1/sample_time_set_RNIGLLGL\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/B  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_32/A  brg3/cntr_dutyA7_0_I_32/Y  brg3/cntr_dutyA7_0_I_36/C  brg3/cntr_dutyA7_0_I_36/Y  brg3/cntr_dutyA7_0_I_40/C  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNO\[27\]/B  brk2/cntr_dutyA_RNO\[27\]/Y  brk2/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNO\[27\]/B  brk1/cntr_dutyA_RNO\[27\]/Y  brk1/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_109/A  brg1/cntr_dutyA7_0_I_109/Y  brg1/cntr_dutyA7_0_I_113/B  brg1/cntr_dutyA7_0_I_113/Y  brg1/cntr_dutyA7_0_I_115/B  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_37/A  brg4/cntr_dutyA7_0_I_37/Y  brg4/cntr_dutyA7_0_I_40/B  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIJ9O3B\[31\]/B  brk1/sample_time_set_RNIJ9O3B\[31\]/Y  brk1/CycleCount_RNICJCHL\[31\]/B  brk1/CycleCount_RNICJCHL\[31\]/Y  brk1/CycleCount_RNIR008A1\[31\]/A  brk1/CycleCount_RNIR008A1\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/A  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[5\]/CLK  brg5/cntr_dutyA\[5\]/Q  brg5/cntr_dutyA7_0_I_108/A  brg5/cntr_dutyA7_0_I_108/Y  brg5/cntr_dutyA7_0_I_113/A  brg5/cntr_dutyA7_0_I_113/Y  brg5/cntr_dutyA7_0_I_115/B  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[5\]/CLK  brg2/cntr_dutyA\[5\]/Q  brg2/cntr_dutyA7_0_I_108/A  brg2/cntr_dutyA7_0_I_108/Y  brg2/cntr_dutyA7_0_I_113/A  brg2/cntr_dutyA7_0_I_113/Y  brg2/cntr_dutyA7_0_I_115/B  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_90/B  brg3/cntr_dutyA7_0_I_90/Y  brg3/cntr_dutyA7_0_I_91/B  brg3/cntr_dutyA7_0_I_91/Y  brg3/cntr_dutyA7_0_I_95/B  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[3\]/CLK  brg3/cntr_dutyA\[3\]/Q  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/un8_OPB_DO_5_RNIH43LK/A  can_control/un8_OPB_DO_5_RNIH43LK/Y  can_control/state1_RNIA2T4V/B  can_control/state1_RNIA2T4V/Y  pci_target/sp_dr_RNILLUI44\[4\]/C  pci_target/sp_dr_RNILLUI44\[4\]/Y  pci_target/sp_dr_RNI3JOII6\[4\]/A  pci_target/sp_dr_RNI3JOII6\[4\]/Y  pci_target/sp_dr_RNIFP5A38\[4\]/A  pci_target/sp_dr_RNIFP5A38\[4\]/Y  pci_target/sp_dr_RNI5FNECA\[4\]/C  pci_target/sp_dr_RNI5FNECA\[4\]/Y  pci_target/sp_dr_RNIK16QKG\[4\]/A  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[2\]/CLK  brg1/cntr_dutyA\[2\]/Q  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIN4LMA\[30\]/B  brg4/sample_time_set_RNIN4LMA\[30\]/Y  brg4/CycleCount_RNIPMIFL\[30\]/C  brg4/CycleCount_RNIPMIFL\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_5/B  can_control/OPB_DO_1_t_0_0_0_iv_5/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[8\]/CLK  brg4/cntr_dutyA\[8\]/Q  brg4/cntr_dutyA7_0_I_110/A  brg4/cntr_dutyA7_0_I_110/Y  brg4/cntr_dutyA7_0_I_114/B  brg4/cntr_dutyA7_0_I_114/Y  brg4/cntr_dutyA7_0_I_115/A  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA7_0_I_111/A  brg4/cntr_dutyA7_0_I_111/Y  brg4/cntr_dutyA7_0_I_113/C  brg4/cntr_dutyA7_0_I_113/Y  brg4/cntr_dutyA7_0_I_115/B  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB6_0_I_131/B  brg4/cntr_dutyB6_0_I_131/Y  brg4/cntr_dutyB6_0_I_136/A  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB6_0_I_131/B  brg2/cntr_dutyB6_0_I_131/Y  brg2/cntr_dutyB6_0_I_136/A  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[1\]/CLK  brg5/cntr_dutyC\[1\]/Q  brg5/cntr_dutyC6_0_I_131/B  brg5/cntr_dutyC6_0_I_131/Y  brg5/cntr_dutyC6_0_I_136/A  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[1\]/CLK  brg4/cntr_dutyC\[1\]/Q  brg4/cntr_dutyC6_0_I_131/B  brg4/cntr_dutyC6_0_I_131/Y  brg4/cntr_dutyC6_0_I_136/A  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[1\]/CLK  brg3/cntr_dutyC\[1\]/Q  brg3/cntr_dutyC6_0_I_131/B  brg3/cntr_dutyC6_0_I_131/Y  brg3/cntr_dutyC6_0_I_136/A  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[1\]/CLK  brg5/cntr_dutyB\[1\]/Q  brg5/cntr_dutyB6_0_I_131/B  brg5/cntr_dutyB6_0_I_131/Y  brg5/cntr_dutyB6_0_I_136/A  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_89/B  brg3/cntr_dutyB6_0_I_89/Y  brg3/cntr_dutyB6_0_I_91/A  brg3/cntr_dutyB6_0_I_91/Y  brg3/cntr_dutyB6_0_I_95/B  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_89/B  brg1/cntr_dutyB6_0_I_89/Y  brg1/cntr_dutyB6_0_I_91/A  brg1/cntr_dutyB6_0_I_91/Y  brg1/cntr_dutyB6_0_I_95/B  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC6_0_I_117/A  brg1/cntr_dutyC6_0_I_117/Y  brg1/cntr_dutyC6_0_I_121/C  brg1/cntr_dutyC6_0_I_121/Y  brg1/cntr_dutyC6_0_I_125/C  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[12\]/CLK  brg1/cntr_dutyC\[12\]/Q  brg1/cntr_dutyC6_0_I_97/A  brg1/cntr_dutyC6_0_I_97/Y  brg1/cntr_dutyC6_0_I_101/C  brg1/cntr_dutyC6_0_I_101/Y  brg1/cntr_dutyC6_0_I_105/C  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[21\]/CLK  brg1/cntr_dutyC\[21\]/Q  brg1/cntr_dutyC6_0_I_54/A  brg1/cntr_dutyC6_0_I_54/Y  brg1/cntr_dutyC6_0_I_58/C  brg1/cntr_dutyC6_0_I_58/Y  brg1/cntr_dutyC6_0_I_62/C  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_14/C  can_control/OPB_DO_1_t_0_3_0_iv_14/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/A  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIIC9UM\[30\]/B  rs485_mod/test_pattern_RNIIC9UM\[30\]/Y  rs485_mod/imtx_in_d_RNISO2421\[30\]/C  rs485_mod/imtx_in_d_RNISO2421\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/A  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIKA5UM\[13\]/B  rs485_mod/test_pattern_RNIKA5UM\[13\]/Y  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/A  rs485_mod/imtx_in_d_RNIMFGO32\[13\]/Y  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/A  rs485_mod/amtx_in_d_RNIDRDP64\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/A  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIG87UM\[20\]/B  rs485_mod/test_pattern_RNIG87UM\[20\]/Y  rs485_mod/imtx_in_d_RNIPIV321\[20\]/C  rs485_mod/imtx_in_d_RNIPIV321\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/A  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNISK7UM\[26\]/B  rs485_mod/test_pattern_RNISK7UM\[26\]/Y  rs485_mod/imtx_in_d_RNIB50421\[26\]/C  rs485_mod/imtx_in_d_RNIB50421\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/A  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIUM7UM\[27\]/B  rs485_mod/test_pattern_RNIUM7UM\[27\]/Y  rs485_mod/imtx_in_d_RNIE80421\[27\]/C  rs485_mod/imtx_in_d_RNIE80421\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/A  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[8\]/CLK  brg5/cntr_dutyC\[8\]/Q  brg5/cntr_dutyC6_0_I_121/A  brg5/cntr_dutyC6_0_I_121/Y  brg5/cntr_dutyC6_0_I_125/C  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[13\]/CLK  brg5/cntr_dutyC\[13\]/Q  brg5/cntr_dutyC6_0_I_101/A  brg5/cntr_dutyC6_0_I_101/Y  brg5/cntr_dutyC6_0_I_105/C  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[22\]/CLK  brg5/cntr_dutyC\[22\]/Q  brg5/cntr_dutyC6_0_I_58/A  brg5/cntr_dutyC6_0_I_58/Y  brg5/cntr_dutyC6_0_I_62/C  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[8\]/CLK  brg5/cntr_dutyB\[8\]/Q  brg5/cntr_dutyB6_0_I_121/A  brg5/cntr_dutyB6_0_I_121/Y  brg5/cntr_dutyB6_0_I_125/C  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[13\]/CLK  brg5/cntr_dutyB\[13\]/Q  brg5/cntr_dutyB6_0_I_101/A  brg5/cntr_dutyB6_0_I_101/Y  brg5/cntr_dutyB6_0_I_105/C  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[22\]/CLK  brg5/cntr_dutyB\[22\]/Q  brg5/cntr_dutyB6_0_I_58/A  brg5/cntr_dutyB6_0_I_58/Y  brg5/cntr_dutyB6_0_I_62/C  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[8\]/CLK  brg4/cntr_dutyC\[8\]/Q  brg4/cntr_dutyC6_0_I_121/A  brg4/cntr_dutyC6_0_I_121/Y  brg4/cntr_dutyC6_0_I_125/C  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[13\]/CLK  brg4/cntr_dutyC\[13\]/Q  brg4/cntr_dutyC6_0_I_101/A  brg4/cntr_dutyC6_0_I_101/Y  brg4/cntr_dutyC6_0_I_105/C  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[22\]/CLK  brg4/cntr_dutyC\[22\]/Q  brg4/cntr_dutyC6_0_I_58/A  brg4/cntr_dutyC6_0_I_58/Y  brg4/cntr_dutyC6_0_I_62/C  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[8\]/CLK  brg4/cntr_dutyB\[8\]/Q  brg4/cntr_dutyB6_0_I_121/A  brg4/cntr_dutyB6_0_I_121/Y  brg4/cntr_dutyB6_0_I_125/C  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[13\]/CLK  brg4/cntr_dutyB\[13\]/Q  brg4/cntr_dutyB6_0_I_101/A  brg4/cntr_dutyB6_0_I_101/Y  brg4/cntr_dutyB6_0_I_105/C  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[22\]/CLK  brg4/cntr_dutyB\[22\]/Q  brg4/cntr_dutyB6_0_I_58/A  brg4/cntr_dutyB6_0_I_58/Y  brg4/cntr_dutyB6_0_I_62/C  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[8\]/CLK  brg3/cntr_dutyC\[8\]/Q  brg3/cntr_dutyC6_0_I_121/A  brg3/cntr_dutyC6_0_I_121/Y  brg3/cntr_dutyC6_0_I_125/C  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[13\]/CLK  brg3/cntr_dutyC\[13\]/Q  brg3/cntr_dutyC6_0_I_101/A  brg3/cntr_dutyC6_0_I_101/Y  brg3/cntr_dutyC6_0_I_105/C  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[22\]/CLK  brg3/cntr_dutyC\[22\]/Q  brg3/cntr_dutyC6_0_I_58/A  brg3/cntr_dutyC6_0_I_58/Y  brg3/cntr_dutyC6_0_I_62/C  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[8\]/CLK  brg2/cntr_dutyB\[8\]/Q  brg2/cntr_dutyB6_0_I_121/A  brg2/cntr_dutyB6_0_I_121/Y  brg2/cntr_dutyB6_0_I_125/C  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[13\]/CLK  brg2/cntr_dutyB\[13\]/Q  brg2/cntr_dutyB6_0_I_101/A  brg2/cntr_dutyB6_0_I_101/Y  brg2/cntr_dutyB6_0_I_105/C  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[22\]/CLK  brg2/cntr_dutyB\[22\]/Q  brg2/cntr_dutyB6_0_I_58/A  brg2/cntr_dutyB6_0_I_58/Y  brg2/cntr_dutyB6_0_I_62/C  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/un8_OPB_DO_5_RNIE29EA/B  can_control/un8_OPB_DO_5_RNIE29EA/Y  can_control/un8_OPB_DO_5_RNIH43LK/B  can_control/un8_OPB_DO_5_RNIH43LK/Y  can_control/control_RNIFJS5L1\[2\]/B  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[15\]/CLK  brg4/cntr_dutyA\[15\]/Q  brg4/cntr_dutyA7_0_I_82/A  brg4/cntr_dutyA7_0_I_82/Y  brg4/cntr_dutyA7_0_I_83/A  brg4/cntr_dutyA7_0_I_83/Y  brg4/cntr_dutyA7_0_I_84/B  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC6_0_I_120/B  brg2/cntr_dutyC6_0_I_120/Y  brg2/cntr_dutyC6_0_I_125/A  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[11\]/CLK  brg2/cntr_dutyC\[11\]/Q  brg2/cntr_dutyC6_0_I_100/B  brg2/cntr_dutyC6_0_I_100/Y  brg2/cntr_dutyC6_0_I_105/A  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[20\]/CLK  brg2/cntr_dutyC\[20\]/Q  brg2/cntr_dutyC6_0_I_57/B  brg2/cntr_dutyC6_0_I_57/Y  brg2/cntr_dutyC6_0_I_62/A  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_32/A  brg1/cntr_dutyA7_0_I_32/Y  brg1/cntr_dutyA7_0_I_36/C  brg1/cntr_dutyA7_0_I_36/Y  brg1/cntr_dutyA7_0_I_40/C  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI8C0TK\[13\]/B  brk1/over_i_set_RNI8C0TK\[13\]/Y  brk1/sample_time_set_RNIGBSA01\[13\]/C  brk1/sample_time_set_RNIGBSA01\[13\]/Y  brk1/clk_divider_RNIC7ED02\[13\]/B  brk1/clk_divider_RNIC7ED02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/B  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIAJ7HO\[2\]/B  brg1/CycleCount_RNIAJ7HO\[2\]/Y  can_control/control_RNINN6HT6\[2\]/B  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[21\]/CLK  brg3/cntr_dutyB\[21\]/Q  brg3/cntr_dutyB6_0_I_59/A  brg3/cntr_dutyB6_0_I_59/Y  brg3/cntr_dutyB6_0_I_62/B  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un18_OPB_DO_0_a3/A  ad2_mod/un18_OPB_DO_0_a3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNI0VQSL/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNI0VQSL/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/B  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_90/B  brg3/cntr_dutyA7_0_I_90/Y  brg3/cntr_dutyA7_0_I_94/C  brg3/cntr_dutyA7_0_I_94/Y  brg3/cntr_dutyA7_0_I_95/C  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_35/B  brg3/cntr_dutyA7_0_I_35/Y  brg3/cntr_dutyA7_0_I_40/A  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[27\]/CLK  brg2/cntr_dutyC\[27\]/Q  brg2/cntr_dutyC6_0_I_33/B  brg2/cntr_dutyC6_0_I_33/Y  brg2/cntr_dutyC6_0_I_35/C  brg2/cntr_dutyC6_0_I_35/Y  brg2/cntr_dutyC6_0_I_40/A  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[15\]/CLK  brg5/cntr_dutyC\[15\]/Q  brg5/cntr_dutyC6_0_I_85/B  brg5/cntr_dutyC6_0_I_85/Y  brg5/cntr_dutyC6_0_I_88/A  brg5/cntr_dutyC6_0_I_88/Y  brg5/cntr_dutyC6_0_I_95/A  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[24\]/CLK  brg5/cntr_dutyC\[24\]/Q  brg5/cntr_dutyC6_0_I_46/B  brg5/cntr_dutyC6_0_I_46/Y  brg5/cntr_dutyC6_0_I_49/A  brg5/cntr_dutyC6_0_I_49/Y  brg5/cntr_dutyC6_0_I_52/A  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[15\]/CLK  brg5/cntr_dutyB\[15\]/Q  brg5/cntr_dutyB6_0_I_85/B  brg5/cntr_dutyB6_0_I_85/Y  brg5/cntr_dutyB6_0_I_88/A  brg5/cntr_dutyB6_0_I_88/Y  brg5/cntr_dutyB6_0_I_95/A  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[24\]/CLK  brg5/cntr_dutyB\[24\]/Q  brg5/cntr_dutyB6_0_I_46/B  brg5/cntr_dutyB6_0_I_46/Y  brg5/cntr_dutyB6_0_I_49/A  brg5/cntr_dutyB6_0_I_49/Y  brg5/cntr_dutyB6_0_I_52/A  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[15\]/CLK  brg4/cntr_dutyC\[15\]/Q  brg4/cntr_dutyC6_0_I_85/B  brg4/cntr_dutyC6_0_I_85/Y  brg4/cntr_dutyC6_0_I_88/A  brg4/cntr_dutyC6_0_I_88/Y  brg4/cntr_dutyC6_0_I_95/A  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[24\]/CLK  brg4/cntr_dutyC\[24\]/Q  brg4/cntr_dutyC6_0_I_46/B  brg4/cntr_dutyC6_0_I_46/Y  brg4/cntr_dutyC6_0_I_49/A  brg4/cntr_dutyC6_0_I_49/Y  brg4/cntr_dutyC6_0_I_52/A  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[15\]/CLK  brg4/cntr_dutyB\[15\]/Q  brg4/cntr_dutyB6_0_I_85/B  brg4/cntr_dutyB6_0_I_85/Y  brg4/cntr_dutyB6_0_I_88/A  brg4/cntr_dutyB6_0_I_88/Y  brg4/cntr_dutyB6_0_I_95/A  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[24\]/CLK  brg4/cntr_dutyB\[24\]/Q  brg4/cntr_dutyB6_0_I_46/B  brg4/cntr_dutyB6_0_I_46/Y  brg4/cntr_dutyB6_0_I_49/A  brg4/cntr_dutyB6_0_I_49/Y  brg4/cntr_dutyB6_0_I_52/A  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[15\]/CLK  brg3/cntr_dutyC\[15\]/Q  brg3/cntr_dutyC6_0_I_85/B  brg3/cntr_dutyC6_0_I_85/Y  brg3/cntr_dutyC6_0_I_88/A  brg3/cntr_dutyC6_0_I_88/Y  brg3/cntr_dutyC6_0_I_95/A  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[24\]/CLK  brg3/cntr_dutyC\[24\]/Q  brg3/cntr_dutyC6_0_I_46/B  brg3/cntr_dutyC6_0_I_46/Y  brg3/cntr_dutyC6_0_I_49/A  brg3/cntr_dutyC6_0_I_49/Y  brg3/cntr_dutyC6_0_I_52/A  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[15\]/CLK  brg2/cntr_dutyB\[15\]/Q  brg2/cntr_dutyB6_0_I_85/B  brg2/cntr_dutyB6_0_I_85/Y  brg2/cntr_dutyB6_0_I_88/A  brg2/cntr_dutyB6_0_I_88/Y  brg2/cntr_dutyB6_0_I_95/A  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[24\]/CLK  brg2/cntr_dutyB\[24\]/Q  brg2/cntr_dutyB6_0_I_46/B  brg2/cntr_dutyB6_0_I_46/Y  brg2/cntr_dutyB6_0_I_49/A  brg2/cntr_dutyB6_0_I_49/Y  brg2/cntr_dutyB6_0_I_52/A  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIU9JMA\[19\]/B  brg4/sample_time_set_RNIU9JMA\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_6/A  can_control/OPB_DO_1_t_0_11_0_iv_6/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/B  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_90/B  brg1/cntr_dutyA7_0_I_90/Y  brg1/cntr_dutyA7_0_I_91/B  brg1/cntr_dutyA7_0_I_91/Y  brg1/cntr_dutyA7_0_I_95/B  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/mdi2/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNILELSA\[20\]/B  brg3/sample_time_set_RNILELSA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/B  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/B  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIAI6QO\[10\]/B  brg2/sample_time_set_RNIAI6QO\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/C  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_87/B  brg5/cntr_dutyC6_0_I_87/Y  brg5/cntr_dutyC6_0_I_88/C  brg5/cntr_dutyC6_0_I_88/Y  brg5/cntr_dutyC6_0_I_95/A  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_48/B  brg5/cntr_dutyC6_0_I_48/Y  brg5/cntr_dutyC6_0_I_49/C  brg5/cntr_dutyC6_0_I_49/Y  brg5/cntr_dutyC6_0_I_52/A  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_87/B  brg5/cntr_dutyB6_0_I_87/Y  brg5/cntr_dutyB6_0_I_88/C  brg5/cntr_dutyB6_0_I_88/Y  brg5/cntr_dutyB6_0_I_95/A  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_48/B  brg5/cntr_dutyB6_0_I_48/Y  brg5/cntr_dutyB6_0_I_49/C  brg5/cntr_dutyB6_0_I_49/Y  brg5/cntr_dutyB6_0_I_52/A  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_87/B  brg4/cntr_dutyC6_0_I_87/Y  brg4/cntr_dutyC6_0_I_88/C  brg4/cntr_dutyC6_0_I_88/Y  brg4/cntr_dutyC6_0_I_95/A  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_48/B  brg4/cntr_dutyC6_0_I_48/Y  brg4/cntr_dutyC6_0_I_49/C  brg4/cntr_dutyC6_0_I_49/Y  brg4/cntr_dutyC6_0_I_52/A  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_87/B  brg4/cntr_dutyB6_0_I_87/Y  brg4/cntr_dutyB6_0_I_88/C  brg4/cntr_dutyB6_0_I_88/Y  brg4/cntr_dutyB6_0_I_95/A  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_48/B  brg4/cntr_dutyB6_0_I_48/Y  brg4/cntr_dutyB6_0_I_49/C  brg4/cntr_dutyB6_0_I_49/Y  brg4/cntr_dutyB6_0_I_52/A  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_87/B  brg3/cntr_dutyC6_0_I_87/Y  brg3/cntr_dutyC6_0_I_88/C  brg3/cntr_dutyC6_0_I_88/Y  brg3/cntr_dutyC6_0_I_95/A  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_48/B  brg3/cntr_dutyC6_0_I_48/Y  brg3/cntr_dutyC6_0_I_49/C  brg3/cntr_dutyC6_0_I_49/Y  brg3/cntr_dutyC6_0_I_52/A  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_87/B  brg2/cntr_dutyB6_0_I_87/Y  brg2/cntr_dutyB6_0_I_88/C  brg2/cntr_dutyB6_0_I_88/Y  brg2/cntr_dutyB6_0_I_95/A  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_48/B  brg2/cntr_dutyB6_0_I_48/Y  brg2/cntr_dutyB6_0_I_49/C  brg2/cntr_dutyB6_0_I_49/Y  brg2/cntr_dutyB6_0_I_52/A  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_36/A  brg4/cntr_dutyA7_0_I_36/Y  brg4/cntr_dutyA7_0_I_40/C  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/CycleCount_RNI648AD\[8\]/C  brg5/CycleCount_RNI648AD\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/B  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI1SDBA\[6\]/B  brk1/over_i_set_RNI1SDBA\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_15/B  can_control/OPB_DO_1_t_0_24_0_iv_15/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/B  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_22/C  can_control/OPB_DO_1_t_0_24_0_iv_22/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/C  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNI6GS7O\[10\]/B  brg1/CycleCount_RNI6GS7O\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/A  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un18_OPB_DO_0_a3_3/B  ad1_mod/un18_OPB_DO_0_a3_3/Y  ad1_mod/un18_OPB_DO_0_a3/A  ad1_mod/un18_OPB_DO_0_a3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIJK5QL/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIJK5QL/Y  ad1_mod/status_RNIPTCTL2\[2\]/B  ad1_mod/status_RNIPTCTL2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_20/A  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/imtx_in_d_RNIMF4HA\[23\]/C  rs485_mod/imtx_in_d_RNIMF4HA\[23\]/Y  rs485_mod/bmpls_d_RNITGS9L\[23\]/B  rs485_mod/bmpls_d_RNITGS9L\[23\]/Y  rs485_mod/tctx_in_d_RNITTJ001\[23\]/A  rs485_mod/tctx_in_d_RNITTJ001\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/B  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[2\]/CLK  brg1/cntr_dutyB\[2\]/Q  brg1/cntr_dutyB6_0_I_128/A  brg1/cntr_dutyB6_0_I_128/Y  brg1/cntr_dutyB6_0_I_132/C  brg1/cntr_dutyB6_0_I_132/Y  brg1/cntr_dutyB6_0_I_136/C  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[2\]/CLK  brg3/cntr_dutyB\[2\]/Q  brg3/cntr_dutyB6_0_I_128/A  brg3/cntr_dutyB6_0_I_128/Y  brg3/cntr_dutyB6_0_I_132/C  brg3/cntr_dutyB6_0_I_132/Y  brg3/cntr_dutyB6_0_I_136/C  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC6_0_I_122/A  brg5/cntr_dutyC6_0_I_122/Y  brg5/cntr_dutyC6_0_I_125/B  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[12\]/CLK  brg5/cntr_dutyC\[12\]/Q  brg5/cntr_dutyC6_0_I_102/A  brg5/cntr_dutyC6_0_I_102/Y  brg5/cntr_dutyC6_0_I_105/B  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[21\]/CLK  brg5/cntr_dutyC\[21\]/Q  brg5/cntr_dutyC6_0_I_59/A  brg5/cntr_dutyC6_0_I_59/Y  brg5/cntr_dutyC6_0_I_62/B  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB6_0_I_122/A  brg5/cntr_dutyB6_0_I_122/Y  brg5/cntr_dutyB6_0_I_125/B  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[12\]/CLK  brg5/cntr_dutyB\[12\]/Q  brg5/cntr_dutyB6_0_I_102/A  brg5/cntr_dutyB6_0_I_102/Y  brg5/cntr_dutyB6_0_I_105/B  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[21\]/CLK  brg5/cntr_dutyB\[21\]/Q  brg5/cntr_dutyB6_0_I_59/A  brg5/cntr_dutyB6_0_I_59/Y  brg5/cntr_dutyB6_0_I_62/B  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC6_0_I_122/A  brg4/cntr_dutyC6_0_I_122/Y  brg4/cntr_dutyC6_0_I_125/B  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[12\]/CLK  brg4/cntr_dutyC\[12\]/Q  brg4/cntr_dutyC6_0_I_102/A  brg4/cntr_dutyC6_0_I_102/Y  brg4/cntr_dutyC6_0_I_105/B  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[21\]/CLK  brg4/cntr_dutyC\[21\]/Q  brg4/cntr_dutyC6_0_I_59/A  brg4/cntr_dutyC6_0_I_59/Y  brg4/cntr_dutyC6_0_I_62/B  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB6_0_I_122/A  brg4/cntr_dutyB6_0_I_122/Y  brg4/cntr_dutyB6_0_I_125/B  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[12\]/CLK  brg4/cntr_dutyB\[12\]/Q  brg4/cntr_dutyB6_0_I_102/A  brg4/cntr_dutyB6_0_I_102/Y  brg4/cntr_dutyB6_0_I_105/B  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[21\]/CLK  brg4/cntr_dutyB\[21\]/Q  brg4/cntr_dutyB6_0_I_59/A  brg4/cntr_dutyB6_0_I_59/Y  brg4/cntr_dutyB6_0_I_62/B  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC6_0_I_122/A  brg3/cntr_dutyC6_0_I_122/Y  brg3/cntr_dutyC6_0_I_125/B  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[12\]/CLK  brg3/cntr_dutyC\[12\]/Q  brg3/cntr_dutyC6_0_I_102/A  brg3/cntr_dutyC6_0_I_102/Y  brg3/cntr_dutyC6_0_I_105/B  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[21\]/CLK  brg3/cntr_dutyC\[21\]/Q  brg3/cntr_dutyC6_0_I_59/A  brg3/cntr_dutyC6_0_I_59/Y  brg3/cntr_dutyC6_0_I_62/B  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB6_0_I_122/A  brg2/cntr_dutyB6_0_I_122/Y  brg2/cntr_dutyB6_0_I_125/B  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[12\]/CLK  brg2/cntr_dutyB\[12\]/Q  brg2/cntr_dutyB6_0_I_102/A  brg2/cntr_dutyB6_0_I_102/Y  brg2/cntr_dutyB6_0_I_105/B  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[21\]/CLK  brg2/cntr_dutyB\[21\]/Q  brg2/cntr_dutyB6_0_I_59/A  brg2/cntr_dutyB6_0_I_59/Y  brg2/cntr_dutyB6_0_I_62/B  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m180_0/B  mel_mod/m180_0/Y  mel_mod/m181_0/B  mel_mod/m181_0/Y  mel_mod/state_log_2__RNIFVK5H1\[4\]/A  mel_mod/state_log_2__RNIFVK5H1\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/A  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_50/B  brg5/cntr_dutyA7_0_I_50/Y  brg5/cntr_dutyA7_0_I_52/B  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_50/B  brg2/cntr_dutyA7_0_I_50/Y  brg2/cntr_dutyA7_0_I_52/B  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC6_0_I_120/B  brg1/cntr_dutyC6_0_I_120/Y  brg1/cntr_dutyC6_0_I_125/A  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[11\]/CLK  brg1/cntr_dutyC\[11\]/Q  brg1/cntr_dutyC6_0_I_100/B  brg1/cntr_dutyC6_0_I_100/Y  brg1/cntr_dutyC6_0_I_105/A  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[20\]/CLK  brg1/cntr_dutyC\[20\]/Q  brg1/cntr_dutyC6_0_I_57/B  brg1/cntr_dutyC6_0_I_57/Y  brg1/cntr_dutyC6_0_I_62/A  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI64LMA\[31\]/B  brg2/sample_time_set_RNI64LMA\[31\]/Y  brg2/sample_time_set_RNI95IRV\[31\]/B  brg2/sample_time_set_RNI95IRV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_3/C  can_control/OPB_DO_1_t_0_27_iv_0_3/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/C  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNI8HKSA\[16\]/B  brg1/sample_time_set_RNI8HKSA\[16\]/Y  brg1/CycleCount_RNID46NV\[16\]/B  brg1/CycleCount_RNID46NV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_4/C  can_control/OPB_DO_1_t_0_14_0_iv_4/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/A  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIRVPFA/B  can_control/state1_RNIRVPFA/Y  can_control/state1_RNIIB4HV/B  can_control/state1_RNIIB4HV/Y  can_control/state1_RNI14LCC3/B  can_control/state1_RNI14LCC3/Y  can_control/state1_RNIUE8LI3/C  can_control/state1_RNIUE8LI3/Y  can_control/state1_RNIIROTT3/A  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_90/B  brg1/cntr_dutyA7_0_I_90/Y  brg1/cntr_dutyA7_0_I_94/C  brg1/cntr_dutyA7_0_I_94/Y  brg1/cntr_dutyA7_0_I_95/C  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_35/B  brg1/cntr_dutyA7_0_I_35/Y  brg1/cntr_dutyA7_0_I_40/A  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[27\]/CLK  brg1/cntr_dutyC\[27\]/Q  brg1/cntr_dutyC6_0_I_33/B  brg1/cntr_dutyC6_0_I_33/Y  brg1/cntr_dutyC6_0_I_35/C  brg1/cntr_dutyC6_0_I_35/Y  brg1/cntr_dutyC6_0_I_40/A  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[1\]/CLK  brk2/cntr_dutyA\[1\]/Q  brk2/cntr_dutyA7_0_I_127/B  brk2/cntr_dutyA7_0_I_127/Y  brk2/cntr_dutyA7_0_I_133/C  brk2/cntr_dutyA7_0_I_133/Y  brk2/cntr_dutyA7_0_I_136/B  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[1\]/CLK  brk1/cntr_dutyA\[1\]/Q  brk1/cntr_dutyA7_0_I_127/B  brk1/cntr_dutyA7_0_I_127/Y  brk1/cntr_dutyA7_0_I_133/C  brk1/cntr_dutyA7_0_I_133/Y  brk1/cntr_dutyA7_0_I_136/B  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[19\]/B  brg1/RES_PWM_1\[19\]/Y  RES_PWM_pad\[19\]/D  RES_PWM_pad\[19\]/PAD  RES_PWM\[19\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[17\]/B  brg1/RES_PWM_1\[17\]/Y  RES_PWM_pad\[17\]/D  RES_PWM_pad\[17\]/PAD  RES_PWM\[17\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[15\]/B  brg1/RES_PWM_1\[15\]/Y  RES_PWM_pad\[15\]/D  RES_PWM_pad\[15\]/PAD  RES_PWM\[15\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[13\]/B  brg1/RES_PWM_1\[13\]/Y  RES_PWM_pad\[13\]/D  RES_PWM_pad\[13\]/PAD  RES_PWM\[13\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[11\]/B  brg1/RES_PWM_1\[11\]/Y  RES_PWM_pad\[11\]/D  RES_PWM_pad\[11\]/PAD  RES_PWM\[11\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[9\]/B  brg1/RES_PWM_1\[9\]/Y  RES_PWM_pad\[9\]/D  RES_PWM_pad\[9\]/PAD  RES_PWM\[9\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[7\]/B  brg1/RES_PWM_1\[7\]/Y  RES_PWM_pad\[7\]/D  RES_PWM_pad\[7\]/PAD  RES_PWM\[7\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[5\]/B  brg1/RES_PWM_1\[5\]/Y  RES_PWM_pad\[5\]/D  RES_PWM_pad\[5\]/PAD  RES_PWM\[5\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[3\]/B  brg1/RES_PWM_1\[3\]/Y  RES_PWM_pad\[3\]/D  RES_PWM_pad\[3\]/PAD  RES_PWM\[3\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/RES_PWM_1\[1\]/B  brg1/RES_PWM_1\[1\]/Y  RES_PWM_pad\[1\]/D  RES_PWM_pad\[1\]/PAD  RES_PWM\[1\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_109/A  brg3/cntr_dutyA7_0_I_109/Y  brg3/cntr_dutyA7_0_I_113/B  brg3/cntr_dutyA7_0_I_113/Y  brg3/cntr_dutyA7_0_I_115/B  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[17\]/CLK  brg2/cntr_dutyC\[17\]/Q  brg2/cntr_dutyC6_0_I_89/B  brg2/cntr_dutyC6_0_I_89/Y  brg2/cntr_dutyC6_0_I_91/A  brg2/cntr_dutyC6_0_I_91/Y  brg2/cntr_dutyC6_0_I_95/B  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNI8ILSA\[25\]/B  brg1/sample_time_set_RNI8ILSA\[25\]/Y  brg1/CycleCount_RNID68NV\[25\]/B  brg1/CycleCount_RNID68NV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_5/C  can_control/OPB_DO_1_t_0_5_0_iv_5/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/A  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNI0PJO8\[8\]/B  ad1_mod/data_length_RNI0PJO8\[8\]/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNIEHITR1/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNIEHITR1/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/C  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIU255B\[8\]/B  rs485_mod/sp485_1_data_RNIU255B\[8\]/Y  rs485_mod/sp485_1_data_RNIJQ8B11\[8\]/B  rs485_mod/sp485_1_data_RNIJQ8B11\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/B  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNI8RQ6B\[20\]/B  rs485_mod/sp485_1_data_RNI8RQ6B\[20\]/Y  rs485_mod/sp485_1_data_RNIHMMK11\[20\]/B  rs485_mod/sp485_1_data_RNIHMMK11\[20\]/Y  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/B  rs485_mod/amtx_in_d_RNINLOIQ2\[20\]/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/B  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIE1R6B\[26\]/B  rs485_mod/sp485_1_data_RNIE1R6B\[26\]/Y  rs485_mod/sp485_1_data_RNI39NK11\[26\]/B  rs485_mod/sp485_1_data_RNI39NK11\[26\]/Y  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/B  rs485_mod/amtx_in_d_RNI77QIQ2\[26\]/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/B  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/control_RNIGOFAL\[2\]/A  can_control/control_RNIGOFAL\[2\]/Y  can_control/control_RNIFJS5L1\[2\]/A  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[1\]/CLK  brg1/cntr_dutyB\[1\]/Q  brg1/cntr_dutyB6_0_I_131/B  brg1/cntr_dutyB6_0_I_131/Y  brg1/cntr_dutyB6_0_I_136/A  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[1\]/CLK  brg3/cntr_dutyB\[1\]/Q  brg3/cntr_dutyB6_0_I_131/B  brg3/cntr_dutyB6_0_I_131/Y  brg3/cntr_dutyB6_0_I_136/A  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[9\]/CLK  brg4/cntr_dutyA\[9\]/Q  brg4/cntr_dutyA7_0_I_112/A  brg4/cntr_dutyA7_0_I_112/Y  brg4/cntr_dutyA7_0_I_114/A  brg4/cntr_dutyA7_0_I_114/Y  brg4/cntr_dutyA7_0_I_115/A  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[23\]/CLK  brg3/cntr_dutyB\[23\]/Q  brg3/cntr_dutyB6_0_I_56/B  brg3/cntr_dutyB6_0_I_56/Y  brg3/cntr_dutyB6_0_I_61/C  brg3/cntr_dutyB6_0_I_61/Y  brg3/cntr_dutyB6_0_I_63/B  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[8\]/CLK  brg3/cntr_dutyB\[8\]/Q  brg3/cntr_dutyB6_0_I_121/A  brg3/cntr_dutyB6_0_I_121/Y  brg3/cntr_dutyB6_0_I_125/C  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[13\]/CLK  brg3/cntr_dutyB\[13\]/Q  brg3/cntr_dutyB6_0_I_101/A  brg3/cntr_dutyB6_0_I_101/Y  brg3/cntr_dutyB6_0_I_105/C  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[22\]/CLK  brg3/cntr_dutyB\[22\]/Q  brg3/cntr_dutyB6_0_I_58/A  brg3/cntr_dutyB6_0_I_58/Y  brg3/cntr_dutyB6_0_I_62/C  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[8\]/CLK  brg1/cntr_dutyB\[8\]/Q  brg1/cntr_dutyB6_0_I_121/A  brg1/cntr_dutyB6_0_I_121/Y  brg1/cntr_dutyB6_0_I_125/C  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[13\]/CLK  brg1/cntr_dutyB\[13\]/Q  brg1/cntr_dutyB6_0_I_101/A  brg1/cntr_dutyB6_0_I_101/Y  brg1/cntr_dutyB6_0_I_105/C  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[22\]/CLK  brg1/cntr_dutyB\[22\]/Q  brg1/cntr_dutyB6_0_I_58/A  brg1/cntr_dutyB6_0_I_58/Y  brg1/cntr_dutyB6_0_I_62/C  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIV16EB\[8\]/B  rs485_mod/test_pattern_RNIV16EB\[8\]/Y  rs485_mod/test_pattern_RNITGR321\[8\]/A  rs485_mod/test_pattern_RNITGR321\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/A  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIO0MTA\[26\]/B  brk2/sample_time_set_RNIO0MTA\[26\]/Y  brk2/sample_time_set_RNIMSILL\[26\]/B  brk2/sample_time_set_RNIMSILL\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_89/B  brg1/cntr_dutyC6_0_I_89/Y  brg1/cntr_dutyC6_0_I_91/A  brg1/cntr_dutyC6_0_I_91/Y  brg1/cntr_dutyC6_0_I_95/B  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI6F9UA\[24\]/B  brg2/CycleCount_RNI6F9UA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/A  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[15\]/CLK  brg3/cntr_dutyB\[15\]/Q  brg3/cntr_dutyB6_0_I_85/B  brg3/cntr_dutyB6_0_I_85/Y  brg3/cntr_dutyB6_0_I_88/A  brg3/cntr_dutyB6_0_I_88/Y  brg3/cntr_dutyB6_0_I_95/A  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[24\]/CLK  brg3/cntr_dutyB\[24\]/Q  brg3/cntr_dutyB6_0_I_46/B  brg3/cntr_dutyB6_0_I_46/Y  brg3/cntr_dutyB6_0_I_49/A  brg3/cntr_dutyB6_0_I_49/Y  brg3/cntr_dutyB6_0_I_52/A  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[15\]/CLK  brg1/cntr_dutyB\[15\]/Q  brg1/cntr_dutyB6_0_I_85/B  brg1/cntr_dutyB6_0_I_85/Y  brg1/cntr_dutyB6_0_I_88/A  brg1/cntr_dutyB6_0_I_88/Y  brg1/cntr_dutyB6_0_I_95/A  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[24\]/CLK  brg1/cntr_dutyB\[24\]/Q  brg1/cntr_dutyB6_0_I_46/B  brg1/cntr_dutyB6_0_I_46/Y  brg1/cntr_dutyB6_0_I_49/A  brg1/cntr_dutyB6_0_I_49/Y  brg1/cntr_dutyB6_0_I_52/A  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[5\]/CLK  brg4/cntr_dutyA\[5\]/Q  brg4/cntr_dutyA7_0_I_108/A  brg4/cntr_dutyA7_0_I_108/Y  brg4/cntr_dutyA7_0_I_113/A  brg4/cntr_dutyA7_0_I_113/Y  brg4/cntr_dutyA7_0_I_115/B  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C3_RNIU5KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C3_RNIU5KP6/Y  can_control/OPB_DO_1_t_0_27_iv_18/C  can_control/OPB_DO_1_t_0_27_iv_18/Y  can_control/state1_RNI4VDMR4/C  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[2\]/CLK  brg2/cntr_dutyC\[2\]/Q  brg2/cntr_dutyC6_0_I_128/A  brg2/cntr_dutyC6_0_I_128/Y  brg2/cntr_dutyC6_0_I_132/C  brg2/cntr_dutyC6_0_I_132/Y  brg2/cntr_dutyC6_0_I_136/C  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[9\]/CLK  brg5/cntr_dutyC\[9\]/Q  brg5/cntr_dutyC6_0_I_119/B  brg5/cntr_dutyC6_0_I_119/Y  brg5/cntr_dutyC6_0_I_124/C  brg5/cntr_dutyC6_0_I_124/Y  brg5/cntr_dutyC6_0_I_126/B  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[14\]/CLK  brg5/cntr_dutyC\[14\]/Q  brg5/cntr_dutyC6_0_I_99/B  brg5/cntr_dutyC6_0_I_99/Y  brg5/cntr_dutyC6_0_I_104/C  brg5/cntr_dutyC6_0_I_104/Y  brg5/cntr_dutyC6_0_I_106/B  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[23\]/CLK  brg5/cntr_dutyC\[23\]/Q  brg5/cntr_dutyC6_0_I_56/B  brg5/cntr_dutyC6_0_I_56/Y  brg5/cntr_dutyC6_0_I_61/C  brg5/cntr_dutyC6_0_I_61/Y  brg5/cntr_dutyC6_0_I_63/B  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[9\]/CLK  brg5/cntr_dutyB\[9\]/Q  brg5/cntr_dutyB6_0_I_119/B  brg5/cntr_dutyB6_0_I_119/Y  brg5/cntr_dutyB6_0_I_124/C  brg5/cntr_dutyB6_0_I_124/Y  brg5/cntr_dutyB6_0_I_126/B  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[14\]/CLK  brg5/cntr_dutyB\[14\]/Q  brg5/cntr_dutyB6_0_I_99/B  brg5/cntr_dutyB6_0_I_99/Y  brg5/cntr_dutyB6_0_I_104/C  brg5/cntr_dutyB6_0_I_104/Y  brg5/cntr_dutyB6_0_I_106/B  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[23\]/CLK  brg5/cntr_dutyB\[23\]/Q  brg5/cntr_dutyB6_0_I_56/B  brg5/cntr_dutyB6_0_I_56/Y  brg5/cntr_dutyB6_0_I_61/C  brg5/cntr_dutyB6_0_I_61/Y  brg5/cntr_dutyB6_0_I_63/B  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[9\]/CLK  brg4/cntr_dutyC\[9\]/Q  brg4/cntr_dutyC6_0_I_119/B  brg4/cntr_dutyC6_0_I_119/Y  brg4/cntr_dutyC6_0_I_124/C  brg4/cntr_dutyC6_0_I_124/Y  brg4/cntr_dutyC6_0_I_126/B  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[14\]/CLK  brg4/cntr_dutyC\[14\]/Q  brg4/cntr_dutyC6_0_I_99/B  brg4/cntr_dutyC6_0_I_99/Y  brg4/cntr_dutyC6_0_I_104/C  brg4/cntr_dutyC6_0_I_104/Y  brg4/cntr_dutyC6_0_I_106/B  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[23\]/CLK  brg4/cntr_dutyC\[23\]/Q  brg4/cntr_dutyC6_0_I_56/B  brg4/cntr_dutyC6_0_I_56/Y  brg4/cntr_dutyC6_0_I_61/C  brg4/cntr_dutyC6_0_I_61/Y  brg4/cntr_dutyC6_0_I_63/B  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[9\]/CLK  brg4/cntr_dutyB\[9\]/Q  brg4/cntr_dutyB6_0_I_119/B  brg4/cntr_dutyB6_0_I_119/Y  brg4/cntr_dutyB6_0_I_124/C  brg4/cntr_dutyB6_0_I_124/Y  brg4/cntr_dutyB6_0_I_126/B  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[14\]/CLK  brg4/cntr_dutyB\[14\]/Q  brg4/cntr_dutyB6_0_I_99/B  brg4/cntr_dutyB6_0_I_99/Y  brg4/cntr_dutyB6_0_I_104/C  brg4/cntr_dutyB6_0_I_104/Y  brg4/cntr_dutyB6_0_I_106/B  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[23\]/CLK  brg4/cntr_dutyB\[23\]/Q  brg4/cntr_dutyB6_0_I_56/B  brg4/cntr_dutyB6_0_I_56/Y  brg4/cntr_dutyB6_0_I_61/C  brg4/cntr_dutyB6_0_I_61/Y  brg4/cntr_dutyB6_0_I_63/B  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[9\]/CLK  brg3/cntr_dutyC\[9\]/Q  brg3/cntr_dutyC6_0_I_119/B  brg3/cntr_dutyC6_0_I_119/Y  brg3/cntr_dutyC6_0_I_124/C  brg3/cntr_dutyC6_0_I_124/Y  brg3/cntr_dutyC6_0_I_126/B  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[14\]/CLK  brg3/cntr_dutyC\[14\]/Q  brg3/cntr_dutyC6_0_I_99/B  brg3/cntr_dutyC6_0_I_99/Y  brg3/cntr_dutyC6_0_I_104/C  brg3/cntr_dutyC6_0_I_104/Y  brg3/cntr_dutyC6_0_I_106/B  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[23\]/CLK  brg3/cntr_dutyC\[23\]/Q  brg3/cntr_dutyC6_0_I_56/B  brg3/cntr_dutyC6_0_I_56/Y  brg3/cntr_dutyC6_0_I_61/C  brg3/cntr_dutyC6_0_I_61/Y  brg3/cntr_dutyC6_0_I_63/B  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[9\]/CLK  brg2/cntr_dutyB\[9\]/Q  brg2/cntr_dutyB6_0_I_119/B  brg2/cntr_dutyB6_0_I_119/Y  brg2/cntr_dutyB6_0_I_124/C  brg2/cntr_dutyB6_0_I_124/Y  brg2/cntr_dutyB6_0_I_126/B  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[14\]/CLK  brg2/cntr_dutyB\[14\]/Q  brg2/cntr_dutyB6_0_I_99/B  brg2/cntr_dutyB6_0_I_99/Y  brg2/cntr_dutyB6_0_I_104/C  brg2/cntr_dutyB6_0_I_104/Y  brg2/cntr_dutyB6_0_I_106/B  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[23\]/CLK  brg2/cntr_dutyB\[23\]/Q  brg2/cntr_dutyB6_0_I_56/B  brg2/cntr_dutyB6_0_I_56/Y  brg2/cntr_dutyB6_0_I_61/C  brg2/cntr_dutyB6_0_I_61/Y  brg2/cntr_dutyB6_0_I_63/B  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2_0/B  add_dec/DO_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_6_0_iv_2/B  can_control/OPB_DO_1_t_0_6_0_iv_2/Y  can_control/OPB_DO_1_t_0_6_0_iv_4/A  can_control/OPB_DO_1_t_0_6_0_iv_4/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/C  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_8/B  can_control/OPB_DO_1_t_0_6_0_iv_8/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/B  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[16\]/CLK  brg3/cntr_dutyB\[16\]/Q  brg3/cntr_dutyB6_0_I_87/B  brg3/cntr_dutyB6_0_I_87/Y  brg3/cntr_dutyB6_0_I_88/C  brg3/cntr_dutyB6_0_I_88/Y  brg3/cntr_dutyB6_0_I_95/A  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_48/B  brg3/cntr_dutyB6_0_I_48/Y  brg3/cntr_dutyB6_0_I_49/C  brg3/cntr_dutyB6_0_I_49/Y  brg3/cntr_dutyB6_0_I_52/A  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_87/B  brg1/cntr_dutyB6_0_I_87/Y  brg1/cntr_dutyB6_0_I_88/C  brg1/cntr_dutyB6_0_I_88/Y  brg1/cntr_dutyB6_0_I_95/A  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_48/B  brg1/cntr_dutyB6_0_I_48/Y  brg1/cntr_dutyB6_0_I_49/C  brg1/cntr_dutyB6_0_I_49/Y  brg1/cntr_dutyB6_0_I_52/A  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un18_OPB_DO_0_a3_3/B  ad1_mod/un18_OPB_DO_0_a3_3/Y  ad1_mod/un18_OPB_DO_0_a3/A  ad1_mod/un18_OPB_DO_0_a3/Y  ad1_mod/state_RNIMTBGD\[12\]/C  ad1_mod/state_RNIMTBGD\[12\]/Y  can_control/OPB_DO_1_t_0_27_iv_18/B  can_control/OPB_DO_1_t_0_27_iv_18/Y  can_control/state1_RNI4VDMR4/C  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB6_0_I_122/A  brg3/cntr_dutyB6_0_I_122/Y  brg3/cntr_dutyB6_0_I_125/B  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[12\]/CLK  brg3/cntr_dutyB\[12\]/Q  brg3/cntr_dutyB6_0_I_102/A  brg3/cntr_dutyB6_0_I_102/Y  brg3/cntr_dutyB6_0_I_105/B  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB6_0_I_122/A  brg1/cntr_dutyB6_0_I_122/Y  brg1/cntr_dutyB6_0_I_125/B  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[12\]/CLK  brg1/cntr_dutyB\[12\]/Q  brg1/cntr_dutyB6_0_I_102/A  brg1/cntr_dutyB6_0_I_102/Y  brg1/cntr_dutyB6_0_I_105/B  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[21\]/CLK  brg1/cntr_dutyB\[21\]/Q  brg1/cntr_dutyB6_0_I_59/A  brg1/cntr_dutyB6_0_I_59/Y  brg1/cntr_dutyB6_0_I_62/B  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[31\]/CLK  brg5/cntr_dutyA\[31\]/Q  brg5/cntr_dutyA7_0_I_34/B  brg5/cntr_dutyA7_0_I_34/Y  brg5/cntr_dutyA7_0_I_39/C  brg5/cntr_dutyA7_0_I_39/Y  brg5/cntr_dutyA7_0_I_41/B  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[31\]/CLK  brg2/cntr_dutyA\[31\]/Q  brg2/cntr_dutyA7_0_I_34/B  brg2/cntr_dutyA7_0_I_34/Y  brg2/cntr_dutyA7_0_I_39/C  brg2/cntr_dutyA7_0_I_39/Y  brg2/cntr_dutyA7_0_I_41/B  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_18/A  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_22/B  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[5\]/CLK  brk2/cntr_dutyA\[5\]/Q  brk2/cntr_dutyA7_0_I_118/B  brk2/cntr_dutyA7_0_I_118/Y  brk2/cntr_dutyA7_0_I_120/C  brk2/cntr_dutyA7_0_I_120/Y  brk2/cntr_dutyA7_0_I_125/A  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[10\]/CLK  brk2/cntr_dutyA\[10\]/Q  brk2/cntr_dutyA7_0_I_98/B  brk2/cntr_dutyA7_0_I_98/Y  brk2/cntr_dutyA7_0_I_100/C  brk2/cntr_dutyA7_0_I_100/Y  brk2/cntr_dutyA7_0_I_105/A  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[19\]/CLK  brk2/cntr_dutyA\[19\]/Q  brk2/cntr_dutyA7_0_I_55/B  brk2/cntr_dutyA7_0_I_55/Y  brk2/cntr_dutyA7_0_I_57/C  brk2/cntr_dutyA7_0_I_57/Y  brk2/cntr_dutyA7_0_I_62/A  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[5\]/CLK  brk1/cntr_dutyA\[5\]/Q  brk1/cntr_dutyA7_0_I_118/B  brk1/cntr_dutyA7_0_I_118/Y  brk1/cntr_dutyA7_0_I_120/C  brk1/cntr_dutyA7_0_I_120/Y  brk1/cntr_dutyA7_0_I_125/A  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[10\]/CLK  brk1/cntr_dutyA\[10\]/Q  brk1/cntr_dutyA7_0_I_98/B  brk1/cntr_dutyA7_0_I_98/Y  brk1/cntr_dutyA7_0_I_100/C  brk1/cntr_dutyA7_0_I_100/Y  brk1/cntr_dutyA7_0_I_105/A  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[19\]/CLK  brk1/cntr_dutyA\[19\]/Q  brk1/cntr_dutyA7_0_I_55/B  brk1/cntr_dutyA7_0_I_55/Y  brk1/cntr_dutyA7_0_I_57/C  brk1/cntr_dutyA7_0_I_57/Y  brk1/cntr_dutyA7_0_I_62/A  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT COLLISION_IN  COLLISION_IN_pad/PAD  COLLISION_IN_pad/Y  coll_mod/med_mod/u1/mdi1/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI9JOEA\[4\]/B  brk1/CycleCount_RNI9JOEA\[4\]/Y  brk1/over_i_set_RNI8D6QK\[4\]/C  brk1/over_i_set_RNI8D6QK\[4\]/Y  brk1/sample_time_set_RNI0M5UV\[4\]/C  brk1/sample_time_set_RNI0M5UV\[4\]/Y  brk1/sample_time_set_RNICMGUV1\[4\]/B  brk1/sample_time_set_RNICMGUV1\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/B  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[8\]/CLK  brg3/cntr_dutyA\[8\]/Q  brg3/cntr_dutyA7_0_I_110/A  brg3/cntr_dutyA7_0_I_110/Y  brg3/cntr_dutyA7_0_I_114/B  brg3/cntr_dutyA7_0_I_114/Y  brg3/cntr_dutyA7_0_I_115/A  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA7_0_I_111/A  brg3/cntr_dutyA7_0_I_111/Y  brg3/cntr_dutyA7_0_I_113/C  brg3/cntr_dutyA7_0_I_113/Y  brg3/cntr_dutyA7_0_I_115/B  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[2\]/CLK  brg1/cntr_dutyC\[2\]/Q  brg1/cntr_dutyC6_0_I_128/A  brg1/cntr_dutyC6_0_I_128/Y  brg1/cntr_dutyC6_0_I_132/C  brg1/cntr_dutyC6_0_I_132/Y  brg1/cntr_dutyC6_0_I_136/C  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[15\]/CLK  brg3/cntr_dutyA\[15\]/Q  brg3/cntr_dutyA7_0_I_82/A  brg3/cntr_dutyA7_0_I_82/Y  brg3/cntr_dutyA7_0_I_83/A  brg3/cntr_dutyA7_0_I_83/Y  brg3/cntr_dutyA7_0_I_84/B  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un104_RES_PWM/B  brg1/un104_RES_PWM/Y  RES_PWM_pad\[20\]/D  RES_PWM_pad\[20\]/PAD  RES_PWM\[20\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un93_RES_PWM/B  brg1/un93_RES_PWM/Y  RES_PWM_pad\[18\]/D  RES_PWM_pad\[18\]/PAD  RES_PWM\[18\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un82_RES_PWM/B  brg1/un82_RES_PWM/Y  RES_PWM_pad\[16\]/D  RES_PWM_pad\[16\]/PAD  RES_PWM\[16\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un71_RES_PWM/B  brg1/un71_RES_PWM/Y  RES_PWM_pad\[14\]/D  RES_PWM_pad\[14\]/PAD  RES_PWM\[14\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un60_RES_PWM/B  brg1/un60_RES_PWM/Y  RES_PWM_pad\[12\]/D  RES_PWM_pad\[12\]/PAD  RES_PWM\[12\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un49_RES_PWM/B  brg1/un49_RES_PWM/Y  RES_PWM_pad\[10\]/D  RES_PWM_pad\[10\]/PAD  RES_PWM\[10\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un38_RES_PWM/B  brg1/un38_RES_PWM/Y  RES_PWM_pad\[8\]/D  RES_PWM_pad\[8\]/PAD  RES_PWM\[8\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un27_RES_PWM/B  brg1/un27_RES_PWM/Y  RES_PWM_pad\[6\]/D  RES_PWM_pad\[6\]/PAD  RES_PWM\[6\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un16_RES_PWM/B  brg1/un16_RES_PWM/Y  RES_PWM_pad\[4\]/D  RES_PWM_pad\[4\]/PAD  RES_PWM\[4\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  brg1/un5_RES_PWM/B  brg1/un5_RES_PWM/Y  RES_PWM_pad\[2\]/D  RES_PWM_pad\[2\]/PAD  RES_PWM\[2\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[3\]/CLK  brg5/cntr_dutyC\[3\]/Q  brg5/cntr_dutyC6_0_I_132/A  brg5/cntr_dutyC6_0_I_132/Y  brg5/cntr_dutyC6_0_I_136/C  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[3\]/CLK  brg4/cntr_dutyC\[3\]/Q  brg4/cntr_dutyC6_0_I_132/A  brg4/cntr_dutyC6_0_I_132/Y  brg4/cntr_dutyC6_0_I_136/C  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[3\]/CLK  brg4/cntr_dutyB\[3\]/Q  brg4/cntr_dutyB6_0_I_132/A  brg4/cntr_dutyB6_0_I_132/Y  brg4/cntr_dutyB6_0_I_136/C  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[3\]/CLK  brg3/cntr_dutyC\[3\]/Q  brg3/cntr_dutyC6_0_I_132/A  brg3/cntr_dutyC6_0_I_132/Y  brg3/cntr_dutyC6_0_I_136/C  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[3\]/CLK  brg2/cntr_dutyB\[3\]/Q  brg2/cntr_dutyB6_0_I_132/A  brg2/cntr_dutyB6_0_I_132/Y  brg2/cntr_dutyB6_0_I_136/C  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[3\]/CLK  brg5/cntr_dutyB\[3\]/Q  brg5/cntr_dutyB6_0_I_132/A  brg5/cntr_dutyB6_0_I_132/Y  brg5/cntr_dutyB6_0_I_136/C  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/B  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/C  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[1\]/CLK  brg2/cntr_dutyC\[1\]/Q  brg2/cntr_dutyC6_0_I_131/B  brg2/cntr_dutyC6_0_I_131/Y  brg2/cntr_dutyC6_0_I_136/A  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIED0R6/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIED0R6/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIB418S1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIB418S1/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/B  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[9\]/CLK  brg2/cntr_dutyC\[9\]/Q  brg2/cntr_dutyC6_0_I_119/B  brg2/cntr_dutyC6_0_I_119/Y  brg2/cntr_dutyC6_0_I_124/C  brg2/cntr_dutyC6_0_I_124/Y  brg2/cntr_dutyC6_0_I_126/B  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIUODBA\[3\]/B  brk1/over_i_set_RNIUODBA\[3\]/Y  brk1/over_i_set_RNITI5UV\[3\]/B  brk1/over_i_set_RNITI5UV\[3\]/Y  brk1/clk_divider_RNIP4T7B1\[3\]/C  brk1/clk_divider_RNIP4T7B1\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/A  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  brg4/digital_in_m\[15\]/B  brg4/digital_in_m\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/A  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIN5IDA\[11\]/B  brk1/CycleCount_RNIN5IDA\[11\]/Y  brk1/over_i_set_RNI480TK\[11\]/C  brk1/over_i_set_RNI480TK\[11\]/Y  brk1/over_i_set_RNILHQMB1\[11\]/B  brk1/over_i_set_RNILHQMB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[8\]/CLK  brg2/cntr_dutyC\[8\]/Q  brg2/cntr_dutyC6_0_I_121/A  brg2/cntr_dutyC6_0_I_121/Y  brg2/cntr_dutyC6_0_I_125/C  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[13\]/CLK  brg2/cntr_dutyC\[13\]/Q  brg2/cntr_dutyC6_0_I_101/A  brg2/cntr_dutyC6_0_I_101/Y  brg2/cntr_dutyC6_0_I_105/C  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[22\]/CLK  brg2/cntr_dutyC\[22\]/Q  brg2/cntr_dutyC6_0_I_58/A  brg2/cntr_dutyC6_0_I_58/Y  brg2/cntr_dutyC6_0_I_62/C  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIS47BM\[28\]/B  rs485_mod/sp485_1_data_RNIS47BM\[28\]/Y  rs485_mod/coll_sp2_in_d_RNI9FNK11\[28\]/C  rs485_mod/coll_sp2_in_d_RNI9FNK11\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/B  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIQ27BM\[27\]/B  rs485_mod/sp485_1_data_RNIQ27BM\[27\]/Y  rs485_mod/coll_sp2_in_d_RNI6CNK11\[27\]/C  rs485_mod/coll_sp2_in_d_RNI6CNK11\[27\]/Y  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/B  rs485_mod/amtx_in_d_RNIFFQIQ2\[27\]/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/B  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIEO8BM\[30\]/B  rs485_mod/sp485_1_data_RNIEO8BM\[30\]/Y  rs485_mod/coll_sp2_in_d_RNIKSPK11\[30\]/C  rs485_mod/coll_sp2_in_d_RNIKSPK11\[30\]/Y  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/B  rs485_mod/amtx_in_d_RNIV51JQ2\[30\]/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/B  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_50/B  brg4/cntr_dutyA7_0_I_50/Y  brg4/cntr_dutyA7_0_I_52/B  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/A  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_length_RNIFB4DM2\[2\]/C  ad2_mod/data_length_RNIFB4DM2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_16/C  can_control/OPB_DO_1_t_0_28_iv_16/Y  can_control/control_RNIHOEFCA\[2\]/C  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un70_OPB_DO/B  hotlink/un70_OPB_DO/Y  hotlink/rx_empty_buf_RNIA0EEC/B  hotlink/rx_empty_buf_RNIA0EEC/Y  hotlink/device_select_RNIKOJ451/B  hotlink/device_select_RNIKOJ451/Y  hotlink/reset_cntr_RNIQSV7S1\[0\]/B  hotlink/reset_cntr_RNIQSV7S1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/A  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI53LMA\[30\]/B  brg2/sample_time_set_RNI53LMA\[30\]/Y  brg2/sample_time_set_RNI73IRV\[30\]/B  brg2/sample_time_set_RNI73IRV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_3/C  can_control/OPB_DO_1_t_0_0_0_iv_3/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/C  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_7/C  can_control/OPB_DO_1_t_0_0_0_iv_7/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  can_control/OPB_DO_1_t_0_22_0_iv_2/B  can_control/OPB_DO_1_t_0_22_0_iv_2/Y  can_control/OPB_DO_1_t_0_22_0_iv_4/C  can_control/OPB_DO_1_t_0_22_0_iv_4/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/C  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/B  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[8\]/CLK  brg1/cntr_dutyA\[8\]/Q  brg1/cntr_dutyA7_0_I_110/A  brg1/cntr_dutyA7_0_I_110/Y  brg1/cntr_dutyA7_0_I_114/B  brg1/cntr_dutyA7_0_I_114/Y  brg1/cntr_dutyA7_0_I_115/A  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[7\]/CLK  brg1/cntr_dutyA\[7\]/Q  brg1/cntr_dutyA7_0_I_111/A  brg1/cntr_dutyA7_0_I_111/Y  brg1/cntr_dutyA7_0_I_113/C  brg1/cntr_dutyA7_0_I_113/Y  brg1/cntr_dutyA7_0_I_115/B  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_36/A  brg3/cntr_dutyA7_0_I_36/Y  brg3/cntr_dutyA7_0_I_40/C  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNO\[27\]/A  hotlink/glitch_count_RNO\[27\]/Y  hotlink/glitch_count\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIH6N3B\[20\]/B  brk1/sample_time_set_RNIH6N3B\[20\]/Y  brk1/CycleCount_RNI8DAHL\[20\]/B  brk1/CycleCount_RNI8DAHL\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/C  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[15\]/CLK  brg2/cntr_dutyC\[15\]/Q  brg2/cntr_dutyC6_0_I_85/B  brg2/cntr_dutyC6_0_I_85/Y  brg2/cntr_dutyC6_0_I_88/A  brg2/cntr_dutyC6_0_I_88/Y  brg2/cntr_dutyC6_0_I_95/A  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[24\]/CLK  brg2/cntr_dutyC\[24\]/Q  brg2/cntr_dutyC6_0_I_46/B  brg2/cntr_dutyC6_0_I_46/Y  brg2/cntr_dutyC6_0_I_49/A  brg2/cntr_dutyC6_0_I_49/Y  brg2/cntr_dutyC6_0_I_52/A  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[18\]/B  brg1/digital_in_m\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_2/C  can_control/OPB_DO_1_t_0_12_0_iv_2/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/A  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_28_iv_0/B  can_control/OPB_DO_1_t_0_28_iv_0/Y  can_control/OPB_DO_1_t_0_28_iv_7/A  can_control/OPB_DO_1_t_0_28_iv_7/Y  can_control/control_RNIU5UUM5\[2\]/B  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[15\]/CLK  brg1/cntr_dutyA\[15\]/Q  brg1/cntr_dutyA7_0_I_82/A  brg1/cntr_dutyA7_0_I_82/Y  brg1/cntr_dutyA7_0_I_83/A  brg1/cntr_dutyA7_0_I_83/Y  brg1/cntr_dutyA7_0_I_84/B  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/clk_divider_RNIMNB6B\[1\]/C  brg3/clk_divider_RNIMNB6B\[1\]/Y  brg3/over_i_set_RNIRS3V01\[1\]/A  brg3/over_i_set_RNIRS3V01\[1\]/Y  brg3/sample_time_set_RNIVK5LB1\[1\]/C  brg3/sample_time_set_RNIVK5LB1\[1\]/Y  brg3/CycleCount_RNITDJM02\[1\]/B  brg3/CycleCount_RNITDJM02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/C  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[2\]/CLK  brg5/cntr_dutyC\[2\]/Q  brg5/cntr_dutyC6_0_I_133/A  brg5/cntr_dutyC6_0_I_133/Y  brg5/cntr_dutyC6_0_I_136/B  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[2\]/CLK  brg4/cntr_dutyC\[2\]/Q  brg4/cntr_dutyC6_0_I_133/A  brg4/cntr_dutyC6_0_I_133/Y  brg4/cntr_dutyC6_0_I_136/B  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[2\]/CLK  brg4/cntr_dutyB\[2\]/Q  brg4/cntr_dutyB6_0_I_133/A  brg4/cntr_dutyB6_0_I_133/Y  brg4/cntr_dutyB6_0_I_136/B  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[2\]/CLK  brg3/cntr_dutyC\[2\]/Q  brg3/cntr_dutyC6_0_I_133/A  brg3/cntr_dutyC6_0_I_133/Y  brg3/cntr_dutyC6_0_I_136/B  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[2\]/CLK  brg2/cntr_dutyB\[2\]/Q  brg2/cntr_dutyB6_0_I_133/A  brg2/cntr_dutyB6_0_I_133/Y  brg2/cntr_dutyB6_0_I_136/B  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[2\]/CLK  brg5/cntr_dutyB\[2\]/Q  brg5/cntr_dutyB6_0_I_133/A  brg5/cntr_dutyB6_0_I_133/Y  brg5/cntr_dutyB6_0_I_136/B  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[16\]/CLK  brg2/cntr_dutyC\[16\]/Q  brg2/cntr_dutyC6_0_I_87/B  brg2/cntr_dutyC6_0_I_87/Y  brg2/cntr_dutyC6_0_I_88/C  brg2/cntr_dutyC6_0_I_88/Y  brg2/cntr_dutyC6_0_I_95/A  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[25\]/CLK  brg2/cntr_dutyC\[25\]/Q  brg2/cntr_dutyC6_0_I_48/B  brg2/cntr_dutyC6_0_I_48/Y  brg2/cntr_dutyC6_0_I_49/C  brg2/cntr_dutyC6_0_I_49/Y  brg2/cntr_dutyC6_0_I_52/A  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[1\]/CLK  brg1/cntr_dutyC\[1\]/Q  brg1/cntr_dutyC6_0_I_131/B  brg1/cntr_dutyC6_0_I_131/Y  brg1/cntr_dutyC6_0_I_136/A  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_93/A  brg5/cntr_dutyC6_0_I_93/Y  brg5/cntr_dutyC6_0_I_94/B  brg5/cntr_dutyC6_0_I_94/Y  brg5/cntr_dutyC6_0_I_95/C  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_93/A  brg5/cntr_dutyB6_0_I_93/Y  brg5/cntr_dutyB6_0_I_94/B  brg5/cntr_dutyB6_0_I_94/Y  brg5/cntr_dutyB6_0_I_95/C  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_93/A  brg4/cntr_dutyC6_0_I_93/Y  brg4/cntr_dutyC6_0_I_94/B  brg4/cntr_dutyC6_0_I_94/Y  brg4/cntr_dutyC6_0_I_95/C  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_93/A  brg4/cntr_dutyB6_0_I_93/Y  brg4/cntr_dutyB6_0_I_94/B  brg4/cntr_dutyB6_0_I_94/Y  brg4/cntr_dutyB6_0_I_95/C  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_93/A  brg3/cntr_dutyC6_0_I_93/Y  brg3/cntr_dutyC6_0_I_94/B  brg3/cntr_dutyC6_0_I_94/Y  brg3/cntr_dutyC6_0_I_95/C  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_93/A  brg2/cntr_dutyB6_0_I_93/Y  brg2/cntr_dutyB6_0_I_94/B  brg2/cntr_dutyB6_0_I_94/Y  brg2/cntr_dutyB6_0_I_95/C  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  can_control/OPB_DO_1_t_0_21_0_iv_1/B  can_control/OPB_DO_1_t_0_21_0_iv_1/Y  can_control/OPB_DO_1_t_0_21_0_iv_3/C  can_control/OPB_DO_1_t_0_21_0_iv_3/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/C  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNIS5KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNIS5KP6/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI8QNMH/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI8QNMH/Y  ad1_mod/control_0_RNIBC0GQ2\[1\]/B  ad1_mod/control_0_RNIBC0GQ2\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/A  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/SP485_1_DIR_c_m/B  brg4/SP485_1_DIR_c_m/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/B  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI7QF3E\[3\]/A  brg3/CycleCount_RNI7QF3E\[3\]/Y  can_control/state1_RNIJ7GGE7/A  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC6_0_I_122/A  brg2/cntr_dutyC6_0_I_122/Y  brg2/cntr_dutyC6_0_I_125/B  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[12\]/CLK  brg2/cntr_dutyC\[12\]/Q  brg2/cntr_dutyC6_0_I_102/A  brg2/cntr_dutyC6_0_I_102/Y  brg2/cntr_dutyC6_0_I_105/B  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[21\]/CLK  brg2/cntr_dutyC\[21\]/Q  brg2/cntr_dutyC6_0_I_59/A  brg2/cntr_dutyC6_0_I_59/Y  brg2/cntr_dutyC6_0_I_62/B  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[9\]/CLK  brg3/cntr_dutyB\[9\]/Q  brg3/cntr_dutyB6_0_I_119/B  brg3/cntr_dutyB6_0_I_119/Y  brg3/cntr_dutyB6_0_I_124/C  brg3/cntr_dutyB6_0_I_124/Y  brg3/cntr_dutyB6_0_I_126/B  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[14\]/CLK  brg3/cntr_dutyB\[14\]/Q  brg3/cntr_dutyB6_0_I_99/B  brg3/cntr_dutyB6_0_I_99/Y  brg3/cntr_dutyB6_0_I_104/C  brg3/cntr_dutyB6_0_I_104/Y  brg3/cntr_dutyB6_0_I_106/B  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[9\]/CLK  brg1/cntr_dutyB\[9\]/Q  brg1/cntr_dutyB6_0_I_119/B  brg1/cntr_dutyB6_0_I_119/Y  brg1/cntr_dutyB6_0_I_124/C  brg1/cntr_dutyB6_0_I_124/Y  brg1/cntr_dutyB6_0_I_126/B  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[14\]/CLK  brg1/cntr_dutyB\[14\]/Q  brg1/cntr_dutyB6_0_I_99/B  brg1/cntr_dutyB6_0_I_99/Y  brg1/cntr_dutyB6_0_I_104/C  brg1/cntr_dutyB6_0_I_104/Y  brg1/cntr_dutyB6_0_I_106/B  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[23\]/CLK  brg1/cntr_dutyB\[23\]/Q  brg1/cntr_dutyB6_0_I_56/B  brg1/cntr_dutyB6_0_I_56/Y  brg1/cntr_dutyB6_0_I_61/C  brg1/cntr_dutyB6_0_I_61/Y  brg1/cntr_dutyB6_0_I_63/B  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[8\]/CLK  brg1/cntr_dutyC\[8\]/Q  brg1/cntr_dutyC6_0_I_121/A  brg1/cntr_dutyC6_0_I_121/Y  brg1/cntr_dutyC6_0_I_125/C  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[13\]/CLK  brg1/cntr_dutyC\[13\]/Q  brg1/cntr_dutyC6_0_I_101/A  brg1/cntr_dutyC6_0_I_101/Y  brg1/cntr_dutyC6_0_I_105/C  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[22\]/CLK  brg1/cntr_dutyC\[22\]/Q  brg1/cntr_dutyC6_0_I_58/A  brg1/cntr_dutyC6_0_I_58/Y  brg1/cntr_dutyC6_0_I_62/C  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA7_0_I_129/B  brk2/cntr_dutyA7_0_I_129/Y  brk2/cntr_dutyA7_0_I_131/C  brk2/cntr_dutyA7_0_I_131/Y  brk2/cntr_dutyA7_0_I_136/A  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA7_0_I_129/B  brk1/cntr_dutyA7_0_I_129/Y  brk1/cntr_dutyA7_0_I_131/C  brk1/cntr_dutyA7_0_I_131/Y  brk1/cntr_dutyA7_0_I_136/A  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un18_OPB_DO_0_a3_3/B  ad1_mod/un18_OPB_DO_0_a3_3/Y  ad1_mod/un18_OPB_DO_0_a3/A  ad1_mod/un18_OPB_DO_0_a3/Y  ad1_mod/un1_state_3_0_i_a3_RNICK3TA\[1\]/A  ad1_mod/un1_state_3_0_i_a3_RNICK3TA\[1\]/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI8QNMH/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI8QNMH/Y  ad1_mod/control_0_RNIBC0GQ2\[1\]/B  ad1_mod/control_0_RNIBC0GQ2\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/A  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI260TK\[10\]/B  brk1/over_i_set_RNI260TK\[10\]/Y  brk1/over_i_set_RNIHDQMB1\[10\]/B  brk1/over_i_set_RNIHDQMB1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/A  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNIAESN8\[11\]/B  ad1_mod/data_length_RNIAESN8\[11\]/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNI2714S1/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNI2714S1/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/C  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/CycleCount_RNIFU01E\[2\]/C  brg2/CycleCount_RNIFU01E\[2\]/Y  can_control/control_RNINN6HT6\[2\]/A  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_36/A  brg1/cntr_dutyA7_0_I_36/Y  brg1/cntr_dutyA7_0_I_40/C  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_37/A  brg3/cntr_dutyA7_0_I_37/Y  brg3/cntr_dutyA7_0_I_40/B  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNI426MJ1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNI426MJ1/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/B  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNIJEHV\[21\]/B  ad1_mod/state_RNIJEHV\[21\]/Y  ad1_mod/state_RNI2IS62\[21\]/A  ad1_mod/state_RNI2IS62\[21\]/Y  ad1_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/OPB_DO_1_RNI9MCNH/C  coll_mod/OPB_DO_1_RNI9MCNH/Y  coll_mod/OPB_DO_1_RNIRHQKN/A  coll_mod/OPB_DO_1_RNIRHQKN/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/C  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNIAL2471/Y  can_control/state1_RNIJFD1521/C  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/B  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/B  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[15\]/CLK  brg1/cntr_dutyC\[15\]/Q  brg1/cntr_dutyC6_0_I_85/B  brg1/cntr_dutyC6_0_I_85/Y  brg1/cntr_dutyC6_0_I_88/A  brg1/cntr_dutyC6_0_I_88/Y  brg1/cntr_dutyC6_0_I_95/A  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[24\]/CLK  brg1/cntr_dutyC\[24\]/Q  brg1/cntr_dutyC6_0_I_46/B  brg1/cntr_dutyC6_0_I_46/Y  brg1/cntr_dutyC6_0_I_49/A  brg1/cntr_dutyC6_0_I_49/Y  brg1/cntr_dutyC6_0_I_52/A  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  ilim_dac_mod/tx_clk_mod/clkout_RNIUOTQ2/A  ilim_dac_mod/tx_clk_mod/clkout_RNIUOTQ2/Y  ilim_dac_mod/clk_en_RNI9U3S2/A  ilim_dac_mod/clk_en_RNI9U3S2/Y  ILIM_DAC_CLK_pad/D  ILIM_DAC_CLK_pad/PAD  ILIM_DAC_CLK  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m164/C  rs485_mod/m164/Y  rs485_mod/m166/A  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/C  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI3UDBA\[8\]/B  brk1/over_i_set_RNI3UDBA\[8\]/Y  brk1/over_i_set_RNIC26UV\[8\]/B  brk1/over_i_set_RNIC26UV\[8\]/Y  brk1/clk_divider_RNIDPT7B1\[8\]/C  brk1/clk_divider_RNIDPT7B1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/A  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNO\[28\]/A  brg1/cntr_dutyA_RNO\[28\]/Y  brg1/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_87/B  brg1/cntr_dutyC6_0_I_87/Y  brg1/cntr_dutyC6_0_I_88/C  brg1/cntr_dutyC6_0_I_88/Y  brg1/cntr_dutyC6_0_I_95/A  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_48/B  brg1/cntr_dutyC6_0_I_48/Y  brg1/cntr_dutyC6_0_I_49/C  brg1/cntr_dutyC6_0_I_49/Y  brg1/cntr_dutyC6_0_I_52/A  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIJ637B\[21\]/B  brg5/CycleCount_RNIJ637B\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/C  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_14/C  can_control/OPB_DO_1_t_0_9_0_iv_14/Y  PCI_AD_pad_RNO_0\[21\]/C  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/C  rs485_mod/eatx_in_d_RNI3L2FS4\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_s/C  can_control/OPB_DO_1_t_0_27_iv_s/Y  pci_target/pci_cmd_RNIH771T21\[2\]/A  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[9\]/CLK  brg3/cntr_dutyA\[9\]/Q  brg3/cntr_dutyA7_0_I_112/A  brg3/cntr_dutyA7_0_I_112/Y  brg3/cntr_dutyA7_0_I_114/A  brg3/cntr_dutyA7_0_I_114/Y  brg3/cntr_dutyA7_0_I_115/A  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_92/A  brg5/cntr_dutyC6_0_I_92/Y  brg5/cntr_dutyC6_0_I_94/A  brg5/cntr_dutyC6_0_I_94/Y  brg5/cntr_dutyC6_0_I_95/C  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_92/A  brg5/cntr_dutyB6_0_I_92/Y  brg5/cntr_dutyB6_0_I_94/A  brg5/cntr_dutyB6_0_I_94/Y  brg5/cntr_dutyB6_0_I_95/C  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_92/A  brg4/cntr_dutyC6_0_I_92/Y  brg4/cntr_dutyC6_0_I_94/A  brg4/cntr_dutyC6_0_I_94/Y  brg4/cntr_dutyC6_0_I_95/C  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_92/A  brg4/cntr_dutyB6_0_I_92/Y  brg4/cntr_dutyB6_0_I_94/A  brg4/cntr_dutyB6_0_I_94/Y  brg4/cntr_dutyB6_0_I_95/C  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_92/A  brg3/cntr_dutyC6_0_I_92/Y  brg3/cntr_dutyC6_0_I_94/A  brg3/cntr_dutyC6_0_I_94/Y  brg3/cntr_dutyC6_0_I_95/C  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_92/A  brg2/cntr_dutyB6_0_I_92/Y  brg2/cntr_dutyB6_0_I_94/A  brg2/cntr_dutyB6_0_I_94/Y  brg2/cntr_dutyB6_0_I_95/C  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNI5GPD\[21\]/B  ad2_mod/state_RNI5GPD\[21\]/Y  ad2_mod/state_RNIPRP41\[21\]/A  ad2_mod/state_RNIPRP41\[21\]/Y  ad2_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC6_0_I_122/A  brg1/cntr_dutyC6_0_I_122/Y  brg1/cntr_dutyC6_0_I_125/B  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[12\]/CLK  brg1/cntr_dutyC\[12\]/Q  brg1/cntr_dutyC6_0_I_102/A  brg1/cntr_dutyC6_0_I_102/Y  brg1/cntr_dutyC6_0_I_105/B  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[21\]/CLK  brg1/cntr_dutyC\[21\]/Q  brg1/cntr_dutyC6_0_I_59/A  brg1/cntr_dutyC6_0_I_59/Y  brg1/cntr_dutyC6_0_I_62/B  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un54_OPB_DO/B  hotlink/un54_OPB_DO/Y  hotlink/rtclk_divider_RNI8852C\[4\]/B  hotlink/rtclk_divider_RNI8852C\[4\]/Y  hotlink/rtclk_divider_RNIG7T841\[4\]/C  hotlink/rtclk_divider_RNIG7T841\[4\]/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNICPK9J2/C  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNICPK9J2/Y  hotlink/glitch_count_RNI3CCPD8\[4\]/B  hotlink/glitch_count_RNI3CCPD8\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/C  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/over_i_set_RNI7V71A\[1\]/B  brk1/over_i_set_RNI7V71A\[1\]/Y  brk1/over_i_set_RNI0NIEK\[1\]/A  brk1/over_i_set_RNI0NIEK\[1\]/Y  brk1/sample_time_set_RNI05C8V\[1\]/A  brk1/sample_time_set_RNI05C8V\[1\]/Y  brk1/CycleCount_RNIBDMMK1\[1\]/B  brk1/CycleCount_RNIBDMMK1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/B  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[3\]/CLK  brg1/cntr_dutyB\[3\]/Q  brg1/cntr_dutyB6_0_I_132/A  brg1/cntr_dutyB6_0_I_132/Y  brg1/cntr_dutyB6_0_I_136/C  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[3\]/CLK  brg3/cntr_dutyB\[3\]/Q  brg3/cntr_dutyB6_0_I_132/A  brg3/cntr_dutyB6_0_I_132/Y  brg3/cntr_dutyB6_0_I_136/C  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  can_control/control_RNIJVND8G1\[1\]/B  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  can_control/control_RNIVVD6M81\[2\]/B  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNI83NDA\[25\]/B  brk2/CycleCount_RNI83NDA\[25\]/Y  brk2/sample_time_set_RNIKQILL\[25\]/A  brk2/sample_time_set_RNIKQILL\[25\]/Y  brk2/sample_time_set_RNI386CA1\[25\]/A  brk2/sample_time_set_RNI386CA1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/C  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIA6JMA\[17\]/B  brg2/sample_time_set_RNIA6JMA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/C  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/A  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_37/A  brg1/cntr_dutyA7_0_I_37/Y  brg1/cntr_dutyA7_0_I_40/B  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/OpbTo16KHzDiv_RNIDH599\[15\]/B  Clocks/OpbTo16KHzDiv_RNIDH599\[15\]/Y  Clocks/OpbTo16KHzDiv_RNIDFC7J\[15\]/A  Clocks/OpbTo16KHzDiv_RNIDFC7J\[15\]/Y  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/B  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/B  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_32/A  brg5/cntr_dutyB6_0_I_32/Y  brg5/cntr_dutyB6_0_I_36/C  brg5/cntr_dutyB6_0_I_36/Y  brg5/cntr_dutyB6_0_I_40/C  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[13\]/CLK  pci_target/OPB_ADDR\[13\]/Q  add_dec/BRK2_RE_0_a2_3_o2/B  add_dec/BRK2_RE_0_a2_3_o2/Y  add_dec/AD1_WE_0_a2_0_a2_0/A  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI8IOEA\[3\]/B  brk1/CycleCount_RNI8IOEA\[3\]/Y  brk1/over_i_set_RNITI5UV\[3\]/A  brk1/over_i_set_RNITI5UV\[3\]/Y  brk1/clk_divider_RNIP4T7B1\[3\]/C  brk1/clk_divider_RNIP4T7B1\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/A  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/coll_sp1_in_d_RNIHUNFA_0\[23\]/B  rs485_mod/coll_sp1_in_d_RNIHUNFA_0\[23\]/Y  rs485_mod/test_pattern_RNIFOEBL\[23\]/A  rs485_mod/test_pattern_RNIFOEBL\[23\]/Y  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/A  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/A  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp1_in_d_RNIIVNFA_0\[24\]/B  rs485_mod/coll_sp1_in_d_RNIIVNFA_0\[24\]/Y  rs485_mod/test_pattern_RNIIREBL\[24\]/A  rs485_mod/test_pattern_RNIIREBL\[24\]/Y  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/A  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/A  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/sd_div_RNIB61K9\[15\]/B  Clocks/sd_div_RNIB61K9\[15\]/Y  Clocks/OpbTo16KHzDiv_RNIDFC7J\[15\]/B  Clocks/OpbTo16KHzDiv_RNIDFC7J\[15\]/Y  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/B  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/B  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIE3EFA\[12\]/B  brk1/over_i_set_RNIE3EFA\[12\]/Y  brk1/CycleCount_RNID8SA01\[12\]/B  brk1/CycleCount_RNID8SA01\[12\]/Y  brk1/clk_divider_RNIPLQMB1\[12\]/C  brk1/clk_divider_RNIPLQMB1\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/A  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[31\]/CLK  brg4/cntr_dutyA\[31\]/Q  brg4/cntr_dutyA7_0_I_34/B  brg4/cntr_dutyA7_0_I_34/Y  brg4/cntr_dutyA7_0_I_39/C  brg4/cntr_dutyA7_0_I_39/Y  brg4/cntr_dutyA7_0_I_41/B  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[5\]/CLK  brg3/cntr_dutyA\[5\]/Q  brg3/cntr_dutyA7_0_I_108/A  brg3/cntr_dutyA7_0_I_108/Y  brg3/cntr_dutyA7_0_I_113/A  brg3/cntr_dutyA7_0_I_113/Y  brg3/cntr_dutyA7_0_I_115/B  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/imtx_in_d_RNIMF4HA_0\[23\]/B  rs485_mod/imtx_in_d_RNIMF4HA_0\[23\]/Y  rs485_mod/bmpls_d_RNITGS9L\[23\]/A  rs485_mod/bmpls_d_RNITGS9L\[23\]/Y  rs485_mod/tctx_in_d_RNITTJ001\[23\]/A  rs485_mod/tctx_in_d_RNITTJ001\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/B  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNI9SDDA_0\[23\]/B  rs485_mod/sp485_2_data_RNI9SDDA_0\[23\]/Y  rs485_mod/eatx_in_d_RNIDPSSK\[23\]/A  rs485_mod/eatx_in_d_RNIDPSSK\[23\]/Y  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/B  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/A  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/imtx_in_d_RNING4HA_0\[24\]/B  rs485_mod/imtx_in_d_RNING4HA_0\[24\]/Y  rs485_mod/bmpls_d_RNI0KS9L\[24\]/A  rs485_mod/bmpls_d_RNI0KS9L\[24\]/Y  rs485_mod/tctx_in_d_RNI12K001\[24\]/A  rs485_mod/tctx_in_d_RNI12K001\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/B  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNIATDDA_0\[24\]/B  rs485_mod/sp485_2_data_RNIATDDA_0\[24\]/Y  rs485_mod/eatx_in_d_RNIGSSSK\[24\]/A  rs485_mod/eatx_in_d_RNIGSSSK\[24\]/Y  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/B  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/A  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[5\]/CLK  brg2/cntr_dutyA\[5\]/Q  brg2/cntr_dutyA_RNIFTTV1\[5\]/B  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[5\]/CLK  brg5/cntr_dutyC\[5\]/Q  brg5/cntr_dutyC_RNIDUGO1\[5\]/B  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[5\]/CLK  brg4/cntr_dutyC\[5\]/Q  brg4/cntr_dutyC_RNI7ACV1\[5\]/B  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[5\]/CLK  brg4/cntr_dutyB\[5\]/Q  brg4/cntr_dutyB_RNI1OPO1\[5\]/B  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[5\]/CLK  brg3/cntr_dutyC\[5\]/Q  brg3/cntr_dutyC_RNI1M762\[5\]/B  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[5\]/CLK  brg2/cntr_dutyB\[5\]/Q  brg2/cntr_dutyB_RNILFG62\[5\]/B  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/over_i_set_RNIUFNQN\[3\]/C  brg5/over_i_set_RNIUFNQN\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_23/C  can_control/OPB_DO_1_t_0_27_iv_23/Y  can_control/OPB_DO_1_t_0_27_iv_27/A  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_RNILQJ8_0\[0\]/B  ad2_mod/control_RNILQJ8_0\[0\]/Y  ad2_mod/control_0_RNIIUI9\[1\]/A  ad2_mod/control_0_RNIIUI9\[1\]/Y  ad2_mod/state_RNO_1\[12\]/B  ad2_mod/state_RNO_1\[12\]/Y  ad2_mod/state_RNO\[12\]/C  ad2_mod/state_RNO\[12\]/Y  ad2_mod/state\[12\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/rs485_div_RNIQOIA9\[15\]/B  Clocks/rs485_div_RNIQOIA9\[15\]/Y  Clocks/rs485_div_RNI0F03J\[15\]/A  Clocks/rs485_div_RNI0F03J\[15\]/Y  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/A  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/B  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[4\]/CLK  brg5/cntr_dutyC\[4\]/Q  brg5/cntr_dutyC6_0_I_130/B  brg5/cntr_dutyC6_0_I_130/Y  brg5/cntr_dutyC6_0_I_135/C  brg5/cntr_dutyC6_0_I_135/Y  brg5/cntr_dutyC6_0_I_137/B  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[4\]/CLK  brg4/cntr_dutyC\[4\]/Q  brg4/cntr_dutyC6_0_I_130/B  brg4/cntr_dutyC6_0_I_130/Y  brg4/cntr_dutyC6_0_I_135/C  brg4/cntr_dutyC6_0_I_135/Y  brg4/cntr_dutyC6_0_I_137/B  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[4\]/CLK  brg4/cntr_dutyB\[4\]/Q  brg4/cntr_dutyB6_0_I_130/B  brg4/cntr_dutyB6_0_I_130/Y  brg4/cntr_dutyB6_0_I_135/C  brg4/cntr_dutyB6_0_I_135/Y  brg4/cntr_dutyB6_0_I_137/B  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[4\]/CLK  brg3/cntr_dutyC\[4\]/Q  brg3/cntr_dutyC6_0_I_130/B  brg3/cntr_dutyC6_0_I_130/Y  brg3/cntr_dutyC6_0_I_135/C  brg3/cntr_dutyC6_0_I_135/Y  brg3/cntr_dutyC6_0_I_137/B  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[4\]/CLK  brg2/cntr_dutyB\[4\]/Q  brg2/cntr_dutyB6_0_I_130/B  brg2/cntr_dutyB6_0_I_130/Y  brg2/cntr_dutyB6_0_I_135/C  brg2/cntr_dutyB6_0_I_135/Y  brg2/cntr_dutyB6_0_I_137/B  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[4\]/CLK  brg5/cntr_dutyB\[4\]/Q  brg5/cntr_dutyB6_0_I_130/B  brg5/cntr_dutyB6_0_I_130/Y  brg5/cntr_dutyB6_0_I_135/C  brg5/cntr_dutyB6_0_I_135/Y  brg5/cntr_dutyB6_0_I_137/B  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[9\]/CLK  brg1/cntr_dutyA\[9\]/Q  brg1/cntr_dutyA7_0_I_112/A  brg1/cntr_dutyA7_0_I_112/Y  brg1/cntr_dutyA7_0_I_114/A  brg1/cntr_dutyA7_0_I_114/Y  brg1/cntr_dutyA7_0_I_115/A  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIOCM3B\[18\]/B  brk1/sample_time_set_RNIOCM3B\[18\]/Y  brk1/CycleCount_RNIMP8HL\[18\]/B  brk1/CycleCount_RNIMP8HL\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/B  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/cclk_div_RNIHU7E9\[15\]/B  Clocks/cclk_div_RNIHU7E9\[15\]/Y  Clocks/rs485_div_RNI0F03J\[15\]/B  Clocks/rs485_div_RNI0F03J\[15\]/Y  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/A  Clocks/OpbTo16KHzDiv_RNI3NIK61\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/B  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNII7N3B\[21\]/B  brk1/sample_time_set_RNII7N3B\[21\]/Y  brk1/CycleCount_RNIAFAHL\[21\]/B  brk1/CycleCount_RNIAFAHL\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/C  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  can_control/OPB_DO_1_t_0_25_0_iv_39_s/B  can_control/OPB_DO_1_t_0_25_0_iv_39_s/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/C  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[9\]/CLK  brg5/cntr_dutyA\[9\]/Q  brg5/cntr_dutyA7_0_I_123/A  brg5/cntr_dutyA7_0_I_123/Y  brg5/cntr_dutyA7_0_I_126/C  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[14\]/CLK  brg5/cntr_dutyA\[14\]/Q  brg5/cntr_dutyA7_0_I_103/A  brg5/cntr_dutyA7_0_I_103/Y  brg5/cntr_dutyA7_0_I_106/C  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[23\]/CLK  brg5/cntr_dutyA\[23\]/Q  brg5/cntr_dutyA7_0_I_60/A  brg5/cntr_dutyA7_0_I_60/Y  brg5/cntr_dutyA7_0_I_63/C  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[9\]/CLK  brg2/cntr_dutyA\[9\]/Q  brg2/cntr_dutyA7_0_I_123/A  brg2/cntr_dutyA7_0_I_123/Y  brg2/cntr_dutyA7_0_I_126/C  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[14\]/CLK  brg2/cntr_dutyA\[14\]/Q  brg2/cntr_dutyA7_0_I_103/A  brg2/cntr_dutyA7_0_I_103/Y  brg2/cntr_dutyA7_0_I_106/C  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[23\]/CLK  brg2/cntr_dutyA\[23\]/Q  brg2/cntr_dutyA7_0_I_60/A  brg2/cntr_dutyA7_0_I_60/Y  brg2/cntr_dutyA7_0_I_63/C  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNIE5O6O\[7\]/B  hotlink/fo_control_rx_RNIE5O6O\[7\]/Y  hotlink/rtclk_divider_RNIR8L9J2\[7\]/A  hotlink/rtclk_divider_RNIR8L9J2\[7\]/Y  hotlink/glitch_count_RNIL03UT2\[7\]/C  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[14\]/CLK  brg2/cntr_dutyC\[14\]/Q  brg2/cntr_dutyC6_0_I_99/B  brg2/cntr_dutyC6_0_I_99/Y  brg2/cntr_dutyC6_0_I_104/C  brg2/cntr_dutyC6_0_I_104/Y  brg2/cntr_dutyC6_0_I_106/B  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[23\]/CLK  brg2/cntr_dutyC\[23\]/Q  brg2/cntr_dutyC6_0_I_56/B  brg2/cntr_dutyC6_0_I_56/Y  brg2/cntr_dutyC6_0_I_61/C  brg2/cntr_dutyC6_0_I_61/Y  brg2/cntr_dutyC6_0_I_63/B  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[23\]/B  brg1/digital_in_m\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_2/C  can_control/OPB_DO_1_t_0_7_0_iv_2/Y  can_control/OPB_DO_1_t_0_7_0_iv_4/A  can_control/OPB_DO_1_t_0_7_0_iv_4/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/A  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[2\]/CLK  brg1/cntr_dutyB\[2\]/Q  brg1/cntr_dutyB6_0_I_133/A  brg1/cntr_dutyB6_0_I_133/Y  brg1/cntr_dutyB6_0_I_136/B  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[2\]/CLK  brg3/cntr_dutyB\[2\]/Q  brg3/cntr_dutyB6_0_I_133/A  brg3/cntr_dutyB6_0_I_133/Y  brg3/cntr_dutyB6_0_I_136/B  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNI2A9QA\[6\]/B  brk2/over_i_set_RNI2A9QA\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_17/C  can_control/OPB_DO_1_t_0_24_0_iv_17/Y  can_control/OPB_DO_1_t_0_24_0_iv_20/C  can_control/OPB_DO_1_t_0_24_0_iv_20/Y  can_control/state1_RNIFHS359/C  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/C  rs485_mod/eatx_in_d_RNI5SAKS4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/C  rs485_mod/eatx_in_d_RNIN94IS4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/C  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNIH5E3A\[0\]/B  brk2/CycleCount_RNIH5E3A\[0\]/Y  brk2/CycleCount_RNIFESOK\[0\]/A  brk2/CycleCount_RNIFESOK\[0\]/Y  brk2/pdenable_RNIV2NL91/A  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[18\]/CLK  brg3/cntr_dutyB\[18\]/Q  brg3/cntr_dutyB6_0_I_93/A  brg3/cntr_dutyB6_0_I_93/Y  brg3/cntr_dutyB6_0_I_94/B  brg3/cntr_dutyB6_0_I_94/Y  brg3/cntr_dutyB6_0_I_95/C  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_93/A  brg1/cntr_dutyB6_0_I_93/Y  brg1/cntr_dutyB6_0_I_94/B  brg1/cntr_dutyB6_0_I_94/Y  brg1/cntr_dutyB6_0_I_95/C  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[22\]/CLK  pci_target/OPB_ADDR\[22\]/Q  add_dec/BRK2_RE_0_a2_3_a2_0/B  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/over_i_set_RNI7C3GA\[0\]/B  brk2/over_i_set_RNI7C3GA\[0\]/Y  brk2/faultB_buf_RNI87F8L/A  brk2/faultB_buf_RNI87F8L/Y  brk2/sample_time_set_RNICHE9A1\[0\]/A  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/SysToResClkdiv_RNIR21H9\[15\]/B  Clocks/SysToResClkdiv_RNIR21H9\[15\]/Y  Clocks/aq_div_RNIM6A6J\[15\]/A  Clocks/aq_div_RNIM6A6J\[15\]/Y  Clocks/Clk10HzDiv_RNIJK3ET\[15\]/B  Clocks/Clk10HzDiv_RNIJK3ET\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/A  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIIO7TA\[1\]/B  brg1/sample_time_set_RNIIO7TA\[1\]/Y  brg1/CycleCount_RNIQE6PM1\[1\]/A  brg1/CycleCount_RNIQE6PM1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/B  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[5\]/CLK  brg1/cntr_dutyA\[5\]/Q  brg1/cntr_dutyA7_0_I_108/A  brg1/cntr_dutyA7_0_I_108/Y  brg1/cntr_dutyA7_0_I_113/A  brg1/cntr_dutyA7_0_I_113/Y  brg1/cntr_dutyA7_0_I_115/B  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  hotlink/glitch_count_RNI6R88Q5\[30\]/A  hotlink/glitch_count_RNI6R88Q5\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/C  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[20\]/B  brg1/dev_sp1_m\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_0/C  can_control/OPB_DO_1_t_0_10_0_iv_0/Y  can_control/OPB_DO_1_t_0_10_0_iv_1/C  can_control/OPB_DO_1_t_0_10_0_iv_1/Y  can_control/OPB_DO_1_t_0_10_0_iv_4/B  can_control/OPB_DO_1_t_0_10_0_iv_4/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/C  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/B  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/B  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/aq_div_RNI6C3B9\[15\]/B  Clocks/aq_div_RNI6C3B9\[15\]/Y  Clocks/aq_div_RNIM6A6J\[15\]/B  Clocks/aq_div_RNIM6A6J\[15\]/Y  Clocks/Clk10HzDiv_RNIJK3ET\[15\]/B  Clocks/Clk10HzDiv_RNIJK3ET\[15\]/Y  Clocks/Clk10HzDiv_RNID5SC42\[15\]/A  Clocks/Clk10HzDiv_RNID5SC42\[15\]/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/A  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_22/A  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_6/B  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/over_i_set_RNINL1TA\[1\]/B  brg5/over_i_set_RNINL1TA\[1\]/Y  brg5/sample_time_set_RNIFGC7B1\[1\]/A  brg5/sample_time_set_RNIFGC7B1\[1\]/Y  brg5/CycleCount_RNIGVO7M1\[1\]/A  brg5/CycleCount_RNIGVO7M1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/B  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[21\]/B  brg1/dev_sp1_m\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_0/C  can_control/OPB_DO_1_t_0_9_0_iv_0/Y  can_control/OPB_DO_1_t_0_9_0_iv_1/C  can_control/OPB_DO_1_t_0_9_0_iv_1/Y  can_control/OPB_DO_1_t_0_9_0_iv_3/C  can_control/OPB_DO_1_t_0_9_0_iv_3/Y  can_control/OPB_DO_1_t_0_9_0_iv_5/B  can_control/OPB_DO_1_t_0_9_0_iv_5/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/B  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_1_data_RNI8J98A_0\[23\]/B  rs485_mod/sp485_1_data_RNI8J98A_0\[23\]/Y  rs485_mod/tst_spi_miso_d_RNI0KRIK\[23\]/A  rs485_mod/tst_spi_miso_d_RNI0KRIK\[23\]/Y  rs485_mod/tst_spi_miso_d_RNIB14JK\[23\]/A  rs485_mod/tst_spi_miso_d_RNIB14JK\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/A  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_1_data_RNI9K98A_0\[24\]/B  rs485_mod/sp485_1_data_RNI9K98A_0\[24\]/Y  rs485_mod/tst_spi_miso_d_RNI3NRIK\[24\]/A  rs485_mod/tst_spi_miso_d_RNI3NRIK\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIE44JK\[24\]/A  rs485_mod/tst_spi_miso_d_RNIE44JK\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/A  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/over_curr_buf_RNI3C02A/B  brk2/over_curr_buf_RNI3C02A/Y  brk2/over_curr_buf_RNI2J9SK/B  brk2/over_curr_buf_RNI2J9SK/Y  brk2/sample_time_set_RNI3KEKV\[1\]/A  brk2/sample_time_set_RNI3KEKV\[1\]/Y  brk2/CycleCount_RNIGPTRK1\[1\]/B  brk2/CycleCount_RNIGPTRK1\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/B  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNICMLSA\[29\]/B  brg1/sample_time_set_RNICMLSA\[29\]/Y  brg1/CycleCount_RNILE8NV\[29\]/B  brg1/CycleCount_RNILE8NV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/C  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/A  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  can_control/OPB_DO_1_t_0_19_0_iv_2/B  can_control/OPB_DO_1_t_0_19_0_iv_2/Y  can_control/OPB_DO_1_t_0_19_0_iv_4/C  can_control/OPB_DO_1_t_0_19_0_iv_4/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/C  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/B  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp2_in_d_RNITPRAA_0\[0\]/B  rs485_mod/coll_sp2_in_d_RNITPRAA_0\[0\]/Y  rs485_mod/sync_d_RNILG72L\[0\]/A  rs485_mod/sync_d_RNILG72L\[0\]/Y  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/A  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/B  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_1_data_RNIJFJ6A_0\[0\]/B  rs485_mod/sp485_1_data_RNIJFJ6A_0\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI1MNEK\[0\]/A  rs485_mod/tst_spi_miso_d_RNI1MNEK\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/B  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/A  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNO\[27\]/A  brg5/cntr_dutyC_RNO\[27\]/Y  brg5/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNO\[27\]/A  brg4/cntr_dutyC_RNO\[27\]/Y  brg4/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNO\[27\]/A  brg4/cntr_dutyB_RNO\[27\]/Y  brg4/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNO\[27\]/A  brg3/cntr_dutyC_RNO\[27\]/Y  brg3/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNO\[27\]/A  brg2/cntr_dutyA_RNO\[27\]/Y  brg2/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNO\[27\]/A  brg2/cntr_dutyB_RNO\[27\]/Y  brg2/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNO\[27\]/A  brg5/cntr_dutyB_RNO\[27\]/Y  brg5/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNO\[27\]/A  brg1/cntr_dutyC_RNO\[27\]/Y  brg1/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNO\[27\]/A  brg1/cntr_dutyB_RNO\[27\]/Y  brg1/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNO\[27\]/A  brg5/cntr_dutyA_RNO\[27\]/Y  brg5/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[9\]/CLK  brg1/cntr_dutyC\[9\]/Q  brg1/cntr_dutyC6_0_I_119/B  brg1/cntr_dutyC6_0_I_119/Y  brg1/cntr_dutyC6_0_I_124/C  brg1/cntr_dutyC6_0_I_124/Y  brg1/cntr_dutyC6_0_I_126/B  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[14\]/CLK  brg1/cntr_dutyC\[14\]/Q  brg1/cntr_dutyC6_0_I_99/B  brg1/cntr_dutyC6_0_I_99/Y  brg1/cntr_dutyC6_0_I_104/C  brg1/cntr_dutyC6_0_I_104/Y  brg1/cntr_dutyC6_0_I_106/B  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[23\]/CLK  brg1/cntr_dutyC\[23\]/Q  brg1/cntr_dutyC6_0_I_56/B  brg1/cntr_dutyC6_0_I_56/Y  brg1/cntr_dutyC6_0_I_61/C  brg1/cntr_dutyC6_0_I_61/Y  brg1/cntr_dutyC6_0_I_63/B  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_50/B  brg3/cntr_dutyA7_0_I_50/Y  brg3/cntr_dutyA7_0_I_52/B  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIDNOEA\[8\]/B  brk1/CycleCount_RNIDNOEA\[8\]/Y  brk1/over_i_set_RNIC26UV\[8\]/A  brk1/over_i_set_RNIC26UV\[8\]/Y  brk1/clk_divider_RNIDPT7B1\[8\]/C  brk1/clk_divider_RNIDPT7B1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/A  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[3\]/CLK  brg2/cntr_dutyC\[3\]/Q  brg2/cntr_dutyC6_0_I_132/A  brg2/cntr_dutyC6_0_I_132/Y  brg2/cntr_dutyC6_0_I_136/C  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_92/A  brg3/cntr_dutyB6_0_I_92/Y  brg3/cntr_dutyB6_0_I_94/A  brg3/cntr_dutyB6_0_I_94/Y  brg3/cntr_dutyB6_0_I_95/C  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_92/A  brg1/cntr_dutyB6_0_I_92/Y  brg1/cntr_dutyB6_0_I_94/A  brg1/cntr_dutyB6_0_I_94/Y  brg1/cntr_dutyB6_0_I_95/C  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_9/B  can_control/OPB_DO_1_t_0_2_0_iv_9/Y  can_control/OPB_DO_1_t_0_2_0_iv_12/C  can_control/OPB_DO_1_t_0_2_0_iv_12/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/A  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIC8JMA\[19\]/B  brg2/sample_time_set_RNIC8JMA\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_4/C  can_control/OPB_DO_1_t_0_11_0_iv_4/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/A  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_10/C  can_control/OPB_DO_1_t_0_11_0_iv_10/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/C  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_32/A  brg5/cntr_dutyC6_0_I_32/Y  brg5/cntr_dutyC6_0_I_36/C  brg5/cntr_dutyC6_0_I_36/Y  brg5/cntr_dutyC6_0_I_40/C  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_32/A  brg4/cntr_dutyC6_0_I_32/Y  brg4/cntr_dutyC6_0_I_36/C  brg4/cntr_dutyC6_0_I_36/Y  brg4/cntr_dutyC6_0_I_40/C  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_32/A  brg4/cntr_dutyB6_0_I_32/Y  brg4/cntr_dutyB6_0_I_36/C  brg4/cntr_dutyB6_0_I_36/Y  brg4/cntr_dutyB6_0_I_40/C  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_32/A  brg3/cntr_dutyC6_0_I_32/Y  brg3/cntr_dutyC6_0_I_36/C  brg3/cntr_dutyC6_0_I_36/Y  brg3/cntr_dutyC6_0_I_40/C  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_32/A  brg2/cntr_dutyB6_0_I_32/Y  brg2/cntr_dutyB6_0_I_36/C  brg2/cntr_dutyB6_0_I_36/Y  brg2/cntr_dutyB6_0_I_40/C  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIBORPD\[3\]/C  brg4/CycleCount_RNIBORPD\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_22/A  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_32/A  brg1/cntr_dutyB6_0_I_32/Y  brg1/cntr_dutyB6_0_I_36/C  brg1/cntr_dutyB6_0_I_36/Y  brg1/cntr_dutyB6_0_I_40/C  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C7_RNICGITR1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C7_RNICGITR1/Y  can_control/state1_RNI9S2H6B/B  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/Y  add_dec/ADSEL_WE_0_a2_3_a2_1/A  add_dec/ADSEL_WE_0_a2_3_a2_1/Y  add_dec/SP2_WE_0_a2_2_a2_0/B  add_dec/SP2_WE_0_a2_2_a2_0/Y  add_dec/SP2_RE_0_a2_0_a2_0/B  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_0/B  can_control/OPB_DO_1_t_0_20_0_iv_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_2/C  can_control/OPB_DO_1_t_0_20_0_iv_2/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/C  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/C  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_90/B  brg5/cntr_dutyC6_0_I_90/Y  brg5/cntr_dutyC6_0_I_91/B  brg5/cntr_dutyC6_0_I_91/Y  brg5/cntr_dutyC6_0_I_95/B  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_90/B  brg5/cntr_dutyB6_0_I_90/Y  brg5/cntr_dutyB6_0_I_91/B  brg5/cntr_dutyB6_0_I_91/Y  brg5/cntr_dutyB6_0_I_95/B  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_90/B  brg4/cntr_dutyC6_0_I_90/Y  brg4/cntr_dutyC6_0_I_91/B  brg4/cntr_dutyC6_0_I_91/Y  brg4/cntr_dutyC6_0_I_95/B  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_90/B  brg4/cntr_dutyB6_0_I_90/Y  brg4/cntr_dutyB6_0_I_91/B  brg4/cntr_dutyB6_0_I_91/Y  brg4/cntr_dutyB6_0_I_95/B  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_90/B  brg3/cntr_dutyC6_0_I_90/Y  brg3/cntr_dutyC6_0_I_91/B  brg3/cntr_dutyC6_0_I_91/Y  brg3/cntr_dutyC6_0_I_95/B  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_90/B  brg2/cntr_dutyB6_0_I_90/Y  brg2/cntr_dutyB6_0_I_91/B  brg2/cntr_dutyB6_0_I_91/Y  brg2/cntr_dutyB6_0_I_95/B  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIO6IDA\[12\]/B  brk1/CycleCount_RNIO6IDA\[12\]/Y  brk1/CycleCount_RNID8SA01\[12\]/A  brk1/CycleCount_RNID8SA01\[12\]/Y  brk1/clk_divider_RNIPLQMB1\[12\]/C  brk1/clk_divider_RNIPLQMB1\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/A  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_3/A  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/A  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_WE_0_a2_0_a2/A  add_dec/FOPT_WE_0_a2_0_a2/Y  hotlink/out_ram_we/B  hotlink/out_ram_we/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/A  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/BLKA  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_50/B  brg1/cntr_dutyA7_0_I_50/Y  brg1/cntr_dutyA7_0_I_52/B  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[5\]/CLK  brg5/cntr_dutyB\[5\]/Q  brg5/cntr_dutyB_RNI7CUH1\[5\]/B  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[5\]/CLK  brg1/cntr_dutyB\[5\]/Q  brg1/cntr_dutyB_RNIFRBD2\[5\]/B  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[5\]/CLK  brg1/cntr_dutyC\[5\]/Q  brg1/cntr_dutyC_RNILDUJ2\[5\]/B  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[5\]/CLK  brk2/cntr_dutyA\[5\]/Q  brk2/cntr_dutyA_RNI761N\[5\]/B  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[5\]/CLK  brk1/cntr_dutyA\[5\]/Q  brk1/cntr_dutyA_RNI1IST\[5\]/B  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[2\]/CLK  brg2/cntr_dutyC\[2\]/Q  brg2/cntr_dutyC6_0_I_133/A  brg2/cntr_dutyC6_0_I_133/Y  brg2/cntr_dutyC6_0_I_136/B  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[4\]/CLK  brg3/cntr_dutyB\[4\]/Q  brg3/cntr_dutyB6_0_I_130/B  brg3/cntr_dutyB6_0_I_130/Y  brg3/cntr_dutyB6_0_I_135/C  brg3/cntr_dutyB6_0_I_135/Y  brg3/cntr_dutyB6_0_I_137/B  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[4\]/CLK  brg1/cntr_dutyB\[4\]/Q  brg1/cntr_dutyB6_0_I_130/B  brg1/cntr_dutyB6_0_I_130/Y  brg1/cntr_dutyB6_0_I_135/C  brg1/cntr_dutyB6_0_I_135/Y  brg1/cntr_dutyB6_0_I_137/B  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/OpbTo16KHzDiv_RNI8C599\[10\]/B  Clocks/OpbTo16KHzDiv_RNI8C599\[10\]/Y  Clocks/OpbTo16KHzDiv_RNI35C7J\[10\]/A  Clocks/OpbTo16KHzDiv_RNI35C7J\[10\]/Y  Clocks/OpbTo16KHzDiv_RNIF2IK61\[10\]/B  Clocks/OpbTo16KHzDiv_RNIF2IK61\[10\]/Y  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/B  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/Y  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/A  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/C  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/cclk_div_RNICP7E9\[10\]/B  Clocks/cclk_div_RNICP7E9\[10\]/Y  Clocks/rs485_div_RNIM403J\[10\]/B  Clocks/rs485_div_RNIM403J\[10\]/Y  Clocks/OpbTo16KHzDiv_RNIF2IK61\[10\]/A  Clocks/OpbTo16KHzDiv_RNIF2IK61\[10\]/Y  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/B  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/Y  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/A  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/C  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[3\]/CLK  brg1/cntr_dutyC\[3\]/Q  brg1/cntr_dutyC6_0_I_132/A  brg1/cntr_dutyC6_0_I_132/Y  brg1/cntr_dutyC6_0_I_136/C  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[18\]/CLK  brg2/cntr_dutyC\[18\]/Q  brg2/cntr_dutyC6_0_I_93/A  brg2/cntr_dutyC6_0_I_93/Y  brg2/cntr_dutyC6_0_I_94/B  brg2/cntr_dutyC6_0_I_94/Y  brg2/cntr_dutyC6_0_I_95/C  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNO\[27\]/A  brg4/cntr_dutyA_RNO\[27\]/Y  brg4/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNO\[27\]/A  brg3/cntr_dutyA_RNO\[27\]/Y  brg3/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[6\]/CLK  hotlink/out_ram_rd_pt\[6\]/Q  hotlink/un3_out_ram_rd_pt_I_21/A  hotlink/un3_out_ram_rd_pt_I_21/Y  hotlink/un3_out_ram_rd_pt_I_22/C  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI6N56O\[7\]/B  brg3/CycleCount_RNI6N56O\[7\]/Y  can_control/state1_RNIGAD6U5/C  can_control/state1_RNIGAD6U5/Y  can_control/state1_RNI9S2H6B/A  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_26/A  brg5/cntr_dutyA7_0_I_26/Y  brg5/cntr_dutyA7_0_I_28/C  brg5/cntr_dutyA7_0_I_28/Y  brg5/cntr_dutyA7_0_I_30/B  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_26/A  brg2/cntr_dutyA7_0_I_26/Y  brg2/cntr_dutyA7_0_I_28/C  brg2/cntr_dutyA7_0_I_28/Y  brg2/cntr_dutyA7_0_I_30/B  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIEHNPA\[11\]/B  brk2/over_i_set_RNIEHNPA\[11\]/Y  brk2/sample_time_set_RNIDNDP01\[11\]/B  brk2/sample_time_set_RNIDNDP01\[11\]/Y  brk2/clk_divider_RNI81OF02\[11\]/B  brk2/clk_divider_RNI81OF02\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/B  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_7\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg2/over_curr_buf_RNIKPB2M/B  brg2/over_curr_buf_RNIKPB2M/Y  brg2/over_i_set_RNIE3HKB1\[1\]/B  brg2/over_i_set_RNIE3HKB1\[1\]/Y  brg2/CycleCount_RNIUD0L02\[1\]/B  brg2/CycleCount_RNIUD0L02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/C  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI255P9\[2\]/B  osc_count/sp_RNI255P9\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_4/C  can_control/OPB_DO_1_t_0_28_iv_4/Y  can_control/OPB_DO_1_t_0_28_iv_7/C  can_control/OPB_DO_1_t_0_28_iv_7/Y  can_control/control_RNIU5UUM5\[2\]/B  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/SysToResClkdiv_RNIMT0H9\[10\]/B  Clocks/SysToResClkdiv_RNIMT0H9\[10\]/Y  Clocks/aq_div_RNICS96J\[10\]/A  Clocks/aq_div_RNICS96J\[10\]/Y  Clocks/Clk10HzDiv_RNI453ET\[10\]/B  Clocks/Clk10HzDiv_RNI453ET\[10\]/Y  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/A  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/Y  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/A  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/C  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/B  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/A  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIVA1EB\[8\]/B  rs485_mod/sp485_2_data_RNIVA1EB\[8\]/Y  rs485_mod/test_pattern_RNITGR321\[8\]/B  rs485_mod/test_pattern_RNITGR321\[8\]/Y  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/A  rs485_mod/amtx_in_d_RNI9ET5Q2\[8\]/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/B  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_35/B  brg5/cntr_dutyC6_0_I_35/Y  brg5/cntr_dutyC6_0_I_40/A  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_35/B  brg5/cntr_dutyB6_0_I_35/Y  brg5/cntr_dutyB6_0_I_40/A  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_35/B  brg4/cntr_dutyC6_0_I_35/Y  brg4/cntr_dutyC6_0_I_40/A  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_35/B  brg4/cntr_dutyB6_0_I_35/Y  brg4/cntr_dutyB6_0_I_40/A  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_35/B  brg3/cntr_dutyC6_0_I_35/Y  brg3/cntr_dutyC6_0_I_40/A  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_35/B  brg2/cntr_dutyB6_0_I_35/Y  brg2/cntr_dutyB6_0_I_40/A  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[4\]/CLK  brg2/cntr_dutyA\[4\]/Q  brg2/cntr_dutyA7_0_I_134/A  brg2/cntr_dutyA7_0_I_134/Y  brg2/cntr_dutyA7_0_I_137/C  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[4\]/CLK  brg5/cntr_dutyA\[4\]/Q  brg5/cntr_dutyA7_0_I_134/A  brg5/cntr_dutyA7_0_I_134/Y  brg5/cntr_dutyA7_0_I_137/C  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/aq_div_RNI173B9\[10\]/B  Clocks/aq_div_RNI173B9\[10\]/Y  Clocks/aq_div_RNICS96J\[10\]/B  Clocks/aq_div_RNICS96J\[10\]/Y  Clocks/Clk10HzDiv_RNI453ET\[10\]/B  Clocks/Clk10HzDiv_RNI453ET\[10\]/Y  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/A  Clocks/Clk10HzDiv_RNIA1RC42\[10\]/Y  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/A  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/C  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_7/A  brg5/cntr_dutyA7_0_I_7/Y  brg5/cntr_dutyA7_0_I_15/B  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_7/A  brg2/cntr_dutyA7_0_I_7/Y  brg2/cntr_dutyA7_0_I_15/B  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_51/B  brg5/cntr_dutyA7_0_I_51/Y  brg5/cntr_dutyA7_0_I_52/C  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_51/B  brg2/cntr_dutyA7_0_I_51/Y  brg2/cntr_dutyA7_0_I_52/C  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[2\]/CLK  brg1/cntr_dutyC\[2\]/Q  brg1/cntr_dutyC6_0_I_133/A  brg1/cntr_dutyC6_0_I_133/Y  brg1/cntr_dutyC6_0_I_136/B  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/tx_size_RNIAAC3C\[6\]/A  hotlink/tx_size_RNIAAC3C\[6\]/Y  hotlink/fo_control_rx_RNIC3O6O\[6\]/B  hotlink/fo_control_rx_RNIC3O6O\[6\]/Y  hotlink/rtclk_divider_RNIMDT841\[6\]/A  hotlink/rtclk_divider_RNIMDT841\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/B  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_24/A  brg5/cntr_dutyA7_0_I_24/Y  brg5/cntr_dutyA7_0_I_28/B  brg5/cntr_dutyA7_0_I_28/Y  brg5/cntr_dutyA7_0_I_30/B  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_24/A  brg2/cntr_dutyA7_0_I_24/Y  brg2/cntr_dutyA7_0_I_28/B  brg2/cntr_dutyA7_0_I_28/Y  brg2/cntr_dutyA7_0_I_30/B  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_93/A  brg1/cntr_dutyC6_0_I_93/Y  brg1/cntr_dutyC6_0_I_94/B  brg1/cntr_dutyC6_0_I_94/Y  brg1/cntr_dutyC6_0_I_95/C  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[17\]/CLK  brg2/cntr_dutyC\[17\]/Q  brg2/cntr_dutyC6_0_I_92/A  brg2/cntr_dutyC6_0_I_92/Y  brg2/cntr_dutyC6_0_I_94/A  brg2/cntr_dutyC6_0_I_94/Y  brg2/cntr_dutyC6_0_I_95/C  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNI7L30B\[24\]/C  brg5/sample_time_set_RNI7L30B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_6/B  can_control/OPB_DO_1_t_0_6_0_iv_6/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/C  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  ad2_mod/data_length_RNIJAPLS1\[6\]/C  ad2_mod/data_length_RNIJAPLS1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_20/A  can_control/OPB_DO_1_t_0_24_0_iv_20/Y  can_control/state1_RNIFHS359/C  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  can_control/OPB_DO_1_t_0_2_0_iv_12/B  can_control/OPB_DO_1_t_0_2_0_iv_12/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/A  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  can_control/OPB_DO_1_t_0_3_0_iv_14/B  can_control/OPB_DO_1_t_0_3_0_iv_14/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/A  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[9\]/CLK  brg4/cntr_dutyA\[9\]/Q  brg4/cntr_dutyA7_0_I_123/A  brg4/cntr_dutyA7_0_I_123/Y  brg4/cntr_dutyA7_0_I_126/C  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[14\]/CLK  brg4/cntr_dutyA\[14\]/Q  brg4/cntr_dutyA7_0_I_103/A  brg4/cntr_dutyA7_0_I_103/Y  brg4/cntr_dutyA7_0_I_106/C  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[23\]/CLK  brg4/cntr_dutyA\[23\]/Q  brg4/cntr_dutyA7_0_I_60/A  brg4/cntr_dutyA7_0_I_60/Y  brg4/cntr_dutyA7_0_I_63/C  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m4/A  brk1/m4/Y  brk1/CycleCount_RNI15U7A1\[25\]/B  brk1/CycleCount_RNI15U7A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/B  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/B  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[31\]/CLK  brg3/cntr_dutyA\[31\]/Q  brg3/cntr_dutyA7_0_I_34/B  brg3/cntr_dutyA7_0_I_34/Y  brg3/cntr_dutyA7_0_I_39/C  brg3/cntr_dutyA7_0_I_39/Y  brg3/cntr_dutyA7_0_I_41/B  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_26/A  brg4/cntr_dutyA7_0_I_26/Y  brg4/cntr_dutyA7_0_I_28/C  brg4/cntr_dutyA7_0_I_28/Y  brg4/cntr_dutyA7_0_I_30/B  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNI82MDA\[16\]/B  brk2/CycleCount_RNI82MDA\[16\]/Y  brk2/sample_time_set_RNIKOGLL\[16\]/A  brk2/sample_time_set_RNIKOGLL\[16\]/Y  brk2/sample_time_set_RNI364CA1\[16\]/A  brk2/sample_time_set_RNI364CA1\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/C  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/over_i_set_RNI6GMNA\[1\]/C  brg1/over_i_set_RNI6GMNA\[1\]/Y  brg1/over_i_set_RNIOCT011\[1\]/C  brg1/over_i_set_RNIOCT011\[1\]/Y  brg1/CycleCount_RNIQE6PM1\[1\]/B  brg1/CycleCount_RNIQE6PM1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/B  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIDAKMA\[29\]/B  brg2/sample_time_set_RNIDAKMA\[29\]/Y  brg2/sample_time_set_RNINHGRV\[29\]/B  brg2/sample_time_set_RNINHGRV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/A  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/C  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_32/A  brg2/cntr_dutyC6_0_I_32/Y  brg2/cntr_dutyC6_0_I_36/C  brg2/cntr_dutyC6_0_I_36/Y  brg2/cntr_dutyC6_0_I_40/C  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI53PSL/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI53PSL/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/Y  can_control/control_RNIK422N7\[1\]/C  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_43/A  brg5/cntr_dutyA7_0_I_43/Y  brg5/cntr_dutyA7_0_I_45/B  brg5/cntr_dutyA7_0_I_45/Y  brg5/cntr_dutyA7_0_I_64/A  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_43/A  brg2/cntr_dutyA7_0_I_43/Y  brg2/cntr_dutyA7_0_I_45/B  brg2/cntr_dutyA7_0_I_45/Y  brg2/cntr_dutyA7_0_I_64/A  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m230_0/C  mel_mod/m230_0/Y  mel_mod/counter/count_RNIMT5VK\[7\]/A  mel_mod/counter/count_RNIMT5VK\[7\]/Y  mel_mod/ack_time_set_RNI73EMV\[7\]/A  mel_mod/ack_time_set_RNI73EMV\[7\]/Y  mel_mod/ack_time_set_RNILBD1U1\[7\]/A  mel_mod/ack_time_set_RNILBD1U1\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_32/A  brg3/cntr_dutyB6_0_I_32/Y  brg3/cntr_dutyB6_0_I_36/C  brg3/cntr_dutyB6_0_I_36/Y  brg3/cntr_dutyB6_0_I_40/C  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIQ27QO\[14\]/C  brg2/sample_time_set_RNIQ27QO\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/C  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[4\]/CLK  brg2/cntr_dutyC\[4\]/Q  brg2/cntr_dutyC6_0_I_130/B  brg2/cntr_dutyC6_0_I_130/Y  brg2/cntr_dutyC6_0_I_135/C  brg2/cntr_dutyC6_0_I_135/Y  brg2/cntr_dutyC6_0_I_137/B  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNIPHJO8\[1\]/B  ad1_mod/data_length_RNIPHJO8\[1\]/Y  ad1_mod/control_0_RNIOVTDS\[1\]/C  ad1_mod/control_0_RNIOVTDS\[1\]/Y  ad1_mod/control_0_RNIBC0GQ2\[1\]/A  ad1_mod/control_0_RNIBC0GQ2\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/A  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_92/A  brg1/cntr_dutyC6_0_I_92/Y  brg1/cntr_dutyC6_0_I_94/A  brg1/cntr_dutyC6_0_I_94/Y  brg1/cntr_dutyC6_0_I_95/C  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNID28HS4\[1\]/C  rs485_mod/eatx_in_d_RNID28HS4\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/C  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[18\]/CLK  brg3/cntr_dutyB\[18\]/Q  brg3/cntr_dutyB6_0_I_90/B  brg3/cntr_dutyB6_0_I_90/Y  brg3/cntr_dutyB6_0_I_91/B  brg3/cntr_dutyB6_0_I_91/Y  brg3/cntr_dutyB6_0_I_95/B  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_90/B  brg1/cntr_dutyB6_0_I_90/Y  brg1/cntr_dutyB6_0_I_91/B  brg1/cntr_dutyB6_0_I_91/Y  brg1/cntr_dutyB6_0_I_95/B  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un27_OPB_DO/C  ad2_mod/un27_OPB_DO/Y  ad2_mod/status_RNI1H4UA\[1\]/B  ad2_mod/status_RNI1H4UA\[1\]/Y  ad2_mod/control_RNICNNBS\[1\]/A  ad2_mod/control_RNICNNBS\[1\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/Y  can_control/control_RNIK422N7\[1\]/C  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_16_0_iv_1/B  can_control/OPB_DO_1_t_0_16_0_iv_1/Y  can_control/OPB_DO_1_t_0_16_0_iv_3/C  can_control/OPB_DO_1_t_0_16_0_iv_3/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/C  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/B  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[28\]/CLK  brk2/cntr_dutyA\[28\]/Q  brk2/cntr_dutyA7_0_I_31/B  brk2/cntr_dutyA7_0_I_31/Y  brk2/cntr_dutyA7_0_I_37/C  brk2/cntr_dutyA7_0_I_37/Y  brk2/cntr_dutyA7_0_I_40/B  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[28\]/CLK  brk1/cntr_dutyA\[28\]/Q  brk1/cntr_dutyA7_0_I_31/B  brk1/cntr_dutyA7_0_I_31/Y  brk1/cntr_dutyA7_0_I_37/C  brk1/cntr_dutyA7_0_I_37/Y  brk1/cntr_dutyA7_0_I_40/B  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI9OSOA\[28\]/B  brg4/CycleCount_RNI9OSOA\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_11/A  can_control/OPB_DO_1_t_0_2_0_iv_11/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/B  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI8NSOA\[27\]/B  brg4/CycleCount_RNI8NSOA\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_13/A  can_control/OPB_DO_1_t_0_3_0_iv_13/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/B  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_34/B  brg1/cntr_dutyA7_0_I_34/Y  brg1/cntr_dutyA7_0_I_39/C  brg1/cntr_dutyA7_0_I_39/Y  brg1/cntr_dutyA7_0_I_41/B  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2/B  add_dec/FOPT_WE_0_a2_0_a2/Y  hotlink/out_ram_we/B  hotlink/out_ram_we/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg4/dev_sp2_m\[14\]/B  brg4/dev_sp2_m\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_0/C  can_control/OPB_DO_1_t_0_16_0_iv_0/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/B  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/B  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI1SVJA\[20\]/B  brg1/CycleCount_RNI1SVJA\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/A  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/B  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/clk_divider_RNIE0OQN\[7\]/C  brg5/clk_divider_RNIE0OQN\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_11/A  can_control/OPB_DO_1_t_0_23_0_iv_11/Y  can_control/state1_RNI9S2H6B/C  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un11_OPB_DO/B  hotlink/un11_OPB_DO/Y  hotlink/device_select_RNI58JAC/A  hotlink/device_select_RNI58JAC/Y  hotlink/device_select_RNIKOJ451/A  hotlink/device_select_RNIKOJ451/Y  hotlink/reset_cntr_RNIQSV7S1\[0\]/B  hotlink/reset_cntr_RNIQSV7S1\[0\]/Y  hotlink/glitch_count_RNII4KDJ5\[0\]/A  hotlink/glitch_count_RNII4KDJ5\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_6/Y  can_control/control_RNIJVS4FD\[0\]/C  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_32/A  brg1/cntr_dutyC6_0_I_32/Y  brg1/cntr_dutyC6_0_I_36/C  brg1/cntr_dutyC6_0_I_36/Y  brg1/cntr_dutyC6_0_I_40/C  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_80/A  brg5/cntr_dutyC6_0_I_80/Y  brg5/cntr_dutyC6_0_I_83/C  brg5/cntr_dutyC6_0_I_83/Y  brg5/cntr_dutyC6_0_I_84/B  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_80/A  brg5/cntr_dutyB6_0_I_80/Y  brg5/cntr_dutyB6_0_I_83/C  brg5/cntr_dutyB6_0_I_83/Y  brg5/cntr_dutyB6_0_I_84/B  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_80/A  brg4/cntr_dutyC6_0_I_80/Y  brg4/cntr_dutyC6_0_I_83/C  brg4/cntr_dutyC6_0_I_83/Y  brg4/cntr_dutyC6_0_I_84/B  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_80/A  brg4/cntr_dutyB6_0_I_80/Y  brg4/cntr_dutyB6_0_I_83/C  brg4/cntr_dutyB6_0_I_83/Y  brg4/cntr_dutyB6_0_I_84/B  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_80/A  brg3/cntr_dutyC6_0_I_80/Y  brg3/cntr_dutyC6_0_I_83/C  brg3/cntr_dutyC6_0_I_83/Y  brg3/cntr_dutyC6_0_I_84/B  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_80/A  brg2/cntr_dutyB6_0_I_80/Y  brg2/cntr_dutyB6_0_I_83/C  brg2/cntr_dutyB6_0_I_83/Y  brg2/cntr_dutyB6_0_I_84/B  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIPDM3B\[19\]/B  brk1/sample_time_set_RNIPDM3B\[19\]/Y  brk1/CycleCount_RNIOR8HL\[19\]/B  brk1/CycleCount_RNIOR8HL\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_15/A  can_control/OPB_DO_1_t_0_11_0_iv_15/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/C  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_6/B  can_control/OPB_DO_1_t_0_3_0_iv_6/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_15/B  can_control/OPB_DO_1_t_0_3_0_iv_15/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/C  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  mel_mod/digital_in_m\[3\]/B  mel_mod/digital_in_m\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_6/C  can_control/OPB_DO_1_t_0_27_iv_6/Y  can_control/OPB_DO_1_t_0_27_iv_10/C  can_control/OPB_DO_1_t_0_27_iv_10/Y  can_control/OPB_DO_1_t_0_27_iv_13/C  can_control/OPB_DO_1_t_0_27_iv_13/Y  can_control/OPB_DO_1_t_0_27_iv_17/C  can_control/OPB_DO_1_t_0_27_iv_17/Y  can_control/OPB_DO_1_t_0_27_iv_22/B  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_15_0_iv_1/B  can_control/OPB_DO_1_t_0_15_0_iv_1/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/B  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A_0/C  hotlink/un115_OPB_DO_3_RNI11L9A_0/Y  hotlink/glitch_count_RNINKDKA\[4\]/B  hotlink/glitch_count_RNINKDKA\[4\]/Y  hotlink/glitch_count_RNI3CCPD8\[4\]/A  hotlink/glitch_count_RNI3CCPD8\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/C  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_iv_0_a2_0_1\[0\]/A  brg4/OPB_DO_2_iv_0_a2_0_1\[0\]/Y  brg4/over_curr_buf_RNI950IA/C  brg4/over_curr_buf_RNI950IA/Y  brg4/over_i_set_RNI6DUC01\[1\]/B  brg4/over_i_set_RNI6DUC01\[1\]/Y  brg4/CycleCount_RNIRIVUL1\[1\]/B  brg4/CycleCount_RNIRIVUL1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_19/B  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIUAKMA\[28\]/B  brg4/sample_time_set_RNIUAKMA\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/B  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_13/B  can_control/OPB_DO_1_t_0_2_0_iv_13/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/C  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIN4SPD\[6\]/C  brg4/CycleCount_RNIN4SPD\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_17/A  can_control/OPB_DO_1_t_0_24_0_iv_17/Y  can_control/OPB_DO_1_t_0_24_0_iv_20/C  can_control/OPB_DO_1_t_0_24_0_iv_20/Y  can_control/state1_RNIFHS359/C  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIOKRNA\[11\]/B  brk2/CycleCount_RNIOKRNA\[11\]/Y  brk2/sample_time_set_RNIDNDP01\[11\]/A  brk2/sample_time_set_RNIDNDP01\[11\]/Y  brk2/clk_divider_RNI81OF02\[11\]/B  brk2/clk_divider_RNI81OF02\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/B  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_3/A  brg5/cntr_dutyA7_0_I_3/Y  brg5/cntr_dutyA7_0_I_14/C  brg5/cntr_dutyA7_0_I_14/Y  brg5/cntr_dutyA7_0_I_19/B  brg5/cntr_dutyA7_0_I_19/Y  brg5/cntr_dutyA7_0_I_20/A  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_3/A  brg2/cntr_dutyA7_0_I_3/Y  brg2/cntr_dutyA7_0_I_14/C  brg2/cntr_dutyA7_0_I_14/Y  brg2/cntr_dutyA7_0_I_19/B  brg2/cntr_dutyA7_0_I_19/Y  brg2/cntr_dutyA7_0_I_20/A  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  mel_mod/p_switch_m\[3\]/B  mel_mod/p_switch_m\[3\]/Y  can_control/state1_RNITTNM91/B  can_control/state1_RNITTNM91/Y  can_control/state1_RNIV21MK1/C  can_control/state1_RNIV21MK1/Y  can_control/state1_RNIEKN0B3/C  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[4\]/CLK  brg1/cntr_dutyC\[4\]/Q  brg1/cntr_dutyC6_0_I_130/B  brg1/cntr_dutyC6_0_I_130/Y  brg1/cntr_dutyC6_0_I_135/C  brg1/cntr_dutyC6_0_I_135/Y  brg1/cntr_dutyC6_0_I_137/B  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIALHSN\[7\]/C  brg4/CycleCount_RNIALHSN\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_11/B  can_control/OPB_DO_1_t_0_23_0_iv_11/Y  can_control/state1_RNI9S2H6B/C  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/test_pattern_RNIMJ0IA\[21\]/C  rs485_mod/test_pattern_RNIMJ0IA\[21\]/Y  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/B  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/A  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sync_d_RNIPBFIA\[21\]/C  rs485_mod/sync_d_RNIPBFIA\[21\]/Y  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/B  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/Y  rs485_mod/amtx_in_d_RNICNCI01\[21\]/A  rs485_mod/amtx_in_d_RNICNCI01\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/B  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/A  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[28\]/CLK  brg3/cntr_dutyB\[28\]/Q  brg3/cntr_dutyB6_0_I_35/B  brg3/cntr_dutyB6_0_I_35/Y  brg3/cntr_dutyB6_0_I_40/A  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_35/B  brg1/cntr_dutyB6_0_I_35/Y  brg1/cntr_dutyB6_0_I_40/A  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/B  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/Y  rs485_mod/imtx_in_d_RNIJH6621\[28\]/C  rs485_mod/imtx_in_d_RNIJH6621\[28\]/Y  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/A  rs485_mod/amtx_in_d_RNIPT0LQ2\[28\]/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/B  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[8\]/CLK  brg5/cntr_dutyA\[8\]/Q  brg5/cntr_dutyA7_0_I_124/A  brg5/cntr_dutyA7_0_I_124/Y  brg5/cntr_dutyA7_0_I_126/B  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[13\]/CLK  brg5/cntr_dutyA\[13\]/Q  brg5/cntr_dutyA7_0_I_104/A  brg5/cntr_dutyA7_0_I_104/Y  brg5/cntr_dutyA7_0_I_106/B  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[22\]/CLK  brg5/cntr_dutyA\[22\]/Q  brg5/cntr_dutyA7_0_I_61/A  brg5/cntr_dutyA7_0_I_61/Y  brg5/cntr_dutyA7_0_I_63/B  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[8\]/CLK  brg2/cntr_dutyA\[8\]/Q  brg2/cntr_dutyA7_0_I_124/A  brg2/cntr_dutyA7_0_I_124/Y  brg2/cntr_dutyA7_0_I_126/B  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[13\]/CLK  brg2/cntr_dutyA\[13\]/Q  brg2/cntr_dutyA7_0_I_104/A  brg2/cntr_dutyA7_0_I_104/Y  brg2/cntr_dutyA7_0_I_106/B  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[22\]/CLK  brg2/cntr_dutyA\[22\]/Q  brg2/cntr_dutyA7_0_I_61/A  brg2/cntr_dutyA7_0_I_61/Y  brg2/cntr_dutyA7_0_I_63/B  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_25/A  brg5/cntr_dutyA7_0_I_25/Y  brg5/cntr_dutyA7_0_I_29/B  brg5/cntr_dutyA7_0_I_29/Y  brg5/cntr_dutyA7_0_I_30/A  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_25/A  brg2/cntr_dutyA7_0_I_25/Y  brg2/cntr_dutyA7_0_I_29/B  brg2/cntr_dutyA7_0_I_29/Y  brg2/cntr_dutyA7_0_I_30/A  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_12_0_iv_0/B  can_control/OPB_DO_1_t_0_12_0_iv_0/Y  can_control/OPB_DO_1_t_0_12_0_iv_1/C  can_control/OPB_DO_1_t_0_12_0_iv_1/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/B  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[27\]/CLK  brg5/cntr_dutyA\[27\]/Q  brg5/cntr_dutyA7_0_I_5/A  brg5/cntr_dutyA7_0_I_5/Y  brg5/cntr_dutyA7_0_I_15/C  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[27\]/CLK  brg2/cntr_dutyA\[27\]/Q  brg2/cntr_dutyA7_0_I_5/A  brg2/cntr_dutyA7_0_I_5/Y  brg2/cntr_dutyA7_0_I_15/C  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[4\]/CLK  brg3/cntr_dutyB\[4\]/Q  brg3/cntr_dutyB_RNIKG1L1\[4\]/B  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNO\[28\]/A  brg3/cntr_dutyB_RNO\[28\]/Y  brg3/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_18_0_iv_1/B  can_control/OPB_DO_1_t_0_18_0_iv_1/Y  can_control/OPB_DO_1_t_0_18_0_iv_3/C  can_control/OPB_DO_1_t_0_18_0_iv_3/Y  can_control/OPB_DO_1_t_0_18_0_iv_4/C  can_control/OPB_DO_1_t_0_18_0_iv_4/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/B  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_81/A  brg5/cntr_dutyC6_0_I_81/Y  brg5/cntr_dutyC6_0_I_83/B  brg5/cntr_dutyC6_0_I_83/Y  brg5/cntr_dutyC6_0_I_84/B  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_81/A  brg5/cntr_dutyB6_0_I_81/Y  brg5/cntr_dutyB6_0_I_83/B  brg5/cntr_dutyB6_0_I_83/Y  brg5/cntr_dutyB6_0_I_84/B  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_81/A  brg4/cntr_dutyC6_0_I_81/Y  brg4/cntr_dutyC6_0_I_83/B  brg4/cntr_dutyC6_0_I_83/Y  brg4/cntr_dutyC6_0_I_84/B  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_81/A  brg4/cntr_dutyB6_0_I_81/Y  brg4/cntr_dutyB6_0_I_83/B  brg4/cntr_dutyB6_0_I_83/Y  brg4/cntr_dutyB6_0_I_84/B  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_81/A  brg3/cntr_dutyC6_0_I_81/Y  brg3/cntr_dutyC6_0_I_83/B  brg3/cntr_dutyC6_0_I_83/Y  brg3/cntr_dutyC6_0_I_84/B  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_81/A  brg2/cntr_dutyB6_0_I_81/Y  brg2/cntr_dutyB6_0_I_83/B  brg2/cntr_dutyB6_0_I_83/Y  brg2/cntr_dutyB6_0_I_84/B  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg4/dev_sp2_m\[12\]/B  brg4/dev_sp2_m\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_0/C  can_control/OPB_DO_1_t_0_18_0_iv_0/Y  can_control/OPB_DO_1_t_0_18_0_iv_4/B  can_control/OPB_DO_1_t_0_18_0_iv_4/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/B  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNI8M30B\[25\]/C  brg5/sample_time_set_RNI8M30B\[25\]/Y  brg5/sample_time_set_RNIV077M\[25\]/B  brg5/sample_time_set_RNIV077M\[25\]/Y  brg5/sample_time_set_RNIUJPD01\[25\]/A  brg5/sample_time_set_RNIUJPD01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/A  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/B  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_4/A  brg5/cntr_dutyA7_0_I_4/Y  brg5/cntr_dutyA7_0_I_14/B  brg5/cntr_dutyA7_0_I_14/Y  brg5/cntr_dutyA7_0_I_19/B  brg5/cntr_dutyA7_0_I_19/Y  brg5/cntr_dutyA7_0_I_20/A  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_4/A  brg2/cntr_dutyA7_0_I_4/Y  brg2/cntr_dutyA7_0_I_14/B  brg2/cntr_dutyA7_0_I_14/Y  brg2/cntr_dutyA7_0_I_19/B  brg2/cntr_dutyA7_0_I_19/Y  brg2/cntr_dutyA7_0_I_20/A  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_37/A  brg5/cntr_dutyB6_0_I_37/Y  brg5/cntr_dutyB6_0_I_40/B  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/CycleCount_RNI6JD3A\[24\]/B  brk1/CycleCount_RNI6JD3A\[24\]/Y  brk1/CycleCount_RNIGLAHL\[24\]/A  brk1/CycleCount_RNIGLAHL\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_13/C  can_control/OPB_DO_1_t_0_6_0_iv_13/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_8/A  brg5/cntr_dutyA7_0_I_8/Y  brg5/cntr_dutyA7_0_I_15/A  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_8/A  brg2/cntr_dutyA7_0_I_8/Y  brg2/cntr_dutyA7_0_I_15/A  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  osc_count/un10_OPB_DO/A  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_21_0_iv_0/B  can_control/OPB_DO_1_t_0_21_0_iv_0/Y  can_control/OPB_DO_1_t_0_21_0_iv_2/C  can_control/OPB_DO_1_t_0_21_0_iv_2/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/A  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[24\]/CLK  brg5/cntr_dutyA\[24\]/Q  brg5/cntr_dutyA7_0_I_10/A  brg5/cntr_dutyA7_0_I_10/Y  brg5/cntr_dutyA7_0_I_16/C  brg5/cntr_dutyA7_0_I_16/Y  brg5/cntr_dutyA7_0_I_18/B  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[24\]/CLK  brg2/cntr_dutyA\[24\]/Q  brg2/cntr_dutyA7_0_I_10/A  brg2/cntr_dutyA7_0_I_10/Y  brg2/cntr_dutyA7_0_I_16/C  brg2/cntr_dutyA7_0_I_16/Y  brg2/cntr_dutyA7_0_I_18/B  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[4\]/CLK  brg4/cntr_dutyA\[4\]/Q  brg4/cntr_dutyA7_0_I_134/A  brg4/cntr_dutyA7_0_I_134/Y  brg4/cntr_dutyA7_0_I_137/C  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[24\]/CLK  brg5/cntr_dutyA\[24\]/Q  brg5/cntr_dutyA7_0_I_44/A  brg5/cntr_dutyA7_0_I_44/Y  brg5/cntr_dutyA7_0_I_45/C  brg5/cntr_dutyA7_0_I_45/Y  brg5/cntr_dutyA7_0_I_64/A  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[24\]/CLK  brg2/cntr_dutyA\[24\]/Q  brg2/cntr_dutyA7_0_I_44/A  brg2/cntr_dutyA7_0_I_44/Y  brg2/cntr_dutyA7_0_I_45/C  brg2/cntr_dutyA7_0_I_45/Y  brg2/cntr_dutyA7_0_I_64/A  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[18\]/CLK  brg2/cntr_dutyC\[18\]/Q  brg2/cntr_dutyC6_0_I_90/B  brg2/cntr_dutyC6_0_I_90/Y  brg2/cntr_dutyC6_0_I_91/B  brg2/cntr_dutyC6_0_I_91/Y  brg2/cntr_dutyC6_0_I_95/B  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNIRO4CJ1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNIRO4CJ1/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/C  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNII6E3A\[1\]/B  brk2/CycleCount_RNII6E3A\[1\]/Y  brk2/CycleCount_RNIOD9TK\[1\]/A  brk2/CycleCount_RNIOD9TK\[1\]/Y  brk2/CycleCount_RNIGPTRK1\[1\]/A  brk2/CycleCount_RNIGPTRK1\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/B  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_7/A  brg4/cntr_dutyA7_0_I_7/Y  brg4/cntr_dutyA7_0_I_15/B  brg4/cntr_dutyA7_0_I_15/Y  brg4/cntr_dutyA7_0_I_18/C  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_51/B  brg4/cntr_dutyA7_0_I_51/Y  brg4/cntr_dutyA7_0_I_52/C  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/un45_OPB_DO/C  hotlink/un45_OPB_DO/Y  hotlink/refclk_divider_RNIVA47C\[4\]/B  hotlink/refclk_divider_RNIVA47C\[4\]/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIEU77N/C  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIEU77N/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNICPK9J2/A  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNICPK9J2/Y  hotlink/glitch_count_RNI3CCPD8\[4\]/B  hotlink/glitch_count_RNI3CCPD8\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/C  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNIJHBST\[3\]/A  coll_mod/txr_bytes_RNIJHBST\[3\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/A  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNIKIBST\[4\]/A  coll_mod/txr_bytes_RNIKIBST\[4\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/A  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNILJBST\[5\]/A  coll_mod/txr_bytes_RNILJBST\[5\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/A  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_24/A  brg4/cntr_dutyA7_0_I_24/Y  brg4/cntr_dutyA7_0_I_28/B  brg4/cntr_dutyA7_0_I_28/Y  brg4/cntr_dutyA7_0_I_30/B  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m66_0/B  mel_mod/m66_0/Y  mel_mod/m67_0/B  mel_mod/m67_0/Y  mel_mod/state_log_2__RNILUCVH1\[1\]/A  mel_mod/state_log_2__RNILUCVH1\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/A  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m6_0/A  mel_mod/m6_0/Y  mel_mod/m37_0/B  mel_mod/m37_0/Y  mel_mod/m38_0/B  mel_mod/m38_0/Y  mel_mod/state_log_2__RNITN0SH1\[2\]/A  mel_mod/state_log_2__RNITN0SH1\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/A  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNITLJO8\[5\]/B  ad1_mod/data_length_RNITLJO8\[5\]/Y  can_control/state1_RNIA7N0H1/C  can_control/state1_RNIA7N0H1/Y  can_control/state1_RNIADBQN1/C  can_control/state1_RNIADBQN1/Y  can_control/state1_RNIM3SD33/B  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/C  rs485_mod/eatx_in_d_RNIH79HS4\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/C  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/A  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/un8_OPB_DO_5_RNIH43LK/A  can_control/un8_OPB_DO_5_RNIH43LK/Y  can_control/control_RNIFJS5L1\[2\]/B  can_control/control_RNIFJS5L1\[2\]/Y  can_control/control_RNIBDFQK2\[2\]/C  can_control/control_RNIBDFQK2\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/A  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[11\]/CLK  brg5/cntr_dutyA\[11\]/Q  brg5/cntr_dutyA7_0_I_74/A  brg5/cntr_dutyA7_0_I_74/Y  brg5/cntr_dutyA7_0_I_77/B  brg5/cntr_dutyA7_0_I_77/Y  brg5/cntr_dutyA7_0_I_78/C  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[11\]/CLK  brg2/cntr_dutyA\[11\]/Q  brg2/cntr_dutyA7_0_I_74/A  brg2/cntr_dutyA7_0_I_74/Y  brg2/cntr_dutyA7_0_I_77/B  brg2/cntr_dutyA7_0_I_77/Y  brg2/cntr_dutyA7_0_I_78/C  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[15\]/CLK  brg5/cntr_dutyA\[15\]/Q  brg5/cntr_dutyA7_0_I_70/A  brg5/cntr_dutyA7_0_I_70/Y  brg5/cntr_dutyA7_0_I_76/C  brg5/cntr_dutyA7_0_I_76/Y  brg5/cntr_dutyA7_0_I_78/B  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[15\]/CLK  brg2/cntr_dutyA\[15\]/Q  brg2/cntr_dutyA7_0_I_70/A  brg2/cntr_dutyA7_0_I_70/Y  brg2/cntr_dutyA7_0_I_76/C  brg2/cntr_dutyA7_0_I_76/Y  brg2/cntr_dutyA7_0_I_78/B  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[23\]/CLK  brg5/cntr_dutyA\[23\]/Q  brg5/cntr_dutyA7_0_I_1/A  brg5/cntr_dutyA7_0_I_1/Y  brg5/cntr_dutyA7_0_I_16/B  brg5/cntr_dutyA7_0_I_16/Y  brg5/cntr_dutyA7_0_I_18/B  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[23\]/CLK  brg2/cntr_dutyA\[23\]/Q  brg2/cntr_dutyA7_0_I_1/A  brg2/cntr_dutyA7_0_I_1/Y  brg2/cntr_dutyA7_0_I_16/B  brg2/cntr_dutyA7_0_I_16/Y  brg2/cntr_dutyA7_0_I_18/B  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_4/A  brg4/cntr_dutyA7_0_I_4/Y  brg4/cntr_dutyA7_0_I_14/B  brg4/cntr_dutyA7_0_I_14/Y  brg4/cntr_dutyA7_0_I_19/B  brg4/cntr_dutyA7_0_I_19/Y  brg4/cntr_dutyA7_0_I_20/A  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNI6AK7O\[8\]/C  brg2/clk_divider_RNI6AK7O\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/C  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_42/A  brg5/cntr_dutyA7_0_I_42/Y  brg5/cntr_dutyA7_0_I_45/A  brg5/cntr_dutyA7_0_I_45/Y  brg5/cntr_dutyA7_0_I_64/A  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_42/A  brg2/cntr_dutyA7_0_I_42/Y  brg2/cntr_dutyA7_0_I_45/A  brg2/cntr_dutyA7_0_I_45/Y  brg2/cntr_dutyA7_0_I_64/A  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_86/B  brk2/cntr_dutyA7_0_I_86/Y  brk2/cntr_dutyA7_0_I_88/B  brk2/cntr_dutyA7_0_I_88/Y  brk2/cntr_dutyA7_0_I_95/A  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[25\]/CLK  brk2/cntr_dutyA\[25\]/Q  brk2/cntr_dutyA7_0_I_47/B  brk2/cntr_dutyA7_0_I_47/Y  brk2/cntr_dutyA7_0_I_49/B  brk2/cntr_dutyA7_0_I_49/Y  brk2/cntr_dutyA7_0_I_52/A  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_86/B  brk1/cntr_dutyA7_0_I_86/Y  brk1/cntr_dutyA7_0_I_88/B  brk1/cntr_dutyA7_0_I_88/Y  brk1/cntr_dutyA7_0_I_95/A  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[25\]/CLK  brk1/cntr_dutyA\[25\]/Q  brk1/cntr_dutyA7_0_I_47/B  brk1/cntr_dutyA7_0_I_47/Y  brk1/cntr_dutyA7_0_I_49/B  brk1/cntr_dutyA7_0_I_49/Y  brk1/cntr_dutyA7_0_I_52/A  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[30\]/CLK  brg5/cntr_dutyC\[30\]/Q  brg5/cntr_dutyC6_0_I_36/A  brg5/cntr_dutyC6_0_I_36/Y  brg5/cntr_dutyC6_0_I_40/C  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[30\]/CLK  brg5/cntr_dutyB\[30\]/Q  brg5/cntr_dutyB6_0_I_36/A  brg5/cntr_dutyB6_0_I_36/Y  brg5/cntr_dutyB6_0_I_40/C  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[30\]/CLK  brg4/cntr_dutyC\[30\]/Q  brg4/cntr_dutyC6_0_I_36/A  brg4/cntr_dutyC6_0_I_36/Y  brg4/cntr_dutyC6_0_I_40/C  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[30\]/CLK  brg4/cntr_dutyB\[30\]/Q  brg4/cntr_dutyB6_0_I_36/A  brg4/cntr_dutyB6_0_I_36/Y  brg4/cntr_dutyB6_0_I_40/C  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[30\]/CLK  brg3/cntr_dutyC\[30\]/Q  brg3/cntr_dutyC6_0_I_36/A  brg3/cntr_dutyC6_0_I_36/Y  brg3/cntr_dutyC6_0_I_40/C  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[30\]/CLK  brg2/cntr_dutyB\[30\]/Q  brg2/cntr_dutyB6_0_I_36/A  brg2/cntr_dutyB6_0_I_36/Y  brg2/cntr_dutyB6_0_I_40/C  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/B  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[28\]/CLK  brg2/cntr_dutyC\[28\]/Q  brg2/cntr_dutyC6_0_I_35/B  brg2/cntr_dutyC6_0_I_35/Y  brg2/cntr_dutyC6_0_I_40/A  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_80/A  brg3/cntr_dutyB6_0_I_80/Y  brg3/cntr_dutyB6_0_I_83/C  brg3/cntr_dutyB6_0_I_83/Y  brg3/cntr_dutyB6_0_I_84/B  brg3/cntr_dutyB6_0_I_84/Y  brg3/cntr_dutyB6_0_I_107/A  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_80/A  brg1/cntr_dutyB6_0_I_80/Y  brg1/cntr_dutyB6_0_I_83/C  brg1/cntr_dutyB6_0_I_83/Y  brg1/cntr_dutyB6_0_I_84/B  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/ENET_RE_0_a2_3_a2/A  add_dec/ENET_RE_0_a2_3_a2/Y  coll_mod/OPB_DO_1/A  coll_mod/OPB_DO_1/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2_RNI28VA_0/B  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2_RNI28VA_0/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/A  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/clk_divider_RNI8SRUA\[1\]/C  brg5/clk_divider_RNI8SRUA\[1\]/Y  brg5/clk_divider_RNI2MKJL\[1\]/C  brg5/clk_divider_RNI2MKJL\[1\]/Y  brg5/sample_time_set_RNIFGC7B1\[1\]/B  brg5/sample_time_set_RNIFGC7B1\[1\]/Y  brg5/CycleCount_RNIGVO7M1\[1\]/A  brg5/CycleCount_RNIGVO7M1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/B  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_43/A  brg4/cntr_dutyA7_0_I_43/Y  brg4/cntr_dutyA7_0_I_45/B  brg4/cntr_dutyA7_0_I_45/Y  brg4/cntr_dutyA7_0_I_64/A  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/B  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/B  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[9\]/CLK  brg3/cntr_dutyA\[9\]/Q  brg3/cntr_dutyA7_0_I_123/A  brg3/cntr_dutyA7_0_I_123/Y  brg3/cntr_dutyA7_0_I_126/C  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[14\]/CLK  brg3/cntr_dutyA\[14\]/Q  brg3/cntr_dutyA7_0_I_103/A  brg3/cntr_dutyA7_0_I_103/Y  brg3/cntr_dutyA7_0_I_106/C  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[23\]/CLK  brg3/cntr_dutyA\[23\]/Q  brg3/cntr_dutyA7_0_I_60/A  brg3/cntr_dutyA7_0_I_60/Y  brg3/cntr_dutyA7_0_I_63/C  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_90/B  brg1/cntr_dutyC6_0_I_90/Y  brg1/cntr_dutyC6_0_I_91/B  brg1/cntr_dutyC6_0_I_91/Y  brg1/cntr_dutyC6_0_I_95/B  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIAJ9UA\[28\]/B  brg2/CycleCount_RNIAJ9UA\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/C  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_13/B  can_control/OPB_DO_1_t_0_2_0_iv_13/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/C  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/test_pattern_RNIMJ0IA_0\[21\]/B  rs485_mod/test_pattern_RNIMJ0IA_0\[21\]/Y  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/A  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/A  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNIPBFIA_0\[21\]/B  rs485_mod/sync_d_RNIPBFIA_0\[21\]/Y  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/A  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/Y  rs485_mod/amtx_in_d_RNICNCI01\[21\]/A  rs485_mod/amtx_in_d_RNICNCI01\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/B  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/A  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/B  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI5MKGB\[5\]/B  ilim_dac_mod/data_RNI5MKGB\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_10/B  can_control/OPB_DO_1_t_0_25_0_iv_10/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIQ27QO\[14\]/B  brg2/sample_time_set_RNIQ27QO\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/C  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIPO4CJ1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIPO4CJ1/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/C  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_68/A  brg5/cntr_dutyA7_0_I_68/Y  brg5/cntr_dutyA7_0_I_75/B  brg5/cntr_dutyA7_0_I_75/Y  brg5/cntr_dutyA7_0_I_78/A  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_68/A  brg2/cntr_dutyA7_0_I_68/Y  brg2/cntr_dutyA7_0_I_75/B  brg2/cntr_dutyA7_0_I_75/Y  brg2/cntr_dutyA7_0_I_78/A  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  brk2/clk_divider_RNIS0T402\[7\]/C  brk2/clk_divider_RNIS0T402\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/C  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/C  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[14\]/CLK  brg5/cntr_dutyA\[14\]/Q  brg5/cntr_dutyA7_0_I_67/A  brg5/cntr_dutyA7_0_I_67/Y  brg5/cntr_dutyA7_0_I_76/B  brg5/cntr_dutyA7_0_I_76/Y  brg5/cntr_dutyA7_0_I_78/B  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[14\]/CLK  brg2/cntr_dutyA\[14\]/Q  brg2/cntr_dutyA7_0_I_67/A  brg2/cntr_dutyA7_0_I_67/Y  brg2/cntr_dutyA7_0_I_76/B  brg2/cntr_dutyA7_0_I_76/Y  brg2/cntr_dutyA7_0_I_78/B  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[4\]/CLK  brg1/cntr_dutyA\[4\]/Q  brg1/cntr_dutyA_RNI5LVQ1\[4\]/B  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m150_0/C  mel_mod/m150_0/Y  mel_mod/m151_0/B  mel_mod/m151_0/Y  mel_mod/m152_0/A  mel_mod/m152_0/Y  mel_mod/state_log_2__RNIBHNI81\[5\]/A  mel_mod/state_log_2__RNIBHNI81\[5\]/Y  mel_mod/counter/count_RNIR53I62\[5\]/A  mel_mod/counter/count_RNIR53I62\[5\]/Y  mel_mod/ack_time_set_RNIGEO8C4\[5\]/A  mel_mod/ack_time_set_RNIGEO8C4\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_s/A  can_control/OPB_DO_1_t_0_25_0_iv_s/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/A  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_7_0_iv_0/B  can_control/OPB_DO_1_t_0_7_0_iv_0/Y  can_control/OPB_DO_1_t_0_7_0_iv_1/C  can_control/OPB_DO_1_t_0_7_0_iv_1/Y  can_control/OPB_DO_1_t_0_7_0_iv_4/B  can_control/OPB_DO_1_t_0_7_0_iv_4/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/A  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[5\]/CLK  hotlink/glitch_count\[5\]/Q  hotlink/glitch_count_RNIRCJ02\[5\]/B  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[16\]/CLK  brg3/cntr_dutyB\[16\]/Q  brg3/cntr_dutyB6_0_I_81/A  brg3/cntr_dutyB6_0_I_81/Y  brg3/cntr_dutyB6_0_I_83/B  brg3/cntr_dutyB6_0_I_83/Y  brg3/cntr_dutyB6_0_I_84/B  brg3/cntr_dutyB6_0_I_84/Y  brg3/cntr_dutyB6_0_I_107/A  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_81/A  brg1/cntr_dutyB6_0_I_81/Y  brg1/cntr_dutyB6_0_I_83/B  brg1/cntr_dutyB6_0_I_83/Y  brg1/cntr_dutyB6_0_I_84/B  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_37/A  brg5/cntr_dutyC6_0_I_37/Y  brg5/cntr_dutyC6_0_I_40/B  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_37/A  brg4/cntr_dutyC6_0_I_37/Y  brg4/cntr_dutyC6_0_I_40/B  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_37/A  brg4/cntr_dutyB6_0_I_37/Y  brg4/cntr_dutyB6_0_I_40/B  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_37/A  brg3/cntr_dutyC6_0_I_37/Y  brg3/cntr_dutyC6_0_I_40/B  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_37/A  brg2/cntr_dutyB6_0_I_37/Y  brg2/cntr_dutyB6_0_I_40/B  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[7\]/CLK  hotlink/out_ram_rd_pt\[7\]/Q  hotlink/un3_out_ram_rd_pt_I_21/B  hotlink/un3_out_ram_rd_pt_I_21/Y  hotlink/un3_out_ram_rd_pt_I_22/C  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_5\[0\]/B  hotlink/tx_state_RNO_5\[0\]/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_35/B  brg1/cntr_dutyC6_0_I_35/Y  brg1/cntr_dutyC6_0_I_40/A  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_37/A  brg1/cntr_dutyB6_0_I_37/Y  brg1/cntr_dutyB6_0_I_40/B  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[17\]/B  brg1/dev_sp1_m\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_0/C  can_control/OPB_DO_1_t_0_13_0_iv_0/Y  can_control/OPB_DO_1_t_0_13_0_iv_1/C  can_control/OPB_DO_1_t_0_13_0_iv_1/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/B  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/A  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[9\]/CLK  brg1/cntr_dutyA\[9\]/Q  brg1/cntr_dutyA7_0_I_123/A  brg1/cntr_dutyA7_0_I_123/Y  brg1/cntr_dutyA7_0_I_126/C  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[14\]/CLK  brg1/cntr_dutyA\[14\]/Q  brg1/cntr_dutyA7_0_I_103/A  brg1/cntr_dutyA7_0_I_103/Y  brg1/cntr_dutyA7_0_I_106/C  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[23\]/CLK  brg1/cntr_dutyA\[23\]/Q  brg1/cntr_dutyA7_0_I_60/A  brg1/cntr_dutyA7_0_I_60/Y  brg1/cntr_dutyA7_0_I_63/C  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/C  rs485_mod/eatx_in_d_RNI7Q3FS4\[6\]/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/A  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_3/A  brg4/cntr_dutyA7_0_I_3/Y  brg4/cntr_dutyA7_0_I_14/C  brg4/cntr_dutyA7_0_I_14/Y  brg4/cntr_dutyA7_0_I_19/B  brg4/cntr_dutyA7_0_I_19/Y  brg4/cntr_dutyA7_0_I_20/A  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/sample_time_set_RNII0L0E\[12\]/C  brg5/sample_time_set_RNII0L0E\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_7/B  can_control/OPB_DO_1_t_0_18_0_iv_7/Y  can_control/OPB_DO_1_t_0_18_0_iv_9/C  can_control/OPB_DO_1_t_0_18_0_iv_9/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[8\]/CLK  brg4/cntr_dutyA\[8\]/Q  brg4/cntr_dutyA7_0_I_124/A  brg4/cntr_dutyA7_0_I_124/Y  brg4/cntr_dutyA7_0_I_126/B  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[13\]/CLK  brg4/cntr_dutyA\[13\]/Q  brg4/cntr_dutyA7_0_I_104/A  brg4/cntr_dutyA7_0_I_104/Y  brg4/cntr_dutyA7_0_I_106/B  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[22\]/CLK  brg4/cntr_dutyA\[22\]/Q  brg4/cntr_dutyA7_0_I_61/A  brg4/cntr_dutyA7_0_I_61/Y  brg4/cntr_dutyA7_0_I_63/B  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_25/A  brg4/cntr_dutyA7_0_I_25/Y  brg4/cntr_dutyA7_0_I_29/B  brg4/cntr_dutyA7_0_I_29/Y  brg4/cntr_dutyA7_0_I_30/A  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_79/A  brg5/cntr_dutyA7_0_I_79/Y  brg5/cntr_dutyA7_0_I_84/A  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_79/A  brg2/cntr_dutyA7_0_I_79/Y  brg2/cntr_dutyA7_0_I_84/A  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_90/B  brg5/cntr_dutyC6_0_I_90/Y  brg5/cntr_dutyC6_0_I_94/C  brg5/cntr_dutyC6_0_I_94/Y  brg5/cntr_dutyC6_0_I_95/C  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_90/B  brg5/cntr_dutyB6_0_I_90/Y  brg5/cntr_dutyB6_0_I_94/C  brg5/cntr_dutyB6_0_I_94/Y  brg5/cntr_dutyB6_0_I_95/C  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_90/B  brg4/cntr_dutyC6_0_I_90/Y  brg4/cntr_dutyC6_0_I_94/C  brg4/cntr_dutyC6_0_I_94/Y  brg4/cntr_dutyC6_0_I_95/C  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_90/B  brg4/cntr_dutyB6_0_I_90/Y  brg4/cntr_dutyB6_0_I_94/C  brg4/cntr_dutyB6_0_I_94/Y  brg4/cntr_dutyB6_0_I_95/C  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_90/B  brg3/cntr_dutyC6_0_I_90/Y  brg3/cntr_dutyC6_0_I_94/C  brg3/cntr_dutyC6_0_I_94/Y  brg3/cntr_dutyC6_0_I_95/C  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_90/B  brg2/cntr_dutyB6_0_I_90/Y  brg2/cntr_dutyB6_0_I_94/C  brg2/cntr_dutyB6_0_I_94/Y  brg2/cntr_dutyB6_0_I_95/C  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC6_0_I_111/A  brg5/cntr_dutyC6_0_I_111/Y  brg5/cntr_dutyC6_0_I_113/C  brg5/cntr_dutyC6_0_I_113/Y  brg5/cntr_dutyC6_0_I_115/B  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB6_0_I_111/A  brg5/cntr_dutyB6_0_I_111/Y  brg5/cntr_dutyB6_0_I_113/C  brg5/cntr_dutyB6_0_I_113/Y  brg5/cntr_dutyB6_0_I_115/B  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC6_0_I_111/A  brg4/cntr_dutyC6_0_I_111/Y  brg4/cntr_dutyC6_0_I_113/C  brg4/cntr_dutyC6_0_I_113/Y  brg4/cntr_dutyC6_0_I_115/B  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB6_0_I_111/A  brg4/cntr_dutyB6_0_I_111/Y  brg4/cntr_dutyB6_0_I_113/C  brg4/cntr_dutyB6_0_I_113/Y  brg4/cntr_dutyB6_0_I_115/B  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC6_0_I_111/A  brg3/cntr_dutyC6_0_I_111/Y  brg3/cntr_dutyC6_0_I_113/C  brg3/cntr_dutyC6_0_I_113/Y  brg3/cntr_dutyC6_0_I_115/B  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB6_0_I_111/A  brg2/cntr_dutyB6_0_I_111/Y  brg2/cntr_dutyB6_0_I_113/C  brg2/cntr_dutyB6_0_I_113/Y  brg2/cntr_dutyB6_0_I_115/B  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[27\]/CLK  brg4/cntr_dutyA\[27\]/Q  brg4/cntr_dutyA7_0_I_5/A  brg4/cntr_dutyA7_0_I_5/Y  brg4/cntr_dutyA7_0_I_15/C  brg4/cntr_dutyA7_0_I_15/Y  brg4/cntr_dutyA7_0_I_18/C  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNIB2RH8\[11\]/B  ad2_mod/data_length_RNIB2RH8\[11\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIB418S1/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIB418S1/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/B  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[12\]/CLK  brg5/cntr_dutyA\[12\]/Q  brg5/cntr_dutyA7_0_I_73/A  brg5/cntr_dutyA7_0_I_73/Y  brg5/cntr_dutyA7_0_I_77/C  brg5/cntr_dutyA7_0_I_77/Y  brg5/cntr_dutyA7_0_I_78/C  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[12\]/CLK  brg2/cntr_dutyA\[12\]/Q  brg2/cntr_dutyA7_0_I_73/A  brg2/cntr_dutyA7_0_I_73/Y  brg2/cntr_dutyA7_0_I_77/C  brg2/cntr_dutyA7_0_I_77/Y  brg2/cntr_dutyA7_0_I_78/C  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_13/A  brg5/cntr_dutyA7_0_I_13/Y  brg5/cntr_dutyA7_0_I_14/A  brg5/cntr_dutyA7_0_I_14/Y  brg5/cntr_dutyA7_0_I_19/B  brg5/cntr_dutyA7_0_I_19/Y  brg5/cntr_dutyA7_0_I_20/A  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_13/A  brg2/cntr_dutyA7_0_I_13/Y  brg2/cntr_dutyA7_0_I_14/A  brg2/cntr_dutyA7_0_I_14/Y  brg2/cntr_dutyA7_0_I_19/B  brg2/cntr_dutyA7_0_I_19/Y  brg2/cntr_dutyA7_0_I_20/A  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/C  rs485_mod/eatx_in_d_RNINC7IS4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/C  rs485_mod/eatx_in_d_RNIB07IS4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/C  rs485_mod/eatx_in_d_RNIVJ6IS4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/C  rs485_mod/eatx_in_d_RNIJ76IS4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/C  rs485_mod/eatx_in_d_RNI91CKS4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/C  rs485_mod/eatx_in_d_RNITKBKS4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/C  rs485_mod/eatx_in_d_RNIBT3IS4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/C  rs485_mod/eatx_in_d_RNIH04LS4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNO\[27\]/A  brg2/cntr_dutyC_RNO\[27\]/Y  brg2/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[17\]/CLK  brg2/cntr_dutyC\[17\]/Q  brg2/cntr_dutyC6_0_I_80/A  brg2/cntr_dutyC6_0_I_80/Y  brg2/cntr_dutyC6_0_I_83/C  brg2/cntr_dutyC6_0_I_83/Y  brg2/cntr_dutyC6_0_I_84/B  brg2/cntr_dutyC6_0_I_84/Y  brg2/cntr_dutyC6_0_I_107/A  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/B  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/un8_OPB_DO_5_RNIH43LK/A  can_control/un8_OPB_DO_5_RNIH43LK/Y  can_control/state1_RNINJ9DV1/B  can_control/state1_RNINJ9DV1/Y  can_control/state1_RNICBVED4/B  can_control/state1_RNICBVED4/Y  can_control/state1_RNIGAD6U5/A  can_control/state1_RNIGAD6U5/Y  can_control/state1_RNI9S2H6B/A  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[3\]/CLK  brg2/cntr_dutyA\[3\]/Q  brg2/cntr_dutyA7_0_I_135/A  brg2/cntr_dutyA7_0_I_135/Y  brg2/cntr_dutyA7_0_I_137/B  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[3\]/CLK  brg5/cntr_dutyA\[3\]/Q  brg5/cntr_dutyA7_0_I_135/A  brg5/cntr_dutyA7_0_I_135/Y  brg5/cntr_dutyA7_0_I_137/B  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNII07SM\[2\]/B  rs485_mod/sp485_2_data_RNII07SM\[2\]/Y  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/A  rs485_mod/coll_sp2_in_d_RNIC63F32\[2\]/Y  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/A  rs485_mod/amtx_in_d_RNIN7HO64\[2\]/Y  can_control/control_RNIITAP031\[2\]/A  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[30\]/CLK  brg3/cntr_dutyB\[30\]/Q  brg3/cntr_dutyB6_0_I_36/A  brg3/cntr_dutyB6_0_I_36/Y  brg3/cntr_dutyB6_0_I_40/C  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_36/A  brg1/cntr_dutyB6_0_I_36/Y  brg1/cntr_dutyB6_0_I_40/C  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[27\]/CLK  brg5/cntr_dutyA\[27\]/Q  brg5/cntr_dutyA7_0_I_23/A  brg5/cntr_dutyA7_0_I_23/Y  brg5/cntr_dutyA7_0_I_28/A  brg5/cntr_dutyA7_0_I_28/Y  brg5/cntr_dutyA7_0_I_30/B  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[27\]/CLK  brg2/cntr_dutyA\[27\]/Q  brg2/cntr_dutyA7_0_I_23/A  brg2/cntr_dutyA7_0_I_23/Y  brg2/cntr_dutyA7_0_I_28/A  brg2/cntr_dutyA7_0_I_28/Y  brg2/cntr_dutyA7_0_I_30/B  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC6_0_I_109/A  brg5/cntr_dutyC6_0_I_109/Y  brg5/cntr_dutyC6_0_I_113/B  brg5/cntr_dutyC6_0_I_113/Y  brg5/cntr_dutyC6_0_I_115/B  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB6_0_I_109/A  brg5/cntr_dutyB6_0_I_109/Y  brg5/cntr_dutyB6_0_I_113/B  brg5/cntr_dutyB6_0_I_113/Y  brg5/cntr_dutyB6_0_I_115/B  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC6_0_I_109/A  brg4/cntr_dutyC6_0_I_109/Y  brg4/cntr_dutyC6_0_I_113/B  brg4/cntr_dutyC6_0_I_113/Y  brg4/cntr_dutyC6_0_I_115/B  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB6_0_I_109/A  brg4/cntr_dutyB6_0_I_109/Y  brg4/cntr_dutyB6_0_I_113/B  brg4/cntr_dutyB6_0_I_113/Y  brg4/cntr_dutyB6_0_I_115/B  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC6_0_I_109/A  brg3/cntr_dutyC6_0_I_109/Y  brg3/cntr_dutyC6_0_I_113/B  brg3/cntr_dutyC6_0_I_113/Y  brg3/cntr_dutyC6_0_I_115/B  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB6_0_I_109/A  brg2/cntr_dutyB6_0_I_109/Y  brg2/cntr_dutyB6_0_I_113/B  brg2/cntr_dutyB6_0_I_113/Y  brg2/cntr_dutyB6_0_I_115/B  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_8/A  brg4/cntr_dutyA7_0_I_8/Y  brg4/cntr_dutyA7_0_I_15/A  brg4/cntr_dutyA7_0_I_15/Y  brg4/cntr_dutyA7_0_I_18/C  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_66/A  brg5/cntr_dutyA7_0_I_66/Y  brg5/cntr_dutyA7_0_I_75/C  brg5/cntr_dutyA7_0_I_75/Y  brg5/cntr_dutyA7_0_I_78/A  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_66/A  brg2/cntr_dutyA7_0_I_66/Y  brg2/cntr_dutyA7_0_I_75/C  brg2/cntr_dutyA7_0_I_75/Y  brg2/cntr_dutyA7_0_I_78/A  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[24\]/CLK  brg4/cntr_dutyA\[24\]/Q  brg4/cntr_dutyA7_0_I_10/A  brg4/cntr_dutyA7_0_I_10/Y  brg4/cntr_dutyA7_0_I_16/C  brg4/cntr_dutyA7_0_I_16/Y  brg4/cntr_dutyA7_0_I_18/B  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  brk1/clk_divider_RNIGBED02\[14\]/C  brk1/clk_divider_RNIGBED02\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/C  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[24\]/CLK  brg4/cntr_dutyA\[24\]/Q  brg4/cntr_dutyA7_0_I_44/A  brg4/cntr_dutyA7_0_I_44/Y  brg4/cntr_dutyA7_0_I_45/C  brg4/cntr_dutyA7_0_I_45/Y  brg4/cntr_dutyA7_0_I_64/A  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNI4ELSA\[21\]/B  brg1/sample_time_set_RNI4ELSA\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_5/C  can_control/OPB_DO_1_t_0_9_0_iv_5/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/B  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_1/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  can_control/OPB_DO_1_t_0_25_0_iv_23/B  can_control/OPB_DO_1_t_0_25_0_iv_23/Y  can_control/OPB_DO_1_t_0_25_0_iv_31/B  can_control/OPB_DO_1_t_0_25_0_iv_31/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/C  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_26/A  brg3/cntr_dutyA7_0_I_26/Y  brg3/cntr_dutyA7_0_I_28/C  brg3/cntr_dutyA7_0_I_28/Y  brg3/cntr_dutyA7_0_I_30/B  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNI1OB3C\[5\]/B  hotlink/fo_control_rx_RNI1OB3C\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_22/B  can_control/OPB_DO_1_t_0_25_0_iv_22/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/A  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIEFHGA\[23\]/B  rs485_mod/amtx_in_d_RNIEFHGA\[23\]/Y  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/B  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/B  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIFGHGA\[24\]/B  rs485_mod/amtx_in_d_RNIFGHGA\[24\]/Y  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/B  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/B  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  can_control/OPB_DO_1_t_0_27_iv_10/B  can_control/OPB_DO_1_t_0_27_iv_10/Y  can_control/OPB_DO_1_t_0_27_iv_13/C  can_control/OPB_DO_1_t_0_27_iv_13/Y  can_control/OPB_DO_1_t_0_27_iv_17/C  can_control/OPB_DO_1_t_0_27_iv_17/Y  can_control/OPB_DO_1_t_0_27_iv_22/B  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIM0T7O\[14\]/B  brg1/CycleCount_RNIM0T7O\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/A  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[16\]/CLK  brg2/cntr_dutyC\[16\]/Q  brg2/cntr_dutyC6_0_I_81/A  brg2/cntr_dutyC6_0_I_81/Y  brg2/cntr_dutyC6_0_I_83/B  brg2/cntr_dutyC6_0_I_83/Y  brg2/cntr_dutyC6_0_I_84/B  brg2/cntr_dutyC6_0_I_84/Y  brg2/cntr_dutyC6_0_I_107/A  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIBLOEA\[6\]/B  brk1/CycleCount_RNIBLOEA\[6\]/Y  can_control/state1_RNIIROTT3/C  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_6/A  brg5/cntr_dutyA7_0_I_6/Y  brg5/cntr_dutyA7_0_I_17/B  brg5/cntr_dutyA7_0_I_17/Y  brg5/cntr_dutyA7_0_I_18/A  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_6/A  brg2/cntr_dutyA7_0_I_6/Y  brg2/cntr_dutyA7_0_I_17/B  brg2/cntr_dutyA7_0_I_17/Y  brg2/cntr_dutyA7_0_I_18/A  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[22\]/CLK  brg5/cntr_dutyA\[22\]/Q  brg5/cntr_dutyA7_0_I_11/A  brg5/cntr_dutyA7_0_I_11/Y  brg5/cntr_dutyA7_0_I_16/A  brg5/cntr_dutyA7_0_I_16/Y  brg5/cntr_dutyA7_0_I_18/B  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[22\]/CLK  brg2/cntr_dutyA\[22\]/Q  brg2/cntr_dutyA7_0_I_11/A  brg2/cntr_dutyA7_0_I_11/Y  brg2/cntr_dutyA7_0_I_16/A  brg2/cntr_dutyA7_0_I_16/Y  brg2/cntr_dutyA7_0_I_18/B  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIN5L8A\[23\]/B  rs485_mod/tctx_in_d_RNIN5L8A\[23\]/Y  rs485_mod/tctx_in_d_RNITTJ001\[23\]/B  rs485_mod/tctx_in_d_RNITTJ001\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/B  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/A  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIO6L8A\[24\]/B  rs485_mod/tctx_in_d_RNIO6L8A\[24\]/Y  rs485_mod/tctx_in_d_RNI12K001\[24\]/B  rs485_mod/tctx_in_d_RNI12K001\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/B  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  can_control/OPB_DO_1_t_0_6_0_iv/B  can_control/OPB_DO_1_t_0_6_0_iv/Y  pci_target/pci_cmd_RNIBRQB0C\[2\]/B  pci_target/pci_cmd_RNIBRQB0C\[2\]/Y  pci_target/sp_dr_RNI5D9OFC\[24\]/A  pci_target/sp_dr_RNI5D9OFC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_80/A  brg1/cntr_dutyC6_0_I_80/Y  brg1/cntr_dutyC6_0_I_83/C  brg1/cntr_dutyC6_0_I_83/Y  brg1/cntr_dutyC6_0_I_84/B  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[4\]/CLK  brg3/cntr_dutyA\[4\]/Q  brg3/cntr_dutyA7_0_I_134/A  brg3/cntr_dutyA7_0_I_134/Y  brg3/cntr_dutyA7_0_I_137/C  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_37/A  brg2/cntr_dutyC6_0_I_37/Y  brg2/cntr_dutyC6_0_I_40/B  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[7\]/CLK  brk2/cntr_dutyA\[7\]/Q  brk2/cntr_dutyA7_0_I_117/A  brk2/cntr_dutyA7_0_I_117/Y  brk2/cntr_dutyA7_0_I_121/C  brk2/cntr_dutyA7_0_I_121/Y  brk2/cntr_dutyA7_0_I_125/C  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[12\]/CLK  brk2/cntr_dutyA\[12\]/Q  brk2/cntr_dutyA7_0_I_97/A  brk2/cntr_dutyA7_0_I_97/Y  brk2/cntr_dutyA7_0_I_101/C  brk2/cntr_dutyA7_0_I_101/Y  brk2/cntr_dutyA7_0_I_105/C  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[21\]/CLK  brk2/cntr_dutyA\[21\]/Q  brk2/cntr_dutyA7_0_I_54/A  brk2/cntr_dutyA7_0_I_54/Y  brk2/cntr_dutyA7_0_I_58/C  brk2/cntr_dutyA7_0_I_58/Y  brk2/cntr_dutyA7_0_I_62/C  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[7\]/CLK  brk1/cntr_dutyA\[7\]/Q  brk1/cntr_dutyA7_0_I_117/A  brk1/cntr_dutyA7_0_I_117/Y  brk1/cntr_dutyA7_0_I_121/C  brk1/cntr_dutyA7_0_I_121/Y  brk1/cntr_dutyA7_0_I_125/C  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[12\]/CLK  brk1/cntr_dutyA\[12\]/Q  brk1/cntr_dutyA7_0_I_97/A  brk1/cntr_dutyA7_0_I_97/Y  brk1/cntr_dutyA7_0_I_101/C  brk1/cntr_dutyA7_0_I_101/Y  brk1/cntr_dutyA7_0_I_105/C  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[21\]/CLK  brk1/cntr_dutyA\[21\]/Q  brk1/cntr_dutyA7_0_I_54/A  brk1/cntr_dutyA7_0_I_54/Y  brk1/cntr_dutyA7_0_I_58/C  brk1/cntr_dutyA7_0_I_58/Y  brk1/cntr_dutyA7_0_I_62/C  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/over_i_set_RNI4IDRA\[0\]/C  brg3/over_i_set_RNI4IDRA\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[11\]/CLK  brg4/cntr_dutyA\[11\]/Q  brg4/cntr_dutyA7_0_I_74/A  brg4/cntr_dutyA7_0_I_74/Y  brg4/cntr_dutyA7_0_I_77/B  brg4/cntr_dutyA7_0_I_77/Y  brg4/cntr_dutyA7_0_I_78/C  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[15\]/CLK  brg4/cntr_dutyA\[15\]/Q  brg4/cntr_dutyA7_0_I_70/A  brg4/cntr_dutyA7_0_I_70/Y  brg4/cntr_dutyA7_0_I_76/C  brg4/cntr_dutyA7_0_I_76/Y  brg4/cntr_dutyA7_0_I_78/B  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNIEEJHL\[15\]/B  brk2/over_i_set_RNIEEJHL\[15\]/Y  brk2/clk_divider_RNI945PB1\[15\]/B  brk2/clk_divider_RNI945PB1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[23\]/CLK  brg4/cntr_dutyA\[23\]/Q  brg4/cntr_dutyA7_0_I_1/A  brg4/cntr_dutyA7_0_I_1/Y  brg4/cntr_dutyA7_0_I_16/B  brg4/cntr_dutyA7_0_I_16/Y  brg4/cntr_dutyA7_0_I_18/B  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNI16KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNI16KP6/Y  ad1_mod/data_length_RNIVS7IF\[6\]/C  ad1_mod/data_length_RNIVS7IF\[6\]/Y  ad1_mod/data_length_RNIAFITR1\[6\]/B  ad1_mod/data_length_RNIAFITR1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/A  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_22/C  can_control/OPB_DO_1_t_0_24_0_iv_22/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/C  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_7/A  brg3/cntr_dutyA7_0_I_7/Y  brg3/cntr_dutyA7_0_I_15/B  brg3/cntr_dutyA7_0_I_15/Y  brg3/cntr_dutyA7_0_I_18/C  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_42/A  brg4/cntr_dutyA7_0_I_42/Y  brg4/cntr_dutyA7_0_I_45/A  brg4/cntr_dutyA7_0_I_45/Y  brg4/cntr_dutyA7_0_I_64/A  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIOH6IV\[29\]/C  brg4/CycleCount_RNIOH6IV\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/C  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/C  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/clk_divider_RNI6AK7O\[8\]/B  brg2/clk_divider_RNI6AK7O\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/C  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_51/B  brg3/cntr_dutyA7_0_I_51/Y  brg3/cntr_dutyA7_0_I_52/C  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_37/A  brg3/cntr_dutyB6_0_I_37/Y  brg3/cntr_dutyB6_0_I_40/B  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg1/dev_sp2_m\[19\]/B  brg1/dev_sp2_m\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_0/C  can_control/OPB_DO_1_t_0_11_0_iv_0/Y  can_control/OPB_DO_1_t_0_11_0_iv_1/C  can_control/OPB_DO_1_t_0_11_0_iv_1/Y  can_control/OPB_DO_1_t_0_11_0_iv_4/B  can_control/OPB_DO_1_t_0_11_0_iv_4/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/A  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_10/C  can_control/OPB_DO_1_t_0_11_0_iv_10/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/C  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[5\]/CLK  brg5/cntr_dutyA\[5\]/Q  brg5/cntr_dutyA_RNI1QBB1\[5\]/B  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[5\]/CLK  brg3/cntr_dutyA\[5\]/Q  brg3/cntr_dutyA_RNILH2P1\[5\]/B  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIEM6QO\[11\]/C  brg2/sample_time_set_RNIEM6QO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/C  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIMU6QO\[13\]/C  brg2/sample_time_set_RNIMU6QO\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_24/A  brg3/cntr_dutyA7_0_I_24/Y  brg3/cntr_dutyA7_0_I_28/B  brg3/cntr_dutyA7_0_I_28/Y  brg3/cntr_dutyA7_0_I_30/B  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[5\]/CLK  brg4/cntr_dutyA\[5\]/Q  brg4/cntr_dutyA_RNIR57I1\[5\]/B  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[5\]/CLK  brg2/cntr_dutyC\[5\]/Q  brg2/cntr_dutyC_RNIR13D2\[5\]/B  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_69/A  brg5/cntr_dutyA7_0_I_69/Y  brg5/cntr_dutyA7_0_I_75/A  brg5/cntr_dutyA7_0_I_75/Y  brg5/cntr_dutyA7_0_I_78/A  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_69/A  brg2/cntr_dutyA7_0_I_69/Y  brg2/cntr_dutyA7_0_I_75/A  brg2/cntr_dutyA7_0_I_75/Y  brg2/cntr_dutyA7_0_I_78/A  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNI4C9QA\[8\]/B  brk2/over_i_set_RNI4C9QA\[8\]/Y  brk2/CycleCount_RNIFH8A01\[8\]/B  brk2/CycleCount_RNIFH8A01\[8\]/Y  brk2/clk_divider_RNIHN9EB1\[8\]/C  brk2/clk_divider_RNIHN9EB1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[13\]/CLK  brg5/cntr_dutyA\[13\]/Q  brg5/cntr_dutyA7_0_I_72/A  brg5/cntr_dutyA7_0_I_72/Y  brg5/cntr_dutyA7_0_I_76/A  brg5/cntr_dutyA7_0_I_76/Y  brg5/cntr_dutyA7_0_I_78/B  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[13\]/CLK  brg2/cntr_dutyA\[13\]/Q  brg2/cntr_dutyA7_0_I_72/A  brg2/cntr_dutyA7_0_I_72/Y  brg2/cntr_dutyA7_0_I_76/A  brg2/cntr_dutyA7_0_I_76/Y  brg2/cntr_dutyA7_0_I_78/B  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNI09A21\[0\]/B  ad1_mod/state_RNI09A21\[0\]/Y  ad1_mod/status_RNO_2\[1\]/C  ad1_mod/status_RNO_2\[1\]/Y  ad1_mod/status_RNO\[1\]/C  ad1_mod/status_RNO\[1\]/Y  ad1_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_26/A  brg1/cntr_dutyA7_0_I_26/Y  brg1/cntr_dutyA7_0_I_28/C  brg1/cntr_dutyA7_0_I_28/Y  brg1/cntr_dutyA7_0_I_30/B  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIISS7O\[13\]/C  brg1/CycleCount_RNIISS7O\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/A  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIAKS7O\[11\]/C  brg1/CycleCount_RNIAKS7O\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/A  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIIQ6QO\[12\]/B  brg2/sample_time_set_RNIIQ6QO\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/C  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_50/B  brg5/cntr_dutyC6_0_I_50/Y  brg5/cntr_dutyC6_0_I_52/B  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_50/B  brg5/cntr_dutyB6_0_I_50/Y  brg5/cntr_dutyB6_0_I_52/B  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_50/B  brg4/cntr_dutyC6_0_I_50/Y  brg4/cntr_dutyC6_0_I_52/B  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_50/B  brg4/cntr_dutyB6_0_I_50/Y  brg4/cntr_dutyB6_0_I_52/B  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_50/B  brg3/cntr_dutyC6_0_I_50/Y  brg3/cntr_dutyC6_0_I_52/B  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_50/B  brg2/cntr_dutyB6_0_I_50/Y  brg2/cntr_dutyB6_0_I_52/B  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_17_0_iv_1/B  can_control/OPB_DO_1_t_0_17_0_iv_1/Y  can_control/OPB_DO_1_t_0_17_0_iv_3/C  can_control/OPB_DO_1_t_0_17_0_iv_3/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/C  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/B  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[31\]/CLK  brg5/cntr_dutyA\[31\]/Q  brg5/cntr_dutyA7_0_I_27/A  brg5/cntr_dutyA7_0_I_27/Y  brg5/cntr_dutyA7_0_I_29/A  brg5/cntr_dutyA7_0_I_29/Y  brg5/cntr_dutyA7_0_I_30/A  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[31\]/CLK  brg2/cntr_dutyA\[31\]/Q  brg2/cntr_dutyA7_0_I_27/A  brg2/cntr_dutyA7_0_I_27/Y  brg2/cntr_dutyA7_0_I_29/A  brg2/cntr_dutyA7_0_I_29/Y  brg2/cntr_dutyA7_0_I_30/A  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un18_OPB_DO_0_a3/A  ad2_mod/un18_OPB_DO_0_a3/Y  ad2_mod/state_RNI8N4PE\[23\]/C  ad2_mod/state_RNI8N4PE\[23\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI53PSL/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI53PSL/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/Y  can_control/control_RNIK422N7\[1\]/C  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_68/A  brg4/cntr_dutyA7_0_I_68/Y  brg4/cntr_dutyA7_0_I_75/B  brg4/cntr_dutyA7_0_I_75/Y  brg4/cntr_dutyA7_0_I_78/A  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_2_data_RNI7QDDA\[21\]/C  rs485_mod/sp485_2_data_RNI7QDDA\[21\]/Y  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/B  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/B  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/imtx_in_d_RNIKD4HA\[21\]/C  rs485_mod/imtx_in_d_RNIKD4HA\[21\]/Y  rs485_mod/bmpls_d_RNINAS9L\[21\]/B  rs485_mod/bmpls_d_RNINAS9L\[21\]/Y  rs485_mod/tctx_in_d_RNILLJ001\[21\]/A  rs485_mod/tctx_in_d_RNILLJ001\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/B  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_freq\[3\]/CLK  brg2/cntr_freq\[3\]/Q  brg2/cntr_freq_RNIMDG5\[0\]/B  brg2/cntr_freq_RNIMDG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[14\]/CLK  brg4/cntr_dutyA\[14\]/Q  brg4/cntr_dutyA7_0_I_67/A  brg4/cntr_dutyA7_0_I_67/Y  brg4/cntr_dutyA7_0_I_76/B  brg4/cntr_dutyA7_0_I_76/Y  brg4/cntr_dutyA7_0_I_78/B  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_81/A  brg1/cntr_dutyC6_0_I_81/Y  brg1/cntr_dutyC6_0_I_83/B  brg1/cntr_dutyC6_0_I_83/Y  brg1/cntr_dutyC6_0_I_84/B  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[15\]/CLK  brg5/cntr_dutyC\[15\]/Q  brg5/cntr_dutyC6_0_I_82/A  brg5/cntr_dutyC6_0_I_82/Y  brg5/cntr_dutyC6_0_I_83/A  brg5/cntr_dutyC6_0_I_83/Y  brg5/cntr_dutyC6_0_I_84/B  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[15\]/CLK  brg5/cntr_dutyB\[15\]/Q  brg5/cntr_dutyB6_0_I_82/A  brg5/cntr_dutyB6_0_I_82/Y  brg5/cntr_dutyB6_0_I_83/A  brg5/cntr_dutyB6_0_I_83/Y  brg5/cntr_dutyB6_0_I_84/B  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[15\]/CLK  brg4/cntr_dutyC\[15\]/Q  brg4/cntr_dutyC6_0_I_82/A  brg4/cntr_dutyC6_0_I_82/Y  brg4/cntr_dutyC6_0_I_83/A  brg4/cntr_dutyC6_0_I_83/Y  brg4/cntr_dutyC6_0_I_84/B  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[15\]/CLK  brg4/cntr_dutyB\[15\]/Q  brg4/cntr_dutyB6_0_I_82/A  brg4/cntr_dutyB6_0_I_82/Y  brg4/cntr_dutyB6_0_I_83/A  brg4/cntr_dutyB6_0_I_83/Y  brg4/cntr_dutyB6_0_I_84/B  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[15\]/CLK  brg3/cntr_dutyC\[15\]/Q  brg3/cntr_dutyC6_0_I_82/A  brg3/cntr_dutyC6_0_I_82/Y  brg3/cntr_dutyC6_0_I_83/A  brg3/cntr_dutyC6_0_I_83/Y  brg3/cntr_dutyC6_0_I_84/B  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[15\]/CLK  brg2/cntr_dutyB\[15\]/Q  brg2/cntr_dutyB6_0_I_82/A  brg2/cntr_dutyB6_0_I_82/Y  brg2/cntr_dutyB6_0_I_83/A  brg2/cntr_dutyB6_0_I_83/Y  brg2/cntr_dutyB6_0_I_84/B  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg4/dev_sp2_m\[13\]/B  brg4/dev_sp2_m\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_0/C  can_control/OPB_DO_1_t_0_17_0_iv_0/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/B  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/B  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[18\]/CLK  brg3/cntr_dutyB\[18\]/Q  brg3/cntr_dutyB6_0_I_90/B  brg3/cntr_dutyB6_0_I_90/Y  brg3/cntr_dutyB6_0_I_94/C  brg3/cntr_dutyB6_0_I_94/Y  brg3/cntr_dutyB6_0_I_95/C  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_90/B  brg1/cntr_dutyB6_0_I_90/Y  brg1/cntr_dutyB6_0_I_94/C  brg1/cntr_dutyB6_0_I_94/Y  brg1/cntr_dutyB6_0_I_95/C  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIEOS7O\[12\]/B  brg1/CycleCount_RNIEOS7O\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/A  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNII95I\[0\]/B  ad2_mod/state_RNII95I\[0\]/Y  ad2_mod/status_RNO_0\[0\]/C  ad2_mod/status_RNO_0\[0\]/Y  ad2_mod/status_RNO\[0\]/C  ad2_mod/status_RNO\[0\]/Y  ad2_mod/status\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[4\]/CLK  brg1/cntr_dutyA\[4\]/Q  brg1/cntr_dutyA7_0_I_134/A  brg1/cntr_dutyA7_0_I_134/Y  brg1/cntr_dutyA7_0_I_137/C  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[11\]/CLK  brg4/cntr_freq\[11\]/Q  brg4/cntr_freq_RNIHQQ66\[11\]/B  brg4/cntr_freq_RNIHQQ66\[11\]/Y  brg4/cntr_freq_RNIIOMQC\[12\]/C  brg4/cntr_freq_RNIIOMQC\[12\]/Y  brg4/cntr_freq_RNISSE2Q\[10\]/C  brg4/cntr_freq_RNISSE2Q\[10\]/Y  brg4/cntr_freq_RNISED7G1\[7\]/C  brg4/cntr_freq_RNISED7G1\[7\]/Y  brg4/cntr_freq_RNIDNEN22\[1\]/C  brg4/cntr_freq_RNIDNEN22\[1\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB6_0_I_111/A  brg3/cntr_dutyB6_0_I_111/Y  brg3/cntr_dutyB6_0_I_113/C  brg3/cntr_dutyB6_0_I_113/Y  brg3/cntr_dutyB6_0_I_115/B  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB6_0_I_111/A  brg1/cntr_dutyB6_0_I_111/Y  brg1/cntr_dutyB6_0_I_113/C  brg1/cntr_dutyB6_0_I_113/Y  brg1/cntr_dutyB6_0_I_115/B  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_37/A  brg1/cntr_dutyC6_0_I_37/Y  brg1/cntr_dutyC6_0_I_40/B  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/CycleCount_RNI7KD3A\[25\]/B  brk1/CycleCount_RNI7KD3A\[25\]/Y  brk1/CycleCount_RNIINAHL\[25\]/A  brk1/CycleCount_RNIINAHL\[25\]/Y  brk1/CycleCount_RNI15U7A1\[25\]/A  brk1/CycleCount_RNI15U7A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/B  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/B  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_43/A  brg3/cntr_dutyA7_0_I_43/Y  brg3/cntr_dutyA7_0_I_45/B  brg3/cntr_dutyA7_0_I_45/Y  brg3/cntr_dutyA7_0_I_64/A  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  brg2/digital_in_m\[6\]/B  brg2/digital_in_m\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_5/C  can_control/OPB_DO_1_t_0_24_0_iv_5/Y  can_control/OPB_DO_1_t_0_24_0_iv_7/C  can_control/OPB_DO_1_t_0_24_0_iv_7/Y  can_control/state1_RNI14LCC3/C  can_control/state1_RNI14LCC3/Y  can_control/state1_RNIUE8LI3/C  can_control/state1_RNIUE8LI3/Y  can_control/state1_RNIIROTT3/A  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_7/A  brg1/cntr_dutyA7_0_I_7/Y  brg1/cntr_dutyA7_0_I_15/B  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIP55DA\[0\]/B  rs485_mod/amtx_in_d_RNIP55DA\[0\]/Y  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/B  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/B  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA7_0_I_120/B  brk2/cntr_dutyA7_0_I_120/Y  brk2/cntr_dutyA7_0_I_125/A  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[11\]/CLK  brk2/cntr_dutyA\[11\]/Q  brk2/cntr_dutyA7_0_I_100/B  brk2/cntr_dutyA7_0_I_100/Y  brk2/cntr_dutyA7_0_I_105/A  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[20\]/CLK  brk2/cntr_dutyA\[20\]/Q  brk2/cntr_dutyA7_0_I_57/B  brk2/cntr_dutyA7_0_I_57/Y  brk2/cntr_dutyA7_0_I_62/A  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA7_0_I_120/B  brk1/cntr_dutyA7_0_I_120/Y  brk1/cntr_dutyA7_0_I_125/A  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[11\]/CLK  brk1/cntr_dutyA\[11\]/Q  brk1/cntr_dutyA7_0_I_100/B  brk1/cntr_dutyA7_0_I_100/Y  brk1/cntr_dutyA7_0_I_105/A  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[20\]/CLK  brk1/cntr_dutyA\[20\]/Q  brk1/cntr_dutyA7_0_I_57/B  brk1/cntr_dutyA7_0_I_57/Y  brk1/cntr_dutyA7_0_I_62/A  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_51/B  brg1/cntr_dutyA7_0_I_51/Y  brg1/cntr_dutyA7_0_I_52/C  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[1\]/C  ad1_mod/ram_wr_pt_RNO\[1\]/Y  ad1_mod/ram_wr_pt\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[3\]/C  ad1_mod/ram_wr_pt_RNO\[3\]/Y  ad1_mod/ram_wr_pt\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[4\]/C  ad1_mod/ram_wr_pt_RNO\[4\]/Y  ad1_mod/ram_wr_pt\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[5\]/C  ad1_mod/ram_wr_pt_RNO\[5\]/Y  ad1_mod/ram_wr_pt\[5\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[6\]/C  ad1_mod/ram_wr_pt_RNO\[6\]/Y  ad1_mod/ram_wr_pt\[6\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[7\]/C  ad1_mod/ram_wr_pt_RNO\[7\]/Y  ad1_mod/ram_wr_pt\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[8\]/C  ad1_mod/ram_wr_pt_RNO\[8\]/Y  ad1_mod/ram_wr_pt\[8\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[9\]/C  ad1_mod/ram_wr_pt_RNO\[9\]/Y  ad1_mod/ram_wr_pt\[9\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[10\]/C  ad1_mod/ram_wr_pt_RNO\[10\]/Y  ad1_mod/ram_wr_pt\[10\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[11\]/C  ad1_mod/ram_wr_pt_RNO\[11\]/Y  ad1_mod/ram_wr_pt\[11\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[30\]/CLK  brg2/cntr_dutyC\[30\]/Q  brg2/cntr_dutyC6_0_I_36/A  brg2/cntr_dutyC6_0_I_36/Y  brg2/cntr_dutyC6_0_I_40/C  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNI2JREA\[0\]/B  rs485_mod/tctx_in_d_RNI2JREA\[0\]/Y  rs485_mod/tctx_in_d_RNISIIQV\[0\]/B  rs485_mod/tctx_in_d_RNISIIQV\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/B  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_24/A  brg1/cntr_dutyA7_0_I_24/Y  brg1/cntr_dutyA7_0_I_28/B  brg1/cntr_dutyA7_0_I_28/Y  brg1/cntr_dutyA7_0_I_30/B  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[8\]/CLK  brg5/cntr_dutyC\[8\]/Q  brg5/cntr_dutyC6_0_I_110/A  brg5/cntr_dutyC6_0_I_110/Y  brg5/cntr_dutyC6_0_I_114/B  brg5/cntr_dutyC6_0_I_114/Y  brg5/cntr_dutyC6_0_I_115/A  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[8\]/CLK  brg5/cntr_dutyB\[8\]/Q  brg5/cntr_dutyB6_0_I_110/A  brg5/cntr_dutyB6_0_I_110/Y  brg5/cntr_dutyB6_0_I_114/B  brg5/cntr_dutyB6_0_I_114/Y  brg5/cntr_dutyB6_0_I_115/A  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[8\]/CLK  brg4/cntr_dutyC\[8\]/Q  brg4/cntr_dutyC6_0_I_110/A  brg4/cntr_dutyC6_0_I_110/Y  brg4/cntr_dutyC6_0_I_114/B  brg4/cntr_dutyC6_0_I_114/Y  brg4/cntr_dutyC6_0_I_115/A  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[8\]/CLK  brg4/cntr_dutyB\[8\]/Q  brg4/cntr_dutyB6_0_I_110/A  brg4/cntr_dutyB6_0_I_110/Y  brg4/cntr_dutyB6_0_I_114/B  brg4/cntr_dutyB6_0_I_114/Y  brg4/cntr_dutyB6_0_I_115/A  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[8\]/CLK  brg3/cntr_dutyC\[8\]/Q  brg3/cntr_dutyC6_0_I_110/A  brg3/cntr_dutyC6_0_I_110/Y  brg3/cntr_dutyC6_0_I_114/B  brg3/cntr_dutyC6_0_I_114/Y  brg3/cntr_dutyC6_0_I_115/A  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[8\]/CLK  brg2/cntr_dutyB\[8\]/Q  brg2/cntr_dutyB6_0_I_110/A  brg2/cntr_dutyB6_0_I_110/Y  brg2/cntr_dutyB6_0_I_114/B  brg2/cntr_dutyB6_0_I_114/Y  brg2/cntr_dutyB6_0_I_115/A  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_14/C  can_control/OPB_DO_1_t_0_9_0_iv_14/Y  PCI_AD_pad_RNO_0\[21\]/C  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[27\]/CLK  brk2/cntr_dutyA\[27\]/Q  brk2/cntr_dutyA7_0_I_33/B  brk2/cntr_dutyA7_0_I_33/Y  brk2/cntr_dutyA7_0_I_35/C  brk2/cntr_dutyA7_0_I_35/Y  brk2/cntr_dutyA7_0_I_40/A  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[27\]/CLK  brk1/cntr_dutyA\[27\]/Q  brk1/cntr_dutyA7_0_I_33/B  brk1/cntr_dutyA7_0_I_33/Y  brk1/cntr_dutyA7_0_I_35/C  brk1/cntr_dutyA7_0_I_35/Y  brk1/cntr_dutyA7_0_I_40/A  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIN3KMA\[21\]/B  brg4/sample_time_set_RNIN3KMA\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_6/A  can_control/OPB_DO_1_t_0_9_0_iv_6/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/C  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  PCI_AD_pad_RNO_2\[21\]/C  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNO\[26\]/B  brk2/cntr_dutyA_RNO\[26\]/Y  brk2/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNO\[26\]/B  brk1/cntr_dutyA_RNO\[26\]/Y  brk1/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_0/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB6_0_I_109/A  brg3/cntr_dutyB6_0_I_109/Y  brg3/cntr_dutyB6_0_I_113/B  brg3/cntr_dutyB6_0_I_113/Y  brg3/cntr_dutyB6_0_I_115/B  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB6_0_I_109/A  brg1/cntr_dutyB6_0_I_109/Y  brg1/cntr_dutyB6_0_I_113/B  brg1/cntr_dutyB6_0_I_113/Y  brg1/cntr_dutyB6_0_I_115/B  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[10\]/CLK  brg5/cntr_dutyA\[10\]/Q  brg5/cntr_dutyA7_0_I_71/A  brg5/cntr_dutyA7_0_I_71/Y  brg5/cntr_dutyA7_0_I_77/A  brg5/cntr_dutyA7_0_I_77/Y  brg5/cntr_dutyA7_0_I_78/C  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[10\]/CLK  brg2/cntr_dutyA\[10\]/Q  brg2/cntr_dutyA7_0_I_71/A  brg2/cntr_dutyA7_0_I_71/Y  brg2/cntr_dutyA7_0_I_77/A  brg2/cntr_dutyA7_0_I_77/Y  brg2/cntr_dutyA7_0_I_78/C  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_79/A  brg4/cntr_dutyA7_0_I_79/Y  brg4/cntr_dutyA7_0_I_84/A  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_1_data_RNI6H98A\[21\]/C  rs485_mod/sp485_1_data_RNI6H98A\[21\]/Y  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/B  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/A  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/A  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/A  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[21\]/CLK  brg5/cntr_dutyA\[21\]/Q  brg5/cntr_dutyA7_0_I_12/A  brg5/cntr_dutyA7_0_I_12/Y  brg5/cntr_dutyA7_0_I_17/C  brg5/cntr_dutyA7_0_I_17/Y  brg5/cntr_dutyA7_0_I_18/A  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[21\]/CLK  brg2/cntr_dutyA\[21\]/Q  brg2/cntr_dutyA7_0_I_12/A  brg2/cntr_dutyA7_0_I_12/Y  brg2/cntr_dutyA7_0_I_17/C  brg2/cntr_dutyA7_0_I_17/Y  brg2/cntr_dutyA7_0_I_18/A  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNINCN3B\[26\]/B  brk1/sample_time_set_RNINCN3B\[26\]/Y  brk1/CycleCount_RNIKPAHL\[26\]/B  brk1/CycleCount_RNIKPAHL\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/A  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/CycleCount_RNIGNI4A\[0\]/B  brk1/CycleCount_RNIGNI4A\[0\]/Y  brk1/CycleCount_RNIDKURK\[0\]/A  brk1/CycleCount_RNIDKURK\[0\]/Y  brk1/CycleCount_RNIRGB9A1\[0\]/A  brk1/CycleCount_RNIRGB9A1\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/A  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_43/A  brg1/cntr_dutyA7_0_I_43/Y  brg1/cntr_dutyA7_0_I_45/B  brg1/cntr_dutyA7_0_I_45/Y  brg1/cntr_dutyA7_0_I_64/A  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[12\]/CLK  brg4/cntr_dutyA\[12\]/Q  brg4/cntr_dutyA7_0_I_73/A  brg4/cntr_dutyA7_0_I_73/Y  brg4/cntr_dutyA7_0_I_77/C  brg4/cntr_dutyA7_0_I_77/Y  brg4/cntr_dutyA7_0_I_78/C  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un27_OPB_DO/C  ad2_mod/un27_OPB_DO/Y  ad2_mod/status_RNI3J4UA\[3\]/B  ad2_mod/status_RNI3J4UA\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_5/C  can_control/OPB_DO_1_t_0_27_iv_5/Y  can_control/OPB_DO_1_t_0_27_iv_13/A  can_control/OPB_DO_1_t_0_27_iv_13/Y  can_control/OPB_DO_1_t_0_27_iv_17/C  can_control/OPB_DO_1_t_0_27_iv_17/Y  can_control/OPB_DO_1_t_0_27_iv_22/B  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/over_i_set_RNI6U71A\[0\]/B  brk1/over_i_set_RNI6U71A\[0\]/Y  brk1/over_i_set_RNI6ESIK\[0\]/A  brk1/over_i_set_RNI6ESIK\[0\]/Y  brk1/over_i_set_RNI8SBG91\[0\]/A  brk1/over_i_set_RNI8SBG91\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/B  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_13/A  brg4/cntr_dutyA7_0_I_13/Y  brg4/cntr_dutyA7_0_I_14/A  brg4/cntr_dutyA7_0_I_14/Y  brg4/cntr_dutyA7_0_I_19/B  brg4/cntr_dutyA7_0_I_19/Y  brg4/cntr_dutyA7_0_I_20/A  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[21\]/CLK  brg4/cntr_dutyA\[21\]/Q  brg4/cntr_dutyA7_0_I_12/A  brg4/cntr_dutyA7_0_I_12/Y  brg4/cntr_dutyA7_0_I_17/C  brg4/cntr_dutyA7_0_I_17/Y  brg4/cntr_dutyA7_0_I_18/A  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNI9IKSA\[17\]/B  brg1/sample_time_set_RNI9IKSA\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/B  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[3\]/C  ad2_mod/ram_wr_pt_RNO\[3\]/Y  ad2_mod/ram_wr_pt\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[4\]/C  ad2_mod/ram_wr_pt_RNO\[4\]/Y  ad2_mod/ram_wr_pt\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[5\]/C  ad2_mod/ram_wr_pt_RNO\[5\]/Y  ad2_mod/ram_wr_pt\[5\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[6\]/C  ad2_mod/ram_wr_pt_RNO\[6\]/Y  ad2_mod/ram_wr_pt\[6\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[7\]/C  ad2_mod/ram_wr_pt_RNO\[7\]/Y  ad2_mod/ram_wr_pt\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[8\]/C  ad2_mod/ram_wr_pt_RNO\[8\]/Y  ad2_mod/ram_wr_pt\[8\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[9\]/C  ad2_mod/ram_wr_pt_RNO\[9\]/Y  ad2_mod/ram_wr_pt\[9\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[10\]/C  ad2_mod/ram_wr_pt_RNO\[10\]/Y  ad2_mod/ram_wr_pt\[10\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[11\]/C  ad2_mod/ram_wr_pt_RNO\[11\]/Y  ad2_mod/ram_wr_pt\[11\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_3/A  brg3/cntr_dutyA7_0_I_3/Y  brg3/cntr_dutyA7_0_I_14/C  brg3/cntr_dutyA7_0_I_14/Y  brg3/cntr_dutyA7_0_I_19/B  brg3/cntr_dutyA7_0_I_19/Y  brg3/cntr_dutyA7_0_I_20/A  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/data_length_RNIRJJO8\[3\]/B  ad1_mod/data_length_RNIRJJO8\[3\]/Y  can_control/state1_RNIEKN0B3/A  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[30\]/CLK  brg1/cntr_dutyC\[30\]/Q  brg1/cntr_dutyC6_0_I_36/A  brg1/cntr_dutyC6_0_I_36/Y  brg1/cntr_dutyC6_0_I_40/C  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIKSLTA\[22\]/B  brk2/sample_time_set_RNIKSLTA\[22\]/Y  brk2/sample_time_set_RNIEKILL\[22\]/B  brk2/sample_time_set_RNIEKILL\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/A  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m9/A  brk2/m9/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIIQLTA\[20\]/B  brk2/sample_time_set_RNIIQLTA\[20\]/Y  brk2/sample_time_set_RNIAGILL\[20\]/B  brk2/sample_time_set_RNIAGILL\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/A  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[5\]/B  brg1/digital_in_m\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_8/A  can_control/OPB_DO_1_t_0_25_0_iv_8/Y  can_control/OPB_DO_1_t_0_25_0_iv_10/C  can_control/OPB_DO_1_t_0_25_0_iv_10/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/sample_time_set_RNIM4L0E\[13\]/B  brg5/sample_time_set_RNIM4L0E\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/B  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[8\]/CLK  brg3/cntr_dutyA\[8\]/Q  brg3/cntr_dutyA7_0_I_124/A  brg3/cntr_dutyA7_0_I_124/Y  brg3/cntr_dutyA7_0_I_126/B  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[13\]/CLK  brg3/cntr_dutyA\[13\]/Q  brg3/cntr_dutyA7_0_I_104/A  brg3/cntr_dutyA7_0_I_104/Y  brg3/cntr_dutyA7_0_I_106/B  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[22\]/CLK  brg3/cntr_dutyA\[22\]/Q  brg3/cntr_dutyA7_0_I_61/A  brg3/cntr_dutyA7_0_I_61/Y  brg3/cntr_dutyA7_0_I_63/B  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_25/A  brg3/cntr_dutyA7_0_I_25/Y  brg3/cntr_dutyA7_0_I_29/B  brg3/cntr_dutyA7_0_I_29/Y  brg3/cntr_dutyA7_0_I_30/A  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[3\]/CLK  brg4/cntr_dutyA\[3\]/Q  brg4/cntr_dutyA7_0_I_135/A  brg4/cntr_dutyA7_0_I_135/Y  brg4/cntr_dutyA7_0_I_137/B  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[27\]/CLK  brg3/cntr_dutyA\[27\]/Q  brg3/cntr_dutyA7_0_I_5/A  brg3/cntr_dutyA7_0_I_5/Y  brg3/cntr_dutyA7_0_I_15/C  brg3/cntr_dutyA7_0_I_15/Y  brg3/cntr_dutyA7_0_I_18/C  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNI2C8HO\[8\]/B  brg1/CycleCount_RNI2C8HO\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/A  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNIQO4CJ1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNIQO4CJ1/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/C  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[27\]/CLK  brg4/cntr_dutyA\[27\]/Q  brg4/cntr_dutyA7_0_I_23/A  brg4/cntr_dutyA7_0_I_23/Y  brg4/cntr_dutyA7_0_I_28/A  brg4/cntr_dutyA7_0_I_28/Y  brg4/cntr_dutyA7_0_I_30/B  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_66/A  brg4/cntr_dutyA7_0_I_66/Y  brg4/cntr_dutyA7_0_I_75/C  brg4/cntr_dutyA7_0_I_75/Y  brg4/cntr_dutyA7_0_I_78/A  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_89/B  brk2/cntr_dutyA7_0_I_89/Y  brk2/cntr_dutyA7_0_I_91/A  brk2/cntr_dutyA7_0_I_91/Y  brk2/cntr_dutyA7_0_I_95/B  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_89/B  brk1/cntr_dutyA7_0_I_89/Y  brk1/cntr_dutyA7_0_I_91/A  brk1/cntr_dutyA7_0_I_91/Y  brk1/cntr_dutyA7_0_I_95/B  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[18\]/CLK  brg2/cntr_dutyC\[18\]/Q  brg2/cntr_dutyC6_0_I_90/B  brg2/cntr_dutyC6_0_I_90/Y  brg2/cntr_dutyC6_0_I_94/C  brg2/cntr_dutyC6_0_I_94/Y  brg2/cntr_dutyC6_0_I_95/C  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/OPB_DO_1/B  ad2_mod/OPB_DO_1/Y  ad2_mod/control_RNIH1KM8\[1\]/A  ad2_mod/control_RNIH1KM8\[1\]/Y  ad2_mod/control_RNICNNBS\[1\]/B  ad2_mod/control_RNICNNBS\[1\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNI3FM3V2/Y  can_control/control_RNIK422N7\[1\]/C  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/sample_time_set_RNIESK0E\[11\]/C  brg5/sample_time_set_RNIESK0E\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/B  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/A  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_4/A  brg3/cntr_dutyA7_0_I_4/Y  brg3/cntr_dutyA7_0_I_14/B  brg3/cntr_dutyA7_0_I_14/Y  brg3/cntr_dutyA7_0_I_19/B  brg3/cntr_dutyA7_0_I_19/Y  brg3/cntr_dutyA7_0_I_20/A  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC6_0_I_111/A  brg2/cntr_dutyC6_0_I_111/Y  brg2/cntr_dutyC6_0_I_113/C  brg2/cntr_dutyC6_0_I_113/Y  brg2/cntr_dutyC6_0_I_115/B  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIE5KDA\[8\]/B  brk2/CycleCount_RNIE5KDA\[8\]/Y  brk2/CycleCount_RNIFH8A01\[8\]/A  brk2/CycleCount_RNIFH8A01\[8\]/Y  brk2/clk_divider_RNIHN9EB1\[8\]/C  brk2/clk_divider_RNIHN9EB1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIF4LAE\[3\]/C  brg1/CycleCount_RNIF4LAE\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_18/A  can_control/OPB_DO_1_t_0_27_iv_18/Y  can_control/state1_RNI4VDMR4/C  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  can_control/OPB_DO_1_t_0_16_0_iv_3/B  can_control/OPB_DO_1_t_0_16_0_iv_3/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/C  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/B  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[31\]/CLK  brg5/cntr_dutyC\[31\]/Q  brg5/cntr_dutyC6_0_I_34/B  brg5/cntr_dutyC6_0_I_34/Y  brg5/cntr_dutyC6_0_I_39/C  brg5/cntr_dutyC6_0_I_39/Y  brg5/cntr_dutyC6_0_I_41/B  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[31\]/CLK  brg5/cntr_dutyB\[31\]/Q  brg5/cntr_dutyB6_0_I_34/B  brg5/cntr_dutyB6_0_I_34/Y  brg5/cntr_dutyB6_0_I_39/C  brg5/cntr_dutyB6_0_I_39/Y  brg5/cntr_dutyB6_0_I_41/B  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[31\]/CLK  brg4/cntr_dutyC\[31\]/Q  brg4/cntr_dutyC6_0_I_34/B  brg4/cntr_dutyC6_0_I_34/Y  brg4/cntr_dutyC6_0_I_39/C  brg4/cntr_dutyC6_0_I_39/Y  brg4/cntr_dutyC6_0_I_41/B  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[31\]/CLK  brg4/cntr_dutyB\[31\]/Q  brg4/cntr_dutyB6_0_I_34/B  brg4/cntr_dutyB6_0_I_34/Y  brg4/cntr_dutyB6_0_I_39/C  brg4/cntr_dutyB6_0_I_39/Y  brg4/cntr_dutyB6_0_I_41/B  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[31\]/CLK  brg3/cntr_dutyC\[31\]/Q  brg3/cntr_dutyC6_0_I_34/B  brg3/cntr_dutyC6_0_I_34/Y  brg3/cntr_dutyC6_0_I_39/C  brg3/cntr_dutyC6_0_I_39/Y  brg3/cntr_dutyC6_0_I_41/B  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[31\]/CLK  brg2/cntr_dutyB\[31\]/Q  brg2/cntr_dutyB6_0_I_34/B  brg2/cntr_dutyB6_0_I_34/Y  brg2/cntr_dutyB6_0_I_39/C  brg2/cntr_dutyB6_0_I_39/Y  brg2/cntr_dutyB6_0_I_41/B  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_50/B  brg3/cntr_dutyB6_0_I_50/Y  brg3/cntr_dutyB6_0_I_52/B  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_50/B  brg1/cntr_dutyB6_0_I_50/Y  brg1/cntr_dutyB6_0_I_52/B  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/C  rs485_mod/eatx_in_d_RNILCAHS4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI4IJT9\[12\]/B  Clocks/Clk10HzDiv_RNI4IJT9\[12\]/Y  Clocks/Clk10HzDiv_RNIAB3ET\[12\]/A  Clocks/Clk10HzDiv_RNIAB3ET\[12\]/Y  Clocks/Clk10HzDiv_RNIOFRC42\[12\]/A  Clocks/Clk10HzDiv_RNIOFRC42\[12\]/Y  Clocks/Clk10HzDiv_RNI18TIE2\[12\]/A  Clocks/Clk10HzDiv_RNI18TIE2\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/A  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_3/A  brg1/cntr_dutyA7_0_I_3/Y  brg1/cntr_dutyA7_0_I_14/C  brg1/cntr_dutyA7_0_I_14/Y  brg1/cntr_dutyA7_0_I_19/B  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[15\]/CLK  brg3/cntr_dutyB\[15\]/Q  brg3/cntr_dutyB6_0_I_82/A  brg3/cntr_dutyB6_0_I_82/Y  brg3/cntr_dutyB6_0_I_83/A  brg3/cntr_dutyB6_0_I_83/Y  brg3/cntr_dutyB6_0_I_84/B  brg3/cntr_dutyB6_0_I_84/Y  brg3/cntr_dutyB6_0_I_107/A  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[15\]/CLK  brg1/cntr_dutyB\[15\]/Q  brg1/cntr_dutyB6_0_I_82/A  brg1/cntr_dutyB6_0_I_82/Y  brg1/cntr_dutyB6_0_I_83/A  brg1/cntr_dutyB6_0_I_83/Y  brg1/cntr_dutyB6_0_I_84/B  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[20\]/CLK  brg4/cntr_dutyA\[20\]/Q  brg4/cntr_dutyA7_0_I_6/A  brg4/cntr_dutyA7_0_I_6/Y  brg4/cntr_dutyA7_0_I_17/B  brg4/cntr_dutyA7_0_I_17/Y  brg4/cntr_dutyA7_0_I_18/A  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[22\]/CLK  brg4/cntr_dutyA\[22\]/Q  brg4/cntr_dutyA7_0_I_11/A  brg4/cntr_dutyA7_0_I_11/Y  brg4/cntr_dutyA7_0_I_16/A  brg4/cntr_dutyA7_0_I_16/Y  brg4/cntr_dutyA7_0_I_18/B  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_8/A  brg3/cntr_dutyA7_0_I_8/Y  brg3/cntr_dutyA7_0_I_15/A  brg3/cntr_dutyA7_0_I_15/Y  brg3/cntr_dutyA7_0_I_18/C  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/control_RNIVPPBA/A  rs485_mod/control_RNIVPPBA/Y  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/A  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/A  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNIIKDVKJ1\[0\]/A  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[24\]/CLK  brg3/cntr_dutyA\[24\]/Q  brg3/cntr_dutyA7_0_I_10/A  brg3/cntr_dutyA7_0_I_10/Y  brg3/cntr_dutyA7_0_I_16/C  brg3/cntr_dutyA7_0_I_16/Y  brg3/cntr_dutyA7_0_I_18/B  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[8\]/CLK  brg1/cntr_dutyA\[8\]/Q  brg1/cntr_dutyA7_0_I_124/A  brg1/cntr_dutyA7_0_I_124/Y  brg1/cntr_dutyA7_0_I_126/B  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[13\]/CLK  brg1/cntr_dutyA\[13\]/Q  brg1/cntr_dutyA7_0_I_104/A  brg1/cntr_dutyA7_0_I_104/Y  brg1/cntr_dutyA7_0_I_106/B  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[22\]/CLK  brg1/cntr_dutyA\[22\]/Q  brg1/cntr_dutyA7_0_I_61/A  brg1/cntr_dutyA7_0_I_61/Y  brg1/cntr_dutyA7_0_I_63/B  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_25/A  brg1/cntr_dutyA7_0_I_25/Y  brg1/cntr_dutyA7_0_I_29/B  brg1/cntr_dutyA7_0_I_29/Y  brg1/cntr_dutyA7_0_I_30/A  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[24\]/CLK  brg3/cntr_dutyA\[24\]/Q  brg3/cntr_dutyA7_0_I_44/A  brg3/cntr_dutyA7_0_I_44/Y  brg3/cntr_dutyA7_0_I_45/C  brg3/cntr_dutyA7_0_I_45/Y  brg3/cntr_dutyA7_0_I_64/A  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNIPABF1\[2\]/B  brg3/cntr_freq_RNIPABF1\[2\]/Y  brg3/cntr_freq_RNI06TT3\[3\]/C  brg3/cntr_freq_RNI06TT3\[3\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/C  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[2\]/CLK  brg1/cntr_freq\[2\]/Q  brg1/cntr_freq_RNIHMLG1\[2\]/B  brg1/cntr_freq_RNIHMLG1\[2\]/Y  brg1/cntr_freq_RNIC1CN3\[3\]/C  brg1/cntr_freq_RNIC1CN3\[3\]/Y  brg1/cntr_freq_RNI8SQ6A\[3\]/C  brg1/cntr_freq_RNI8SQ6A\[3\]/Y  brg1/cntr_freq_RNI8BR6O\[1\]/C  brg1/cntr_freq_RNI8BR6O\[1\]/Y  brg1/cntr_freq_RNINRHNJ2\[10\]/C  brg1/cntr_freq_RNINRHNJ2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/over_i_set_RNI7UHMA\[1\]/C  brg2/over_i_set_RNI7UHMA\[1\]/Y  brg2/over_i_set_RNIE3HKB1\[1\]/A  brg2/over_i_set_RNIE3HKB1\[1\]/Y  brg2/CycleCount_RNIUD0L02\[1\]/B  brg2/CycleCount_RNIUD0L02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/C  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[27\]/CLK  brg1/cntr_dutyA\[27\]/Q  brg1/cntr_dutyA7_0_I_5/A  brg1/cntr_dutyA7_0_I_5/Y  brg1/cntr_dutyA7_0_I_15/C  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_0_a2_7\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg3/polarity_RNICC6UA/C  brg3/polarity_RNICC6UA/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_0/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/over_curr_buf_RNI2U43A/B  brk1/over_curr_buf_RNI2U43A/Y  brk1/over_i_set_RNI0NIEK\[1\]/B  brk1/over_i_set_RNI0NIEK\[1\]/Y  brk1/sample_time_set_RNI05C8V\[1\]/A  brk1/sample_time_set_RNI05C8V\[1\]/Y  brk1/CycleCount_RNIBDMMK1\[1\]/B  brk1/CycleCount_RNIBDMMK1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/B  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[3\]/CLK  brg2/cntr_freq\[3\]/Q  brg2/cntr_freq_RNIMDG5\[0\]/B  brg2/cntr_freq_RNIMDG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeB_RNO_0/B  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[26\]/B  brg1/dev_sp1_m\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_0/B  can_control/OPB_DO_1_t_0_4_0_iv_0/Y  can_control/OPB_DO_1_t_0_4_0_iv_1/C  can_control/OPB_DO_1_t_0_4_0_iv_1/Y  can_control/OPB_DO_1_t_0_4_0_iv_4/B  can_control/OPB_DO_1_t_0_4_0_iv_4/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/A  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/C  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC6_0_I_109/A  brg2/cntr_dutyC6_0_I_109/Y  brg2/cntr_dutyC6_0_I_113/B  brg2/cntr_dutyC6_0_I_113/Y  brg2/cntr_dutyC6_0_I_115/B  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE_i_o3/A  ad1_mod/un1_OPB_RE_i_o3/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNISO4CJ1/A  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNISO4CJ1/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/A  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[8\]/CLK  brg3/cntr_dutyB\[8\]/Q  brg3/cntr_dutyB6_0_I_110/A  brg3/cntr_dutyB6_0_I_110/Y  brg3/cntr_dutyB6_0_I_114/B  brg3/cntr_dutyB6_0_I_114/Y  brg3/cntr_dutyB6_0_I_115/A  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[8\]/CLK  brg1/cntr_dutyB\[8\]/Q  brg1/cntr_dutyB6_0_I_110/A  brg1/cntr_dutyB6_0_I_110/Y  brg1/cntr_dutyB6_0_I_114/B  brg1/cntr_dutyB6_0_I_114/Y  brg1/cntr_dutyB6_0_I_115/A  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIEM6QO\[11\]/B  brg2/sample_time_set_RNIEM6QO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/C  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIMU6QO\[13\]/B  brg2/sample_time_set_RNIMU6QO\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  brk2/over_i_set_RNI089QA\[4\]/B  brk2/over_i_set_RNI089QA\[4\]/Y  brk2/CycleCount_RNI358A01\[4\]/B  brk2/CycleCount_RNI358A01\[4\]/Y  brk2/clk_divider_RNIGKS402\[4\]/B  brk2/clk_divider_RNIGKS402\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/A  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[9\]/CLK  brg5/cntr_dutyC\[9\]/Q  brg5/cntr_dutyC6_0_I_112/A  brg5/cntr_dutyC6_0_I_112/Y  brg5/cntr_dutyC6_0_I_114/A  brg5/cntr_dutyC6_0_I_114/Y  brg5/cntr_dutyC6_0_I_115/A  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[9\]/CLK  brg5/cntr_dutyB\[9\]/Q  brg5/cntr_dutyB6_0_I_112/A  brg5/cntr_dutyB6_0_I_112/Y  brg5/cntr_dutyB6_0_I_114/A  brg5/cntr_dutyB6_0_I_114/Y  brg5/cntr_dutyB6_0_I_115/A  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[9\]/CLK  brg4/cntr_dutyC\[9\]/Q  brg4/cntr_dutyC6_0_I_112/A  brg4/cntr_dutyC6_0_I_112/Y  brg4/cntr_dutyC6_0_I_114/A  brg4/cntr_dutyC6_0_I_114/Y  brg4/cntr_dutyC6_0_I_115/A  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[9\]/CLK  brg4/cntr_dutyB\[9\]/Q  brg4/cntr_dutyB6_0_I_112/A  brg4/cntr_dutyB6_0_I_112/Y  brg4/cntr_dutyB6_0_I_114/A  brg4/cntr_dutyB6_0_I_114/Y  brg4/cntr_dutyB6_0_I_115/A  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[9\]/CLK  brg3/cntr_dutyC\[9\]/Q  brg3/cntr_dutyC6_0_I_112/A  brg3/cntr_dutyC6_0_I_112/Y  brg3/cntr_dutyC6_0_I_114/A  brg3/cntr_dutyC6_0_I_114/Y  brg3/cntr_dutyC6_0_I_115/A  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[9\]/CLK  brg2/cntr_dutyB\[9\]/Q  brg2/cntr_dutyB6_0_I_112/A  brg2/cntr_dutyB6_0_I_112/Y  brg2/cntr_dutyB6_0_I_114/A  brg2/cntr_dutyB6_0_I_114/Y  brg2/cntr_dutyB6_0_I_115/A  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_90/B  brg1/cntr_dutyC6_0_I_90/Y  brg1/cntr_dutyC6_0_I_94/C  brg1/cntr_dutyC6_0_I_94/Y  brg1/cntr_dutyC6_0_I_95/C  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_69/A  brg4/cntr_dutyA7_0_I_69/Y  brg4/cntr_dutyA7_0_I_75/A  brg4/cntr_dutyA7_0_I_75/Y  brg4/cntr_dutyA7_0_I_78/A  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/sample_time_set_RNIQ8L0E\[14\]/B  brg5/sample_time_set_RNIQ8L0E\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/B  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/A  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_4/A  brg1/cntr_dutyA7_0_I_4/Y  brg1/cntr_dutyA7_0_I_14/B  brg1/cntr_dutyA7_0_I_14/Y  brg1/cntr_dutyA7_0_I_19/B  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[13\]/CLK  brg4/cntr_dutyA\[13\]/Q  brg4/cntr_dutyA7_0_I_72/A  brg4/cntr_dutyA7_0_I_72/Y  brg4/cntr_dutyA7_0_I_76/A  brg4/cntr_dutyA7_0_I_76/Y  brg4/cntr_dutyA7_0_I_78/B  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/clk_divider_RNIOJF5A\[0\]/B  brk2/clk_divider_RNIOJF5A\[0\]/Y  brk2/pdenable_RNIQRKIK/A  brk2/pdenable_RNIQRKIK/Y  brk2/pdenable_RNIV2NL91/B  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/sample_trig_RNI7F8BA/B  brk2/sample_trig_RNI7F8BA/Y  brk2/CycleCount_RNIFESOK\[0\]/B  brk2/CycleCount_RNIFESOK\[0\]/Y  brk2/pdenable_RNIV2NL91/A  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC6_0_I_111/A  brg1/cntr_dutyC6_0_I_111/Y  brg1/cntr_dutyC6_0_I_113/C  brg1/cntr_dutyC6_0_I_113/Y  brg1/cntr_dutyC6_0_I_115/B  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[11\]/CLK  brg3/cntr_dutyA\[11\]/Q  brg3/cntr_dutyA7_0_I_74/A  brg3/cntr_dutyA7_0_I_74/Y  brg3/cntr_dutyA7_0_I_77/B  brg3/cntr_dutyA7_0_I_77/Y  brg3/cntr_dutyA7_0_I_78/C  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[15\]/CLK  brg3/cntr_dutyA\[15\]/Q  brg3/cntr_dutyA7_0_I_70/A  brg3/cntr_dutyA7_0_I_70/Y  brg3/cntr_dutyA7_0_I_76/C  brg3/cntr_dutyA7_0_I_76/Y  brg3/cntr_dutyA7_0_I_78/B  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[2\]/CLK  brk2/cntr_dutyA\[2\]/Q  brk2/cntr_dutyA7_0_I_128/A  brk2/cntr_dutyA7_0_I_128/Y  brk2/cntr_dutyA7_0_I_132/C  brk2/cntr_dutyA7_0_I_132/Y  brk2/cntr_dutyA7_0_I_136/C  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[2\]/CLK  brk1/cntr_dutyA\[2\]/Q  brk1/cntr_dutyA7_0_I_128/A  brk1/cntr_dutyA7_0_I_128/Y  brk1/cntr_dutyA7_0_I_132/C  brk1/cntr_dutyA7_0_I_132/Y  brk1/cntr_dutyA7_0_I_136/C  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIISS7O\[13\]/B  brg1/CycleCount_RNIISS7O\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/A  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIAKS7O\[11\]/B  brg1/CycleCount_RNIAKS7O\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/A  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIPCLU9\[8\]/B  Clocks/Clk10HzDiv_RNIPCLU9\[8\]/Y  Clocks/Clk10HzDiv_RNI9UHFT\[8\]/A  Clocks/Clk10HzDiv_RNI9UHFT\[8\]/Y  Clocks/Clk10HzDiv_RNIBIJM42\[8\]/A  Clocks/Clk10HzDiv_RNIBIJM42\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/A  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[31\]/CLK  brg4/cntr_dutyA\[31\]/Q  brg4/cntr_dutyA7_0_I_27/A  brg4/cntr_dutyA7_0_I_27/Y  brg4/cntr_dutyA7_0_I_29/A  brg4/cntr_dutyA7_0_I_29/Y  brg4/cntr_dutyA7_0_I_30/A  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/faultB_buf_RNIA16EA/B  brk2/faultB_buf_RNIA16EA/Y  brk2/faultB_buf_RNI87F8L/B  brk2/faultB_buf_RNI87F8L/Y  brk2/sample_time_set_RNICHE9A1\[0\]/A  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/sample_time_set_RNIJDP3A\[0\]/B  brk2/sample_time_set_RNIJDP3A\[0\]/Y  brk2/sample_time_set_RNIEHPMK\[0\]/A  brk2/sample_time_set_RNIEHPMK\[0\]/Y  brk2/sample_time_set_RNICHE9A1\[0\]/B  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/pdenable_RNIBEV2A/B  brk2/pdenable_RNIBEV2A/Y  brk2/pdenable_RNIQRKIK/B  brk2/pdenable_RNIQRKIK/Y  brk2/pdenable_RNIV2NL91/B  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[0\]/A  ad1_mod/ram_wr_pt_RNO\[0\]/Y  ad1_mod/ram_wr_pt\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNI20101\[1\]/A  ad2_mod/state_RNI20101\[1\]/Y  ad2_mod/status_RNO_2\[1\]/B  ad2_mod/status_RNO_2\[1\]/Y  ad2_mod/status_RNO\[1\]/C  ad2_mod/status_RNO\[1\]/Y  ad2_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[23\]/CLK  brg3/cntr_dutyA\[23\]/Q  brg3/cntr_dutyA7_0_I_1/A  brg3/cntr_dutyA7_0_I_1/Y  brg3/cntr_dutyA7_0_I_16/B  brg3/cntr_dutyA7_0_I_16/Y  brg3/cntr_dutyA7_0_I_18/B  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N\[0\]/B  ad2_mod/status_RNIKB0N\[0\]/Y  ad2_mod/data_count_RNO\[1\]/C  ad2_mod/data_count_RNO\[1\]/Y  ad2_mod/data_count\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  can_control/OPB_DO_1_t_0_18_0_iv_3/B  can_control/OPB_DO_1_t_0_18_0_iv_3/Y  can_control/OPB_DO_1_t_0_18_0_iv_4/C  can_control/OPB_DO_1_t_0_18_0_iv_4/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/B  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[20\]/B  brg1/digital_in_m\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_2/C  can_control/OPB_DO_1_t_0_10_0_iv_2/Y  can_control/OPB_DO_1_t_0_10_0_iv_4/A  can_control/OPB_DO_1_t_0_10_0_iv_4/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/C  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/B  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/B  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_42/A  brg3/cntr_dutyA7_0_I_42/Y  brg3/cntr_dutyA7_0_I_45/A  brg3/cntr_dutyA7_0_I_45/Y  brg3/cntr_dutyA7_0_I_64/A  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/B  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIOSPFA/B  can_control/state1_RNIOSPFA/Y  can_control/state1_RNI5PRML/C  can_control/state1_RNI5PRML/Y  can_control/state1_RNITTNM91/A  can_control/state1_RNITTNM91/Y  can_control/state1_RNIV21MK1/C  can_control/state1_RNIV21MK1/Y  can_control/state1_RNIEKN0B3/C  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/polarity_RNI4AQ8A/B  brk2/polarity_RNI4AQ8A/Y  brk2/sample_time_set_RNIEHPMK\[0\]/B  brk2/sample_time_set_RNIEHPMK\[0\]/Y  brk2/sample_time_set_RNICHE9A1\[0\]/B  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_8/A  brg1/cntr_dutyA7_0_I_8/Y  brg1/cntr_dutyA7_0_I_15/A  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[24\]/CLK  brg1/cntr_dutyA\[24\]/Q  brg1/cntr_dutyA7_0_I_10/A  brg1/cntr_dutyA7_0_I_10/Y  brg1/cntr_dutyA7_0_I_16/C  brg1/cntr_dutyA7_0_I_16/Y  brg1/cntr_dutyA7_0_I_18/B  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[3\]/CLK  brg3/cntr_dutyA\[3\]/Q  brg3/cntr_dutyA7_0_I_135/A  brg3/cntr_dutyA7_0_I_135/Y  brg3/cntr_dutyA7_0_I_137/B  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIBKKSA\[19\]/B  brg1/sample_time_set_RNIBKKSA\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/B  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_10/C  can_control/OPB_DO_1_t_0_11_0_iv_10/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/C  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[24\]/CLK  brg1/cntr_dutyA\[24\]/Q  brg1/cntr_dutyA7_0_I_44/A  brg1/cntr_dutyA7_0_I_44/Y  brg1/cntr_dutyA7_0_I_45/C  brg1/cntr_dutyA7_0_I_45/Y  brg1/cntr_dutyA7_0_I_64/A  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI9H8UA\[18\]/B  brg2/CycleCount_RNI9H8UA\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_9/A  can_control/OPB_DO_1_t_0_12_0_iv_9/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/C  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/B  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[14\]/CLK  pci_target/OPB_ADDR\[14\]/Q  add_dec/BRK2_RE_0_a2_3_o2/A  add_dec/BRK2_RE_0_a2_3_o2/Y  add_dec/AD1_WE_0_a2_0_a2_0/A  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNI0614S1/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_1/B  can_control/OPB_DO_1_t_0_20_0_iv_1/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/A  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[0\]/CLK  brg2/cntr_freq\[0\]/Q  brg2/cntr_freq_RNIAVC5\[0\]/A  brg2/cntr_freq_RNIAVC5\[0\]/Y  brg2/clk_divider_RNIM0QA\[1\]/C  brg2/clk_divider_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[9\]/C  brg2/cntr_freq_RNIC2LL\[9\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[5\]/CLK  brg5/cntr_dutyC\[5\]/Q  brg5/cntr_dutyC6_0_I_108/A  brg5/cntr_dutyC6_0_I_108/Y  brg5/cntr_dutyC6_0_I_113/A  brg5/cntr_dutyC6_0_I_113/Y  brg5/cntr_dutyC6_0_I_115/B  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[5\]/CLK  brg5/cntr_dutyB\[5\]/Q  brg5/cntr_dutyB6_0_I_108/A  brg5/cntr_dutyB6_0_I_108/Y  brg5/cntr_dutyB6_0_I_113/A  brg5/cntr_dutyB6_0_I_113/Y  brg5/cntr_dutyB6_0_I_115/B  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[5\]/CLK  brg4/cntr_dutyC\[5\]/Q  brg4/cntr_dutyC6_0_I_108/A  brg4/cntr_dutyC6_0_I_108/Y  brg4/cntr_dutyC6_0_I_113/A  brg4/cntr_dutyC6_0_I_113/Y  brg4/cntr_dutyC6_0_I_115/B  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[5\]/CLK  brg4/cntr_dutyB\[5\]/Q  brg4/cntr_dutyB6_0_I_108/A  brg4/cntr_dutyB6_0_I_108/Y  brg4/cntr_dutyB6_0_I_113/A  brg4/cntr_dutyB6_0_I_113/Y  brg4/cntr_dutyB6_0_I_115/B  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[5\]/CLK  brg3/cntr_dutyC\[5\]/Q  brg3/cntr_dutyC6_0_I_108/A  brg3/cntr_dutyC6_0_I_108/Y  brg3/cntr_dutyC6_0_I_113/A  brg3/cntr_dutyC6_0_I_113/Y  brg3/cntr_dutyC6_0_I_115/B  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[5\]/CLK  brg2/cntr_dutyB\[5\]/Q  brg2/cntr_dutyB6_0_I_108/A  brg2/cntr_dutyB6_0_I_108/Y  brg2/cntr_dutyB6_0_I_113/A  brg2/cntr_dutyB6_0_I_113/Y  brg2/cntr_dutyB6_0_I_115/B  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNII5LU9\[1\]/B  Clocks/Clk10HzDiv_RNII5LU9\[1\]/Y  Clocks/Clk10HzDiv_RNIK8HFT\[1\]/A  Clocks/Clk10HzDiv_RNIK8HFT\[1\]/Y  Clocks/Clk10HzDiv_RNIQVHM42\[1\]/A  Clocks/Clk10HzDiv_RNIQVHM42\[1\]/Y  Clocks/Clk10HzDiv_RNI3OJSE2\[1\]/A  Clocks/Clk10HzDiv_RNI3OJSE2\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/C  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[8\]/CLK  brg2/cntr_freq\[8\]/Q  brg2/cntr_freq_RNIRTMF2\[8\]/B  brg2/cntr_freq_RNIRTMF2\[8\]/Y  brg2/cntr_freq_RNIEQ1A5\[9\]/C  brg2/cntr_freq_RNIEQ1A5\[9\]/Y  brg2/cntr_freq_RNI7H5Q5\[1\]/C  brg2/cntr_freq_RNI7H5Q5\[1\]/Y  brg2/cntr_freq_RNIBATP9\[3\]/C  brg2/cntr_freq_RNIBATP9\[3\]/Y  brg2/cntr_freq_RNI9QGNG1\[3\]/B  brg2/cntr_freq_RNI9QGNG1\[3\]/Y  brg2/StrobeC_RNO/B  brg2/StrobeC_RNO/Y  brg2/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_0_RNI3RJE\[1\]/B  ad1_mod/control_0_RNI3RJE\[1\]/Y  ad1_mod/control_0_RNIF3B71\[1\]/A  ad1_mod/control_0_RNIF3B71\[1\]/Y  ad1_mod/ram_wr_pt_RNO\[2\]/A  ad1_mod/ram_wr_pt_RNO\[2\]/Y  ad1_mod/ram_wr_pt\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_68/A  brg3/cntr_dutyA7_0_I_68/Y  brg3/cntr_dutyA7_0_I_75/B  brg3/cntr_dutyA7_0_I_75/Y  brg3/cntr_dutyA7_0_I_78/A  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC6_0_I_109/A  brg1/cntr_dutyC6_0_I_109/Y  brg1/cntr_dutyC6_0_I_113/B  brg1/cntr_dutyC6_0_I_113/Y  brg1/cntr_dutyC6_0_I_115/B  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/CAN_WE_0_a2_0_a2/B  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[14\]/CLK  brg3/cntr_dutyA\[14\]/Q  brg3/cntr_dutyA7_0_I_67/A  brg3/cntr_dutyA7_0_I_67/Y  brg3/cntr_dutyA7_0_I_76/B  brg3/cntr_dutyA7_0_I_76/Y  brg3/cntr_dutyA7_0_I_78/B  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/G_426_i/B  brg5/G_426_i/Y  brg5/clk_divider_RNIQBNQN\[2\]/B  brg5/clk_divider_RNIQBNQN\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_14/C  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_20/B  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  can_control/OPB_DO_1_t_0_14_0_iv_6/B  can_control/OPB_DO_1_t_0_14_0_iv_6/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/B  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[11\]/CLK  brg1/cntr_dutyA\[11\]/Q  brg1/cntr_dutyA7_0_I_74/A  brg1/cntr_dutyA7_0_I_74/Y  brg1/cntr_dutyA7_0_I_77/B  brg1/cntr_dutyA7_0_I_77/Y  brg1/cntr_dutyA7_0_I_78/C  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[15\]/CLK  brg1/cntr_dutyA\[15\]/Q  brg1/cntr_dutyA7_0_I_70/A  brg1/cntr_dutyA7_0_I_70/Y  brg1/cntr_dutyA7_0_I_76/C  brg1/cntr_dutyA7_0_I_76/Y  brg1/cntr_dutyA7_0_I_78/B  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/data_count_RNO\[0\]/A  ad2_mod/data_count_RNO\[0\]/Y  ad2_mod/data_count\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94_0\[1\]/A  ad2_mod/control_0_RNI5M94_0\[1\]/Y  ad2_mod/status_RNIKB0N_0\[0\]/B  ad2_mod/status_RNIKB0N_0\[0\]/Y  ad2_mod/ram_wr_pt_RNO\[0\]/A  ad2_mod/ram_wr_pt_RNO\[0\]/Y  ad2_mod/ram_wr_pt\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_50/B  brg2/cntr_dutyC6_0_I_50/Y  brg2/cntr_dutyC6_0_I_52/B  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_6/A  brg1/cntr_dutyA7_0_I_6/Y  brg1/cntr_dutyA7_0_I_17/B  brg1/cntr_dutyA7_0_I_17/Y  brg1/cntr_dutyA7_0_I_18/A  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[9\]/CLK  brg2/cntr_dutyC\[9\]/Q  brg2/cntr_dutyC6_0_I_112/A  brg2/cntr_dutyC6_0_I_112/Y  brg2/cntr_dutyC6_0_I_114/A  brg2/cntr_dutyC6_0_I_114/Y  brg2/cntr_dutyC6_0_I_115/A  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[23\]/CLK  brg1/cntr_dutyA\[23\]/Q  brg1/cntr_dutyA7_0_I_1/A  brg1/cntr_dutyA7_0_I_1/Y  brg1/cntr_dutyA7_0_I_16/B  brg1/cntr_dutyA7_0_I_16/Y  brg1/cntr_dutyA7_0_I_18/B  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI8H9UA\[26\]/B  brg2/CycleCount_RNI8H9UA\[26\]/Y  brg2/sample_time_set_RNIHBGRV\[26\]/A  brg2/sample_time_set_RNIHBGRV\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_7/C  can_control/OPB_DO_1_t_0_4_0_iv_7/Y  can_control/OPB_DO_1_t_0_4_0_iv_11/A  can_control/OPB_DO_1_t_0_4_0_iv_11/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/B  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_42/A  brg1/cntr_dutyA7_0_I_42/Y  brg1/cntr_dutyA7_0_I_45/A  brg1/cntr_dutyA7_0_I_45/Y  brg1/cntr_dutyA7_0_I_64/A  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[19\]/CLK  brg5/cntr_dutyA\[19\]/Q  brg5/cntr_dutyA7_0_I_2/A  brg5/cntr_dutyA7_0_I_2/Y  brg5/cntr_dutyA7_0_I_17/A  brg5/cntr_dutyA7_0_I_17/Y  brg5/cntr_dutyA7_0_I_18/A  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[19\]/CLK  brg2/cntr_dutyA\[19\]/Q  brg2/cntr_dutyA7_0_I_2/A  brg2/cntr_dutyA7_0_I_2/Y  brg2/cntr_dutyA7_0_I_17/A  brg2/cntr_dutyA7_0_I_17/Y  brg2/cntr_dutyA7_0_I_18/A  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[15\]/CLK  brg2/cntr_dutyC\[15\]/Q  brg2/cntr_dutyC6_0_I_82/A  brg2/cntr_dutyC6_0_I_82/Y  brg2/cntr_dutyC6_0_I_83/A  brg2/cntr_dutyC6_0_I_83/Y  brg2/cntr_dutyC6_0_I_84/B  brg2/cntr_dutyC6_0_I_84/Y  brg2/cntr_dutyC6_0_I_107/A  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[1\]/CLK  brk2/cntr_dutyA\[1\]/Q  brk2/cntr_dutyA7_0_I_131/B  brk2/cntr_dutyA7_0_I_131/Y  brk2/cntr_dutyA7_0_I_136/A  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[1\]/CLK  brk1/cntr_dutyA\[1\]/Q  brk1/cntr_dutyA7_0_I_131/B  brk1/cntr_dutyA7_0_I_131/Y  brk1/cntr_dutyA7_0_I_136/A  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/clk_divider_RNIN6L0B\[1\]/C  brg4/clk_divider_RNIN6L0B\[1\]/Y  brg4/over_i_set_RNI6DUC01\[1\]/A  brg4/over_i_set_RNI6DUC01\[1\]/Y  brg4/CycleCount_RNIRIVUL1\[1\]/B  brg4/CycleCount_RNIRIVUL1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_19/B  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[10\]/CLK  brg4/cntr_dutyA\[10\]/Q  brg4/cntr_dutyA7_0_I_71/A  brg4/cntr_dutyA7_0_I_71/Y  brg4/cntr_dutyA7_0_I_77/A  brg4/cntr_dutyA7_0_I_77/Y  brg4/cntr_dutyA7_0_I_78/C  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  brk1/CycleCount_RNIPUV7A1\[30\]/B  brk1/CycleCount_RNIPUV7A1\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_5/C  can_control/OPB_DO_1_t_0_0_0_iv_5/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[31\]/CLK  brg3/cntr_dutyB\[31\]/Q  brg3/cntr_dutyB6_0_I_34/B  brg3/cntr_dutyB6_0_I_34/Y  brg3/cntr_dutyB6_0_I_39/C  brg3/cntr_dutyB6_0_I_39/Y  brg3/cntr_dutyB6_0_I_41/B  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[31\]/CLK  brg1/cntr_dutyB\[31\]/Q  brg1/cntr_dutyB6_0_I_34/B  brg1/cntr_dutyB6_0_I_34/Y  brg1/cntr_dutyB6_0_I_39/C  brg1/cntr_dutyB6_0_I_39/Y  brg1/cntr_dutyB6_0_I_41/B  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[8\]/CLK  brk2/cntr_dutyA\[8\]/Q  brk2/cntr_dutyA7_0_I_121/A  brk2/cntr_dutyA7_0_I_121/Y  brk2/cntr_dutyA7_0_I_125/C  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[13\]/CLK  brk2/cntr_dutyA\[13\]/Q  brk2/cntr_dutyA7_0_I_101/A  brk2/cntr_dutyA7_0_I_101/Y  brk2/cntr_dutyA7_0_I_105/C  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[22\]/CLK  brk2/cntr_dutyA\[22\]/Q  brk2/cntr_dutyA7_0_I_58/A  brk2/cntr_dutyA7_0_I_58/Y  brk2/cntr_dutyA7_0_I_62/C  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[8\]/CLK  brk1/cntr_dutyA\[8\]/Q  brk1/cntr_dutyA7_0_I_121/A  brk1/cntr_dutyA7_0_I_121/Y  brk1/cntr_dutyA7_0_I_125/C  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[13\]/CLK  brk1/cntr_dutyA\[13\]/Q  brk1/cntr_dutyA7_0_I_101/A  brk1/cntr_dutyA7_0_I_101/Y  brk1/cntr_dutyA7_0_I_105/C  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[22\]/CLK  brk1/cntr_dutyA\[22\]/Q  brk1/cntr_dutyA7_0_I_58/A  brk1/cntr_dutyA7_0_I_58/Y  brk1/cntr_dutyA7_0_I_62/C  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/tx_size_RNI55C3C\[1\]/A  hotlink/tx_size_RNI55C3C\[1\]/Y  hotlink/fo_control_rx_RNIU0SD41\[1\]/B  hotlink/fo_control_rx_RNIU0SD41\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/B  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_68/A  brg1/cntr_dutyA7_0_I_68/Y  brg1/cntr_dutyA7_0_I_75/B  brg1/cntr_dutyA7_0_I_75/Y  brg1/cntr_dutyA7_0_I_78/A  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  mel_mod/dev_sp2_m\[3\]/B  mel_mod/dev_sp2_m\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_4/B  can_control/OPB_DO_1_t_0_27_iv_4/Y  can_control/OPB_DO_1_t_0_27_iv_8/C  can_control/OPB_DO_1_t_0_27_iv_8/Y  can_control/state1_RNIEKN0B3/B  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[14\]/CLK  brg1/cntr_dutyA\[14\]/Q  brg1/cntr_dutyA7_0_I_67/A  brg1/cntr_dutyA7_0_I_67/Y  brg1/cntr_dutyA7_0_I_76/B  brg1/cntr_dutyA7_0_I_76/Y  brg1/cntr_dutyA7_0_I_78/B  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[8\]/CLK  brg2/cntr_dutyC\[8\]/Q  brg2/cntr_dutyC6_0_I_110/A  brg2/cntr_dutyC6_0_I_110/Y  brg2/cntr_dutyC6_0_I_114/B  brg2/cntr_dutyC6_0_I_114/Y  brg2/cntr_dutyC6_0_I_115/A  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_79/A  brg3/cntr_dutyA7_0_I_79/Y  brg3/cntr_dutyA7_0_I_84/A  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  can_control/OPB_DO_1_t_0_22_0_iv_4/B  can_control/OPB_DO_1_t_0_22_0_iv_4/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/C  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/B  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[15\]/CLK  brk2/cntr_dutyA\[15\]/Q  brk2/cntr_dutyA7_0_I_85/B  brk2/cntr_dutyA7_0_I_85/Y  brk2/cntr_dutyA7_0_I_88/A  brk2/cntr_dutyA7_0_I_88/Y  brk2/cntr_dutyA7_0_I_95/A  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[24\]/CLK  brk2/cntr_dutyA\[24\]/Q  brk2/cntr_dutyA7_0_I_46/B  brk2/cntr_dutyA7_0_I_46/Y  brk2/cntr_dutyA7_0_I_49/A  brk2/cntr_dutyA7_0_I_49/Y  brk2/cntr_dutyA7_0_I_52/A  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[15\]/CLK  brk1/cntr_dutyA\[15\]/Q  brk1/cntr_dutyA7_0_I_85/B  brk1/cntr_dutyA7_0_I_85/Y  brk1/cntr_dutyA7_0_I_88/A  brk1/cntr_dutyA7_0_I_88/Y  brk1/cntr_dutyA7_0_I_95/A  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[24\]/CLK  brk1/cntr_dutyA\[24\]/Q  brk1/cntr_dutyA7_0_I_46/B  brk1/cntr_dutyA7_0_I_46/Y  brk1/cntr_dutyA7_0_I_49/A  brk1/cntr_dutyA7_0_I_49/Y  brk1/cntr_dutyA7_0_I_52/A  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_50/B  brg1/cntr_dutyC6_0_I_50/Y  brg1/cntr_dutyC6_0_I_52/B  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[12\]/CLK  brg3/cntr_dutyA\[12\]/Q  brg3/cntr_dutyA7_0_I_73/A  brg3/cntr_dutyA7_0_I_73/Y  brg3/cntr_dutyA7_0_I_77/C  brg3/cntr_dutyA7_0_I_77/Y  brg3/cntr_dutyA7_0_I_78/C  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_13/A  brg3/cntr_dutyA7_0_I_13/Y  brg3/cntr_dutyA7_0_I_14/A  brg3/cntr_dutyA7_0_I_14/Y  brg3/cntr_dutyA7_0_I_19/B  brg3/cntr_dutyA7_0_I_19/Y  brg3/cntr_dutyA7_0_I_20/A  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[15\]/CLK  brg1/cntr_dutyC\[15\]/Q  brg1/cntr_dutyC6_0_I_82/A  brg1/cntr_dutyC6_0_I_82/Y  brg1/cntr_dutyC6_0_I_83/A  brg1/cntr_dutyC6_0_I_83/Y  brg1/cntr_dutyC6_0_I_84/B  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_87/B  brk2/cntr_dutyA7_0_I_87/Y  brk2/cntr_dutyA7_0_I_88/C  brk2/cntr_dutyA7_0_I_88/Y  brk2/cntr_dutyA7_0_I_95/A  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[25\]/CLK  brk2/cntr_dutyA\[25\]/Q  brk2/cntr_dutyA7_0_I_48/B  brk2/cntr_dutyA7_0_I_48/Y  brk2/cntr_dutyA7_0_I_49/C  brk2/cntr_dutyA7_0_I_49/Y  brk2/cntr_dutyA7_0_I_52/A  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_87/B  brk1/cntr_dutyA7_0_I_87/Y  brk1/cntr_dutyA7_0_I_88/C  brk1/cntr_dutyA7_0_I_88/Y  brk1/cntr_dutyA7_0_I_95/A  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[25\]/CLK  brk1/cntr_dutyA\[25\]/Q  brk1/cntr_dutyA7_0_I_48/B  brk1/cntr_dutyA7_0_I_48/Y  brk1/cntr_dutyA7_0_I_49/C  brk1/cntr_dutyA7_0_I_49/Y  brk1/cntr_dutyA7_0_I_52/A  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[9\]/CLK  brg3/cntr_dutyB\[9\]/Q  brg3/cntr_dutyB6_0_I_112/A  brg3/cntr_dutyB6_0_I_112/Y  brg3/cntr_dutyB6_0_I_114/A  brg3/cntr_dutyB6_0_I_114/Y  brg3/cntr_dutyB6_0_I_115/A  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[9\]/CLK  brg1/cntr_dutyB\[9\]/Q  brg1/cntr_dutyB6_0_I_112/A  brg1/cntr_dutyB6_0_I_112/Y  brg1/cntr_dutyB6_0_I_114/A  brg1/cntr_dutyB6_0_I_114/Y  brg1/cntr_dutyB6_0_I_115/A  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIMFLSA\[21\]/B  brg3/sample_time_set_RNIMFLSA\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/B  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  PCI_AD_pad_RNO_2\[21\]/C  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI0RDBA\[5\]/B  brk1/over_i_set_RNI0RDBA\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_22/C  can_control/OPB_DO_1_t_0_25_0_iv_22/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/A  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIA1KDA\[4\]/B  brk2/CycleCount_RNIA1KDA\[4\]/Y  brk2/CycleCount_RNI358A01\[4\]/A  brk2/CycleCount_RNI358A01\[4\]/Y  brk2/clk_divider_RNIGKS402\[4\]/B  brk2/clk_divider_RNIGKS402\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/A  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[7\]/CLK  brk2/cntr_dutyA\[7\]/Q  brk2/cntr_dutyA7_0_I_122/A  brk2/cntr_dutyA7_0_I_122/Y  brk2/cntr_dutyA7_0_I_125/B  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[12\]/CLK  brk2/cntr_dutyA\[12\]/Q  brk2/cntr_dutyA7_0_I_102/A  brk2/cntr_dutyA7_0_I_102/Y  brk2/cntr_dutyA7_0_I_105/B  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[21\]/CLK  brk2/cntr_dutyA\[21\]/Q  brk2/cntr_dutyA7_0_I_59/A  brk2/cntr_dutyA7_0_I_59/Y  brk2/cntr_dutyA7_0_I_62/B  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[7\]/CLK  brk1/cntr_dutyA\[7\]/Q  brk1/cntr_dutyA7_0_I_122/A  brk1/cntr_dutyA7_0_I_122/Y  brk1/cntr_dutyA7_0_I_125/B  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[12\]/CLK  brk1/cntr_dutyA\[12\]/Q  brk1/cntr_dutyA7_0_I_102/A  brk1/cntr_dutyA7_0_I_102/Y  brk1/cntr_dutyA7_0_I_105/B  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[21\]/CLK  brk1/cntr_dutyA\[21\]/Q  brk1/cntr_dutyA7_0_I_59/A  brk1/cntr_dutyA7_0_I_59/Y  brk1/cntr_dutyA7_0_I_62/B  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/B  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/B  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[27\]/CLK  brg3/cntr_dutyA\[27\]/Q  brg3/cntr_dutyA7_0_I_23/A  brg3/cntr_dutyA7_0_I_23/Y  brg3/cntr_dutyA7_0_I_28/A  brg3/cntr_dutyA7_0_I_28/Y  brg3/cntr_dutyA7_0_I_30/B  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un29_OPB_DO/B  hotlink/un29_OPB_DO/Y  hotlink/fo_control_rx_RNI0NB3C\[4\]/B  hotlink/fo_control_rx_RNI0NB3C\[4\]/Y  hotlink/rtclk_divider_RNIG7T841\[4\]/A  hotlink/rtclk_divider_RNIG7T841\[4\]/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNICPK9J2/C  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNICPK9J2/Y  hotlink/glitch_count_RNI3CCPD8\[4\]/B  hotlink/glitch_count_RNI3CCPD8\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/C  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg1/dev_sp2_m\[26\]/B  brg1/dev_sp2_m\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_0/A  can_control/OPB_DO_1_t_0_4_0_iv_0/Y  can_control/OPB_DO_1_t_0_4_0_iv_1/C  can_control/OPB_DO_1_t_0_4_0_iv_1/Y  can_control/OPB_DO_1_t_0_4_0_iv_4/B  can_control/OPB_DO_1_t_0_4_0_iv_4/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/A  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/C  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_66/A  brg3/cntr_dutyA7_0_I_66/Y  brg3/cntr_dutyA7_0_I_75/C  brg3/cntr_dutyA7_0_I_75/Y  brg3/cntr_dutyA7_0_I_78/A  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[8\]/CLK  brg1/cntr_dutyC\[8\]/Q  brg1/cntr_dutyC6_0_I_110/A  brg1/cntr_dutyC6_0_I_110/Y  brg1/cntr_dutyC6_0_I_114/B  brg1/cntr_dutyC6_0_I_114/Y  brg1/cntr_dutyC6_0_I_115/A  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/B  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/A  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/sclk/clkout_netprop_RNIS1SR5/A  Clocks/sclk/clkout_netprop_RNIS1SR5/Y  Clocks/sclk/clkout_netprop_RNIS1SR5_0/A  Clocks/sclk/clkout_netprop_RNIS1SR5_0/Y  TP152_pad/D  TP152_pad/PAD  TP152  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_79/A  brg1/cntr_dutyA7_0_I_79/Y  brg1/cntr_dutyA7_0_I_84/A  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/imtx_in_d_RNIKD4HA_0\[21\]/B  rs485_mod/imtx_in_d_RNIKD4HA_0\[21\]/Y  rs485_mod/bmpls_d_RNINAS9L\[21\]/A  rs485_mod/bmpls_d_RNINAS9L\[21\]/Y  rs485_mod/tctx_in_d_RNILLJ001\[21\]/A  rs485_mod/tctx_in_d_RNILLJ001\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/B  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNI7QDDA_0\[21\]/B  rs485_mod/sp485_2_data_RNI7QDDA_0\[21\]/Y  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/A  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/B  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNII95I\[0\]/B  ad2_mod/state_RNII95I\[0\]/Y  ad2_mod/status_RNO_0\[1\]/C  ad2_mod/status_RNO_0\[1\]/Y  ad2_mod/status_RNO\[1\]/A  ad2_mod/status_RNO\[1\]/Y  ad2_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/liled_do_RNI5R186/B  coll_mod/liled_do_RNI5R186/Y  coll_mod/liled_do_RNIUA7V41/A  coll_mod/liled_do_RNIUA7V41/Y  can_control/control_RNIPE284U\[2\]/C  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[5\]/CLK  brg3/cntr_dutyB\[5\]/Q  brg3/cntr_dutyB6_0_I_108/A  brg3/cntr_dutyB6_0_I_108/Y  brg3/cntr_dutyB6_0_I_113/A  brg3/cntr_dutyB6_0_I_113/Y  brg3/cntr_dutyB6_0_I_115/B  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[5\]/CLK  brg1/cntr_dutyB\[5\]/Q  brg1/cntr_dutyB6_0_I_108/A  brg1/cntr_dutyB6_0_I_108/Y  brg1/cntr_dutyB6_0_I_113/A  brg1/cntr_dutyB6_0_I_113/Y  brg1/cntr_dutyB6_0_I_115/B  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[12\]/CLK  brg1/cntr_dutyA\[12\]/Q  brg1/cntr_dutyA7_0_I_73/A  brg1/cntr_dutyA7_0_I_73/Y  brg1/cntr_dutyA7_0_I_77/C  brg1/cntr_dutyA7_0_I_77/Y  brg1/cntr_dutyA7_0_I_78/C  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIRCJ02\[5\]/A  hotlink/glitch_count_RNIRCJ02\[5\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNO\[26\]/A  hotlink/glitch_count_RNO\[26\]/Y  hotlink/glitch_count\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/COLLISION_PWR_EN_c_m/B  brg4/COLLISION_PWR_EN_c_m/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/B  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/B  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_13/A  brg1/cntr_dutyA7_0_I_13/Y  brg1/cntr_dutyA7_0_I_14/A  brg1/cntr_dutyA7_0_I_14/Y  brg1/cntr_dutyA7_0_I_19/B  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIL34O9\[14\]/B  osc_count/sp_RNIL34O9\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_1/C  can_control/OPB_DO_1_t_0_16_0_iv_1/Y  can_control/OPB_DO_1_t_0_16_0_iv_3/C  can_control/OPB_DO_1_t_0_16_0_iv_3/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/C  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/B  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA_RNIL0JA2\[6\]/B  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC_RNIOHU12\[6\]/B  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNIRG277\[29\]/A  brg5/cntr_dutyC_RNIRG277\[29\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC_RNIHFU92\[6\]/B  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNITNI4B\[29\]/A  brg4/cntr_dutyC_RNITNI4B\[29\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB_RNIAQ822\[6\]/B  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNIV8P58\[29\]/A  brg4/cntr_dutyB_RNIV8P58\[29\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC_RNIADUH2\[6\]/B  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNIVU225\[29\]/A  brg3/cntr_dutyC_RNIVU225\[29\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB_RNISL8I2\[6\]/B  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNI3NP06\[29\]/A  brg2/cntr_dutyB_RNI3NP06\[29\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp1_in_d_RNIJ0OFA_0\[25\]/B  rs485_mod/coll_sp1_in_d_RNIJ0OFA_0\[25\]/Y  rs485_mod/test_pattern_RNILUEBL\[25\]/A  rs485_mod/test_pattern_RNILUEBL\[25\]/Y  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/A  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/A  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp2_in_d_RNIK9SKA_0\[25\]/B  rs485_mod/coll_sp2_in_d_RNIK9SKA_0\[25\]/Y  rs485_mod/sync_d_RNIQ86ML\[25\]/A  rs485_mod/sync_d_RNIQ86ML\[25\]/Y  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/A  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/B  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/A  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[20\]/CLK  brg3/cntr_dutyA\[20\]/Q  brg3/cntr_dutyA7_0_I_6/A  brg3/cntr_dutyA7_0_I_6/Y  brg3/cntr_dutyA7_0_I_17/B  brg3/cntr_dutyA7_0_I_17/Y  brg3/cntr_dutyA7_0_I_18/A  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[22\]/CLK  brg3/cntr_dutyA\[22\]/Q  brg3/cntr_dutyA7_0_I_11/A  brg3/cntr_dutyA7_0_I_11/Y  brg3/cntr_dutyA7_0_I_16/A  brg3/cntr_dutyA7_0_I_16/Y  brg3/cntr_dutyA7_0_I_18/B  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[14\]/CLK  brg2/cntr_freq\[14\]/Q  brg2/cntr_freq_RNIFHP97\[14\]/B  brg2/cntr_freq_RNIFHP97\[14\]/Y  brg2/cntr_freq_RNIAHMRA\[10\]/C  brg2/cntr_freq_RNIAHMRA\[10\]/Y  brg2/cntr_freq_RNI0NDPK\[10\]/C  brg2/cntr_freq_RNI0NDPK\[10\]/Y  brg2/cntr_freq_RNIUFJT61\[7\]/C  brg2/cntr_freq_RNIUFJT61\[7\]/Y  brg2/cntr_freq_RNI9QGNG1\[3\]/A  brg2/cntr_freq_RNI9QGNG1\[3\]/Y  brg2/StrobeC_RNO/B  brg2/StrobeC_RNO/Y  brg2/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/imtx_in_d_RNIOH4HA_0\[25\]/B  rs485_mod/imtx_in_d_RNIOH4HA_0\[25\]/Y  rs485_mod/bmpls_d_RNI3NS9L\[25\]/A  rs485_mod/bmpls_d_RNI3NS9L\[25\]/Y  rs485_mod/tctx_in_d_RNI56K001\[25\]/A  rs485_mod/tctx_in_d_RNI56K001\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/B  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_2_data_RNIBUDDA_0\[25\]/B  rs485_mod/sp485_2_data_RNIBUDDA_0\[25\]/Y  rs485_mod/eatx_in_d_RNIJVSSK\[25\]/A  rs485_mod/eatx_in_d_RNIJVSSK\[25\]/Y  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/B  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/A  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/coll_sp1_in_d_RNIGTNFA\[22\]/C  rs485_mod/coll_sp1_in_d_RNIGTNFA\[22\]/Y  rs485_mod/test_pattern_RNICLEBL\[22\]/B  rs485_mod/test_pattern_RNICLEBL\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/A  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/A  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/Y  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/B  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/Y  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/A  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[31\]/CLK  brg2/cntr_dutyC\[31\]/Q  brg2/cntr_dutyC6_0_I_34/B  brg2/cntr_dutyC6_0_I_34/Y  brg2/cntr_dutyC6_0_I_39/C  brg2/cntr_dutyC6_0_I_39/Y  brg2/cntr_dutyC6_0_I_41/B  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[3\]/CLK  brg1/cntr_dutyA\[3\]/Q  brg1/cntr_dutyA7_0_I_135/A  brg1/cntr_dutyA7_0_I_135/Y  brg1/cntr_dutyA7_0_I_137/B  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI2J56O\[6\]/B  brg3/CycleCount_RNI2J56O\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_20/B  can_control/OPB_DO_1_t_0_24_0_iv_20/Y  can_control/state1_RNIFHS359/C  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_iv_0_a2_0_1\[0\]/A  brg4/OPB_DO_2_iv_0_a2_0_1\[0\]/Y  brg4/sample_trig_RNIDC2HA/C  brg4/sample_trig_RNIDC2HA/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIM44O9\[15\]/B  osc_count/sp_RNIM44O9\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_1/C  can_control/OPB_DO_1_t_0_15_0_iv_1/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/B  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/B  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/B  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_2_data_RNI8RDDA\[22\]/C  rs485_mod/sp485_2_data_RNI8RDDA\[22\]/Y  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/B  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/B  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/A  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/Y  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/B  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/Y  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/A  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un27_OPB_DO/C  ad1_mod/un27_OPB_DO/Y  can_control/state1_RNIV21MK1/B  can_control/state1_RNIV21MK1/Y  can_control/state1_RNIEKN0B3/C  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/m8_0/C  Clocks/m8_0/Y  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/B  Clocks/Clk10HzDiv_RNIMTTIE2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[27\]/CLK  brg1/cntr_dutyA\[27\]/Q  brg1/cntr_dutyA7_0_I_23/A  brg1/cntr_dutyA7_0_I_23/Y  brg1/cntr_dutyA7_0_I_28/A  brg1/cntr_dutyA7_0_I_28/Y  brg1/cntr_dutyA7_0_I_30/B  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI95JMA\[16\]/B  brg2/sample_time_set_RNI95JMA\[16\]/Y  brg2/sample_time_set_RNIF7ERV\[16\]/B  brg2/sample_time_set_RNIF7ERV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/B  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un27_OPB_DO/C  ad1_mod/un27_OPB_DO/Y  ad1_mod/status_RNIRMSNJ\[2\]/B  ad1_mod/status_RNIRMSNJ\[2\]/Y  ad1_mod/status_RNIPTCTL2\[2\]/A  ad1_mod/status_RNIPTCTL2\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_20/A  can_control/OPB_DO_1_t_0_28_iv_20/Y  can_control/control_RNISN6PBI\[2\]/B  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_66/A  brg1/cntr_dutyA7_0_I_66/Y  brg1/cntr_dutyA7_0_I_75/C  brg1/cntr_dutyA7_0_I_75/Y  brg1/cntr_dutyA7_0_I_78/A  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_69/A  brg3/cntr_dutyA7_0_I_69/Y  brg3/cntr_dutyA7_0_I_75/A  brg3/cntr_dutyA7_0_I_75/Y  brg3/cntr_dutyA7_0_I_78/A  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[13\]/CLK  brg3/cntr_dutyA\[13\]/Q  brg3/cntr_dutyA7_0_I_72/A  brg3/cntr_dutyA7_0_I_72/Y  brg3/cntr_dutyA7_0_I_76/A  brg3/cntr_dutyA7_0_I_76/Y  brg3/cntr_dutyA7_0_I_78/B  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_1_data_RNI6H98A_0\[21\]/B  rs485_mod/sp485_1_data_RNI6H98A_0\[21\]/Y  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/A  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/A  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/A  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/A  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[31\]/CLK  brg3/cntr_dutyA\[31\]/Q  brg3/cntr_dutyA7_0_I_27/A  brg3/cntr_dutyA7_0_I_27/Y  brg3/cntr_dutyA7_0_I_29/A  brg3/cntr_dutyA7_0_I_29/Y  brg3/cntr_dutyA7_0_I_30/A  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIJ14O9\[12\]/B  osc_count/sp_RNIJ14O9\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_1/C  can_control/OPB_DO_1_t_0_18_0_iv_1/Y  can_control/OPB_DO_1_t_0_18_0_iv_3/C  can_control/OPB_DO_1_t_0_18_0_iv_3/Y  can_control/OPB_DO_1_t_0_18_0_iv_4/C  can_control/OPB_DO_1_t_0_18_0_iv_4/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/B  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[22\]/CLK  brg1/cntr_dutyA\[22\]/Q  brg1/cntr_dutyA7_0_I_11/A  brg1/cntr_dutyA7_0_I_11/Y  brg1/cntr_dutyA7_0_I_16/A  brg1/cntr_dutyA7_0_I_16/Y  brg1/cntr_dutyA7_0_I_18/B  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m122_0/C  mel_mod/m122_0/Y  mel_mod/m123_0/B  mel_mod/m123_0/Y  mel_mod/m124_0/A  mel_mod/m124_0/Y  mel_mod/state_log_2__RNI6M8281\[6\]/A  mel_mod/state_log_2__RNI6M8281\[6\]/Y  mel_mod/counter/count_RNIOAHG62\[6\]/A  mel_mod/counter/count_RNIOAHG62\[6\]/Y  mel_mod/ack_time_set_RNIG1D8D4\[6\]/A  mel_mod/ack_time_set_RNIG1D8D4\[6\]/Y  mel_mod/ack_time_set_RNIU9CJB5\[6\]/A  mel_mod/ack_time_set_RNIU9CJB5\[6\]/Y  can_control/state1_RNIJ0NDA21/A  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNO\[27\]/A  brg1/cntr_dutyA_RNO\[27\]/Y  brg1/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI63KMA\[22\]/B  brg2/sample_time_set_RNI63KMA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_4/C  can_control/OPB_DO_1_t_0_8_0_iv_4/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/C  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/A  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/B  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[31\]/CLK  brg1/cntr_dutyC\[31\]/Q  brg1/cntr_dutyC6_0_I_34/B  brg1/cntr_dutyC6_0_I_34/Y  brg1/cntr_dutyC6_0_I_39/C  brg1/cntr_dutyC6_0_I_39/Y  brg1/cntr_dutyC6_0_I_41/B  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[9\]/CLK  brk2/cntr_dutyA\[9\]/Q  brk2/cntr_dutyA7_0_I_119/B  brk2/cntr_dutyA7_0_I_119/Y  brk2/cntr_dutyA7_0_I_124/C  brk2/cntr_dutyA7_0_I_124/Y  brk2/cntr_dutyA7_0_I_126/B  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[14\]/CLK  brk2/cntr_dutyA\[14\]/Q  brk2/cntr_dutyA7_0_I_99/B  brk2/cntr_dutyA7_0_I_99/Y  brk2/cntr_dutyA7_0_I_104/C  brk2/cntr_dutyA7_0_I_104/Y  brk2/cntr_dutyA7_0_I_106/B  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[23\]/CLK  brk2/cntr_dutyA\[23\]/Q  brk2/cntr_dutyA7_0_I_56/B  brk2/cntr_dutyA7_0_I_56/Y  brk2/cntr_dutyA7_0_I_61/C  brk2/cntr_dutyA7_0_I_61/Y  brk2/cntr_dutyA7_0_I_63/B  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[9\]/CLK  brk1/cntr_dutyA\[9\]/Q  brk1/cntr_dutyA7_0_I_119/B  brk1/cntr_dutyA7_0_I_119/Y  brk1/cntr_dutyA7_0_I_124/C  brk1/cntr_dutyA7_0_I_124/Y  brk1/cntr_dutyA7_0_I_126/B  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[14\]/CLK  brk1/cntr_dutyA\[14\]/Q  brk1/cntr_dutyA7_0_I_99/B  brk1/cntr_dutyA7_0_I_99/Y  brk1/cntr_dutyA7_0_I_104/C  brk1/cntr_dutyA7_0_I_104/Y  brk1/cntr_dutyA7_0_I_106/B  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[23\]/CLK  brk1/cntr_dutyA\[23\]/Q  brk1/cntr_dutyA7_0_I_56/B  brk1/cntr_dutyA7_0_I_56/Y  brk1/cntr_dutyA7_0_I_61/C  brk1/cntr_dutyA7_0_I_61/Y  brk1/cntr_dutyA7_0_I_63/B  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_1_data_RNIAL98A_0\[25\]/B  rs485_mod/sp485_1_data_RNIAL98A_0\[25\]/Y  rs485_mod/tst_spi_miso_d_RNI6QRIK\[25\]/A  rs485_mod/tst_spi_miso_d_RNI6QRIK\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIH74JK\[25\]/A  rs485_mod/tst_spi_miso_d_RNIH74JK\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/A  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/A  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[19\]/CLK  brg4/cntr_dutyA\[19\]/Q  brg4/cntr_dutyA7_0_I_2/A  brg4/cntr_dutyA7_0_I_2/Y  brg4/cntr_dutyA7_0_I_17/A  brg4/cntr_dutyA7_0_I_17/Y  brg4/cntr_dutyA7_0_I_18/A  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[4\]/CLK  pci_target/OPB_ADDR\[4\]/Q  pci_target/OPB_ADDR_RNINP5A\[4\]/A  pci_target/OPB_ADDR_RNINP5A\[4\]/Y  add_dec/P_SW_RE_0_a2_0_a2_0/B  add_dec/P_SW_RE_0_a2_0_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/B  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/CycleCount_RNIHOI4A\[1\]/B  brk1/CycleCount_RNIHOI4A\[1\]/Y  brk1/CycleCount_RNIMG44L\[1\]/A  brk1/CycleCount_RNIMG44L\[1\]/Y  brk1/CycleCount_RNIBDMMK1\[1\]/A  brk1/CycleCount_RNIBDMMK1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/B  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_1_data_RNI7I98A\[22\]/C  rs485_mod/sp485_1_data_RNI7I98A\[22\]/Y  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/B  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/Y  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/A  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/Y  rs485_mod/amtx_in_d_RNILA9RM\[22\]/A  rs485_mod/amtx_in_d_RNILA9RM\[22\]/Y  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/A  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/Y  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/A  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_69/A  brg1/cntr_dutyA7_0_I_69/Y  brg1/cntr_dutyA7_0_I_75/A  brg1/cntr_dutyA7_0_I_75/Y  brg1/cntr_dutyA7_0_I_78/A  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[13\]/CLK  brg1/cntr_dutyA\[13\]/Q  brg1/cntr_dutyA7_0_I_72/A  brg1/cntr_dutyA7_0_I_72/Y  brg1/cntr_dutyA7_0_I_76/A  brg1/cntr_dutyA7_0_I_76/Y  brg1/cntr_dutyA7_0_I_78/B  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  brg2/p_switch_m\[6\]/B  brg2/p_switch_m\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_5/A  can_control/OPB_DO_1_t_0_24_0_iv_5/Y  can_control/OPB_DO_1_t_0_24_0_iv_7/C  can_control/OPB_DO_1_t_0_24_0_iv_7/Y  can_control/state1_RNI14LCC3/C  can_control/state1_RNI14LCC3/Y  can_control/state1_RNIUE8LI3/C  can_control/state1_RNIUE8LI3/Y  can_control/state1_RNIIROTT3/A  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[5\]/CLK  brg2/cntr_dutyC\[5\]/Q  brg2/cntr_dutyC6_0_I_108/A  brg2/cntr_dutyC6_0_I_108/Y  brg2/cntr_dutyC6_0_I_113/A  brg2/cntr_dutyC6_0_I_113/Y  brg2/cntr_dutyC6_0_I_115/B  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/PD_DRV_EN_JAW_c_m/B  brg4/PD_DRV_EN_JAW_c_m/Y  can_control/OPB_DO_1_t_0_29_iv_7/C  can_control/OPB_DO_1_t_0_29_iv_7/Y  can_control/OPB_DO_1_t_0_29_iv_10/C  can_control/OPB_DO_1_t_0_29_iv_10/Y  can_control/control_RNIK422N7\[1\]/B  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_27/A  brg1/cntr_dutyA7_0_I_27/Y  brg1/cntr_dutyA7_0_I_29/A  brg1/cntr_dutyA7_0_I_29/Y  brg1/cntr_dutyA7_0_I_30/A  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/CNTL_FPGA1_c_m/B  brg4/CNTL_FPGA1_c_m/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/A  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_6/B  can_control/OPB_DO_1_t_0_16_0_iv_6/Y  can_control/OPB_DO_1_t_0_16_0_iv_10/A  can_control/OPB_DO_1_t_0_16_0_iv_10/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/B  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[5\]/CLK  pci_target/OPB_ADDR\[5\]/Q  add_dec/P_SW_RE_0_a2_0_a2_0/A  add_dec/P_SW_RE_0_a2_0_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/B  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/C  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/un1_OPB_RE/B  can_control/un1_OPB_RE/Y  can_control/un8_OPB_DO_5_RNICAVVJ/A  can_control/un8_OPB_DO_5_RNICAVVJ/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  brk1/CycleCount_RNIR008A1\[31\]/B  brk1/CycleCount_RNIR008A1\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/A  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[31\]/CLK  brg5/cntr_dutyA\[31\]/Q  brg5/cntr_dutyA7_0_I_38/A  brg5/cntr_dutyA7_0_I_38/Y  brg5/cntr_dutyA7_0_I_41/C  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[31\]/CLK  brg2/cntr_dutyA\[31\]/Q  brg2/cntr_dutyA7_0_I_38/A  brg2/cntr_dutyA7_0_I_38/Y  brg2/cntr_dutyA7_0_I_41/C  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[9\]/CLK  brg1/cntr_dutyC\[9\]/Q  brg1/cntr_dutyC6_0_I_112/A  brg1/cntr_dutyC6_0_I_112/Y  brg1/cntr_dutyC6_0_I_114/A  brg1/cntr_dutyC6_0_I_114/Y  brg1/cntr_dutyC6_0_I_115/A  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[10\]/CLK  brg3/cntr_dutyA\[10\]/Q  brg3/cntr_dutyA7_0_I_71/A  brg3/cntr_dutyA7_0_I_71/Y  brg3/cntr_dutyA7_0_I_77/A  brg3/cntr_dutyA7_0_I_77/Y  brg3/cntr_dutyA7_0_I_78/C  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[21\]/CLK  brg3/cntr_dutyA\[21\]/Q  brg3/cntr_dutyA7_0_I_12/A  brg3/cntr_dutyA7_0_I_12/Y  brg3/cntr_dutyA7_0_I_17/C  brg3/cntr_dutyA7_0_I_17/Y  brg3/cntr_dutyA7_0_I_18/A  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIAI8UA\[19\]/B  brg2/CycleCount_RNIAI8UA\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/C  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/A  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_0/C  Clocks/m5_0_0/Y  Clocks/m8_0/C  Clocks/m8_0/Y  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/B  Clocks/Clk10HzDiv_RNIJPSIE2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/C  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/B  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_39/A  brg5/cntr_dutyA7_0_I_39/Y  brg5/cntr_dutyA7_0_I_41/B  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_39/A  brg2/cntr_dutyA7_0_I_39/Y  brg2/cntr_dutyA7_0_I_41/B  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  can_control/OPB_DO_1_t_0_19_0_iv_4/B  can_control/OPB_DO_1_t_0_19_0_iv_4/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/C  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/B  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2_0/B  add_dec/DI_RE_0_a2_2_a2_0/Y  can_control/OPB_DO_1_t_0_17_0_iv_3/B  can_control/OPB_DO_1_t_0_17_0_iv_3/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/C  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/B  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNI5OJQF\[8\]/A  ad2_mod/data_length_RNI5OJQF\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB_RNIHS8Q1\[6\]/B  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB_RNILJ8Q2\[6\]/B  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO_0\[30\]/B  brg1/cntr_dutyB_RNO_0\[30\]/Y  brg1/cntr_dutyB_RNO\[30\]/B  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC_RNIS8U13\[6\]/B  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA_RNIH5SQ\[6\]/B  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO_0\[30\]/B  brk2/cntr_dutyA_RNO_0\[30\]/Y  brk2/cntr_dutyA_RNO\[30\]/B  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA_RNIA3S21\[6\]/B  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO_0\[30\]/B  brk1/cntr_dutyA_RNO_0\[30\]/Y  brk1/cntr_dutyA_RNO\[30\]/B  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[3\]/CLK  brk2/cntr_dutyA\[3\]/Q  brk2/cntr_dutyA7_0_I_132/A  brk2/cntr_dutyA7_0_I_132/Y  brk2/cntr_dutyA7_0_I_136/C  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[3\]/CLK  brk1/cntr_dutyA\[3\]/Q  brk1/cntr_dutyA7_0_I_132/A  brk1/cntr_dutyA7_0_I_132/Y  brk1/cntr_dutyA7_0_I_136/C  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/B  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m178_0/C  mel_mod/m178_0/Y  mel_mod/m179_0/B  mel_mod/m179_0/Y  mel_mod/m181_0/A  mel_mod/m181_0/Y  mel_mod/state_log_2__RNIFVK5H1\[4\]/A  mel_mod/state_log_2__RNIFVK5H1\[4\]/Y  mel_mod/counter/count_RNIU3K1F2\[4\]/A  mel_mod/counter/count_RNIU3K1F2\[4\]/Y  mel_mod/ack_time_set_RNIDLP3L4\[4\]/A  mel_mod/ack_time_set_RNIDLP3L4\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/A  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2_0/B  add_dec/DO_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_12_0_iv_2/B  can_control/OPB_DO_1_t_0_12_0_iv_2/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/A  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_13/C  can_control/OPB_DO_1_t_0_12_0_iv_13/Y  can_control/OPB_DO_1_t_0_12_0_iv_16/C  can_control/OPB_DO_1_t_0_12_0_iv_16/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/C  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/clk_divider_RNI5FVVA\[1\]/A  brg2/clk_divider_RNI5FVVA\[1\]/Y  brg2/over_curr_buf_RNIKPB2M/C  brg2/over_curr_buf_RNIKPB2M/Y  brg2/over_i_set_RNIE3HKB1\[1\]/B  brg2/over_i_set_RNIE3HKB1\[1\]/Y  brg2/CycleCount_RNIUD0L02\[1\]/B  brg2/CycleCount_RNIUD0L02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/C  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[5\]/CLK  brg1/cntr_dutyC\[5\]/Q  brg1/cntr_dutyC6_0_I_108/A  brg1/cntr_dutyC6_0_I_108/Y  brg1/cntr_dutyC6_0_I_113/A  brg1/cntr_dutyC6_0_I_113/Y  brg1/cntr_dutyC6_0_I_115/B  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m2_0/B  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_51/B  brg5/cntr_dutyC6_0_I_51/Y  brg5/cntr_dutyC6_0_I_52/C  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_51/B  brg5/cntr_dutyB6_0_I_51/Y  brg5/cntr_dutyB6_0_I_52/C  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_51/B  brg4/cntr_dutyC6_0_I_51/Y  brg4/cntr_dutyC6_0_I_52/C  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_51/B  brg4/cntr_dutyB6_0_I_51/Y  brg4/cntr_dutyB6_0_I_52/C  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_51/B  brg3/cntr_dutyC6_0_I_51/Y  brg3/cntr_dutyC6_0_I_52/C  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_51/B  brg2/cntr_dutyB6_0_I_51/Y  brg2/cntr_dutyB6_0_I_52/C  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un9_OPB_DO_i_o3/B  ad2_mod/un9_OPB_DO_i_o3/Y  ad2_mod/data_length_RNIU8VM8\[5\]/B  ad2_mod/data_length_RNIU8VM8\[5\]/Y  can_control/state1_RNIA7N0H1/B  can_control/state1_RNIA7N0H1/Y  can_control/state1_RNIADBQN1/C  can_control/state1_RNIADBQN1/Y  can_control/state1_RNIM3SD33/B  can_control/state1_RNIM3SD33/Y  can_control/state1_RNI3T7H57/B  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[10\]/CLK  brg1/cntr_dutyA\[10\]/Q  brg1/cntr_dutyA7_0_I_71/A  brg1/cntr_dutyA7_0_I_71/Y  brg1/cntr_dutyA7_0_I_77/A  brg1/cntr_dutyA7_0_I_77/Y  brg1/cntr_dutyA7_0_I_78/C  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI8D6QK\[4\]/B  brk1/over_i_set_RNI8D6QK\[4\]/Y  brk1/sample_time_set_RNI0M5UV\[4\]/C  brk1/sample_time_set_RNI0M5UV\[4\]/Y  brk1/sample_time_set_RNICMGUV1\[4\]/B  brk1/sample_time_set_RNICMGUV1\[4\]/Y  brk1/sample_time_set_RNIDIMKS8\[4\]/B  brk1/sample_time_set_RNIDIMKS8\[4\]/Y  brk1/sample_time_set_RNI8GF3GE\[4\]/C  brk1/sample_time_set_RNI8GF3GE\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/B  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un27_OPB_DO/C  ad1_mod/un27_OPB_DO/Y  ad1_mod/status_RNI039VA\[1\]/B  ad1_mod/status_RNI039VA\[1\]/Y  ad1_mod/control_0_RNIOVTDS\[1\]/A  ad1_mod/control_0_RNIOVTDS\[1\]/Y  ad1_mod/control_0_RNIBC0GQ2\[1\]/A  ad1_mod/control_0_RNIBC0GQ2\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_16/A  can_control/OPB_DO_1_t_0_29_iv_16/Y  can_control/control_RNIUUONBM\[1\]/A  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[21\]/CLK  brg1/cntr_dutyA\[21\]/Q  brg1/cntr_dutyA7_0_I_12/A  brg1/cntr_dutyA7_0_I_12/Y  brg1/cntr_dutyA7_0_I_17/C  brg1/cntr_dutyA7_0_I_17/Y  brg1/cntr_dutyA7_0_I_18/A  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  brk2/clk_divider_RNIG9OF02\[13\]/C  brk2/clk_divider_RNIG9OF02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/KVBENLP_CNTL_c_m/B  brg4/KVBENLP_CNTL_c_m/Y  can_control/OPB_DO_1_t_0_18_0_iv_4/A  can_control/OPB_DO_1_t_0_18_0_iv_4/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/B  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/A  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIF9GRV\[25\]/C  brg2/sample_time_set_RNIF9GRV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_4/C  can_control/OPB_DO_1_t_0_5_0_iv_4/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/B  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[1\]/B  brg1/digital_in_m\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_8/C  can_control/OPB_DO_1_t_0_29_iv_8/Y  can_control/control_RNIAT3NC3\[1\]/C  can_control/control_RNIAT3NC3\[1\]/Y  can_control/control_RNIK422N7\[1\]/A  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[0\]/CLK  brg2/cntr_freq\[0\]/Q  brg2/cntr_freq_RNIMDG5\[0\]/C  brg2/cntr_freq_RNIMDG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_bytes_RNIOMBST\[8\]/A  coll_mod/txr_bytes_RNIOMBST\[8\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/B  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNO\[26\]/A  brg5/cntr_dutyC_RNO\[26\]/Y  brg5/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNO\[26\]/A  brg4/cntr_dutyC_RNO\[26\]/Y  brg4/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNO\[26\]/A  brg4/cntr_dutyB_RNO\[26\]/Y  brg4/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNO\[26\]/A  brg3/cntr_dutyC_RNO\[26\]/Y  brg3/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNO\[26\]/A  brg2/cntr_dutyA_RNO\[26\]/Y  brg2/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNO\[26\]/A  brg2/cntr_dutyB_RNO\[26\]/Y  brg2/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNO\[26\]/A  brg5/cntr_dutyB_RNO\[26\]/Y  brg5/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNO\[26\]/A  brg1/cntr_dutyC_RNO\[26\]/Y  brg1/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNO\[26\]/A  brg1/cntr_dutyB_RNO\[26\]/Y  brg1/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNO\[26\]/A  brg5/cntr_dutyA_RNO\[26\]/Y  brg5/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/liled_clk_en_RNIU6936/B  coll_mod/liled_clk_en_RNIU6936/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_8_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_8_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_8/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_8/Y  can_control/control_RNIJVS4FD\[0\]/A  can_control/control_RNIJVS4FD\[0\]/Y  can_control/control_RNIIKDVKJ1\[0\]/B  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/state1_RNI5PRML/B  can_control/state1_RNI5PRML/Y  can_control/state1_RNITTNM91/A  can_control/state1_RNITTNM91/Y  can_control/state1_RNIV21MK1/C  can_control/state1_RNIV21MK1/Y  can_control/state1_RNIEKN0B3/C  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[2\]/CLK  brk2/cntr_dutyA\[2\]/Q  brk2/cntr_dutyA7_0_I_133/A  brk2/cntr_dutyA7_0_I_133/Y  brk2/cntr_dutyA7_0_I_136/B  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[2\]/CLK  brk1/cntr_dutyA\[2\]/Q  brk1/cntr_dutyA7_0_I_133/A  brk1/cntr_dutyA7_0_I_133/Y  brk1/cntr_dutyA7_0_I_136/B  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/tx_size_RNI77C3C\[3\]/A  hotlink/tx_size_RNI77C3C\[3\]/Y  hotlink/fo_control_rx_RNI6TN6O\[3\]/C  hotlink/fo_control_rx_RNI6TN6O\[3\]/Y  hotlink/fo_control_rx_RNIO0H982\[3\]/B  hotlink/fo_control_rx_RNIO0H982\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/A  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/fo_control_tx_RNIVRNBC\[1\]/A  hotlink/fo_control_tx_RNIVRNBC\[1\]/Y  hotlink/reset_cntr_RNI32OS31\[1\]/B  hotlink/reset_cntr_RNI32OS31\[1\]/Y  hotlink/rtclk_divider_RNIDU8K34\[1\]/A  hotlink/rtclk_divider_RNIDU8K34\[1\]/Y  hotlink/glitch_count_RNI1E04U9\[1\]/B  hotlink/glitch_count_RNI1E04U9\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/C  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/SPENLP_CNTL_c_m/B  brg4/SPENLP_CNTL_c_m/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/B  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/B  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_93/A  brk2/cntr_dutyA7_0_I_93/Y  brk2/cntr_dutyA7_0_I_94/B  brk2/cntr_dutyA7_0_I_94/Y  brk2/cntr_dutyA7_0_I_95/C  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_93/A  brk1/cntr_dutyA7_0_I_93/Y  brk1/cntr_dutyA7_0_I_94/B  brk1/cntr_dutyA7_0_I_94/Y  brk1/cntr_dutyA7_0_I_95/C  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[2\]/CLK  brg2/cntr_freq\[2\]/Q  brg2/clk_divider_RNID2D5\[1\]/A  brg2/clk_divider_RNID2D5\[1\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/B  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI52KMA\[21\]/B  brg2/sample_time_set_RNI52KMA\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_5/A  can_control/OPB_DO_1_t_0_9_0_iv_5/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/B  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/AD1_RE_0_a2_0_a2/B  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un12_OPB_DO_1_RNII7498/B  ad1_mod/un12_OPB_DO_1_RNII7498/Y  ad1_mod/un2_OPB_DO_1_RNIEIDM51/A  ad1_mod/un2_OPB_DO_1_RNIEIDM51/Y  ad1_mod/un2_OPB_DO_1_RNIBIABC1/A  ad1_mod/un2_OPB_DO_1_RNIBIABC1/Y  pci_target/sp_dr_RNI5FNECA\[4\]/B  pci_target/sp_dr_RNI5FNECA\[4\]/Y  pci_target/sp_dr_RNIK16QKG\[4\]/A  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI480TK\[11\]/B  brk1/over_i_set_RNI480TK\[11\]/Y  brk1/over_i_set_RNILHQMB1\[11\]/B  brk1/over_i_set_RNILHQMB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNI820UV\[31\]/C  brg3/CycleCount_RNI820UV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/C  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/Y  add_dec/ADSEL_WE_0_a2_3_a2_1/A  add_dec/ADSEL_WE_0_a2_3_a2_1/Y  add_dec/SP2_WE_0_a2_2_a2_0/B  add_dec/SP2_WE_0_a2_2_a2_0/Y  add_dec/DO_RE_0_a2_0_a2/A  add_dec/DO_RE_0_a2_0_a2/Y  brg4/CNTL_FPGA0_c_m/B  brg4/CNTL_FPGA0_c_m/Y  can_control/OPB_DO_1_t_0_15_0_iv_2/B  can_control/OPB_DO_1_t_0_15_0_iv_2/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/C  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/ADSEL_RE_0_a2_0_a2/B  add_dec/ADSEL_RE_0_a2_0_a2/Y  can_control/OPB_DO_1_t_0_25_0_iv_2/B  can_control/OPB_DO_1_t_0_25_0_iv_2/Y  can_control/OPB_DO_1_t_0_25_0_iv_8/B  can_control/OPB_DO_1_t_0_25_0_iv_8/Y  can_control/OPB_DO_1_t_0_25_0_iv_10/C  can_control/OPB_DO_1_t_0_25_0_iv_10/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_7/A  brg5/cntr_dutyA7_0_I_7/Y  brg5/cntr_dutyA7_0_I_15/B  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140_0/A  brg5/cntr_dutyA7_0_I_140_0/Y  brg5/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_7/A  brg2/cntr_dutyA7_0_I_7/Y  brg2/cntr_dutyA7_0_I_15/B  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140_0/A  brg2/cntr_dutyA7_0_I_140_0/Y  brg2/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_RNILQJ8_0\[0\]/B  ad2_mod/control_RNILQJ8_0\[0\]/Y  ad2_mod/control_0_RNIIUI9\[1\]/A  ad2_mod/control_0_RNIIUI9\[1\]/Y  ad2_mod/state_RNO\[21\]/B  ad2_mod/state_RNO\[21\]/Y  ad2_mod/state\[21\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[23\]/CLK  brg3/cntr_dutyB\[23\]/Q  brg3/cntr_dutyB6_0_I_60/A  brg3/cntr_dutyB6_0_I_60/Y  brg3/cntr_dutyB6_0_I_63/C  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/G_521_2/B  ad2_mod/G_521_2/Y  ad2_mod/G_521/C  ad2_mod/G_521/Y  pci_target/OPB_m7_15/B  pci_target/OPB_m7_15/Y  pci_target/sp_dr_RNIK16QKG\[4\]/B  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_92/A  brk2/cntr_dutyA7_0_I_92/Y  brk2/cntr_dutyA7_0_I_94/A  brk2/cntr_dutyA7_0_I_94/Y  brk2/cntr_dutyA7_0_I_95/C  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_92/A  brk1/cntr_dutyA7_0_I_92/Y  brk1/cntr_dutyA7_0_I_94/A  brk1/cntr_dutyA7_0_I_94/Y  brk1/cntr_dutyA7_0_I_95/C  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIODN3B\[27\]/B  brk1/sample_time_set_RNIODN3B\[27\]/Y  brk1/CycleCount_RNIMRAHL\[27\]/B  brk1/CycleCount_RNIMRAHL\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_13/C  can_control/OPB_DO_1_t_0_3_0_iv_13/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/B  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIPEN3B\[28\]/B  brk1/sample_time_set_RNIPEN3B\[28\]/Y  brk1/CycleCount_RNIOTAHL\[28\]/B  brk1/CycleCount_RNIOTAHL\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_11/C  can_control/OPB_DO_1_t_0_2_0_iv_11/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/B  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_26/A  brg5/cntr_dutyB6_0_I_26/Y  brg5/cntr_dutyB6_0_I_28/C  brg5/cntr_dutyB6_0_I_28/Y  brg5/cntr_dutyB6_0_I_30/B  brg5/cntr_dutyB6_0_I_30/Y  brg5/cntr_dutyB6_0_I_65/A  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNO\[26\]/A  brg4/cntr_dutyA_RNO\[26\]/Y  brg4/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNO\[26\]/A  brg3/cntr_dutyA_RNO\[26\]/Y  brg3/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[17\]/B  brg1/digital_in_m\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_2/C  can_control/OPB_DO_1_t_0_13_0_iv_2/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/A  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/A  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[0\]/CLK  brg5/cntr_freq\[0\]/Q  brg5/cntr_freq_RNIGJK5\[0\]/A  brg5/cntr_freq_RNIGJK5\[0\]/Y  brg5/cntr_freq_RNI8CFF\[1\]/C  brg5/cntr_freq_RNI8CFF\[1\]/Y  brg5/cntr_freq_RNISNKO4\[1\]/C  brg5/cntr_freq_RNISNKO4\[1\]/Y  brg5/cntr_freq_RNIK7338\[3\]/C  brg5/cntr_freq_RNIK7338\[3\]/Y  brg5/cntr_freq_RNIVLDN71\[3\]/C  brg5/cntr_freq_RNIVLDN71\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[25\]/B  brg1/dev_sp1_m\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_0/C  can_control/OPB_DO_1_t_0_5_0_iv_0/Y  can_control/OPB_DO_1_t_0_5_0_iv_1/C  can_control/OPB_DO_1_t_0_5_0_iv_1/Y  can_control/OPB_DO_1_t_0_5_0_iv_4/B  can_control/OPB_DO_1_t_0_5_0_iv_4/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/B  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_10_0_iv_0/B  can_control/OPB_DO_1_t_0_10_0_iv_0/Y  can_control/OPB_DO_1_t_0_10_0_iv_1/C  can_control/OPB_DO_1_t_0_10_0_iv_1/Y  can_control/OPB_DO_1_t_0_10_0_iv_4/B  can_control/OPB_DO_1_t_0_10_0_iv_4/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/C  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/B  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_13/B  can_control/OPB_DO_1_t_0_10_0_iv_13/Y  can_control/OPB_DO_1_t_0_10_0_iv_16/C  can_control/OPB_DO_1_t_0_10_0_iv_16/Y  can_control/OPB_DO_1_t_0_10_0_iv_17/C  can_control/OPB_DO_1_t_0_10_0_iv_17/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_9_0_iv_0/B  can_control/OPB_DO_1_t_0_9_0_iv_0/Y  can_control/OPB_DO_1_t_0_9_0_iv_1/C  can_control/OPB_DO_1_t_0_9_0_iv_1/Y  can_control/OPB_DO_1_t_0_9_0_iv_3/C  can_control/OPB_DO_1_t_0_9_0_iv_3/Y  can_control/OPB_DO_1_t_0_9_0_iv_5/B  can_control/OPB_DO_1_t_0_9_0_iv_5/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/B  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_3_RNI11L9A/C  hotlink/un115_OPB_DO_3_RNI11L9A/Y  can_control/OPB_DO_1_t_0_9_0_iv_14/B  can_control/OPB_DO_1_t_0_9_0_iv_14/Y  PCI_AD_pad_RNO_0\[21\]/C  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[8\]/CLK  brg5/cntr_dutyC\[8\]/Q  brg5/cntr_dutyC6_0_I_124/A  brg5/cntr_dutyC6_0_I_124/Y  brg5/cntr_dutyC6_0_I_126/B  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[13\]/CLK  brg5/cntr_dutyC\[13\]/Q  brg5/cntr_dutyC6_0_I_104/A  brg5/cntr_dutyC6_0_I_104/Y  brg5/cntr_dutyC6_0_I_106/B  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[22\]/CLK  brg5/cntr_dutyC\[22\]/Q  brg5/cntr_dutyC6_0_I_61/A  brg5/cntr_dutyC6_0_I_61/Y  brg5/cntr_dutyC6_0_I_63/B  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[8\]/CLK  brg5/cntr_dutyB\[8\]/Q  brg5/cntr_dutyB6_0_I_124/A  brg5/cntr_dutyB6_0_I_124/Y  brg5/cntr_dutyB6_0_I_126/B  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[13\]/CLK  brg5/cntr_dutyB\[13\]/Q  brg5/cntr_dutyB6_0_I_104/A  brg5/cntr_dutyB6_0_I_104/Y  brg5/cntr_dutyB6_0_I_106/B  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[22\]/CLK  brg5/cntr_dutyB\[22\]/Q  brg5/cntr_dutyB6_0_I_61/A  brg5/cntr_dutyB6_0_I_61/Y  brg5/cntr_dutyB6_0_I_63/B  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[8\]/CLK  brg4/cntr_dutyC\[8\]/Q  brg4/cntr_dutyC6_0_I_124/A  brg4/cntr_dutyC6_0_I_124/Y  brg4/cntr_dutyC6_0_I_126/B  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[13\]/CLK  brg4/cntr_dutyC\[13\]/Q  brg4/cntr_dutyC6_0_I_104/A  brg4/cntr_dutyC6_0_I_104/Y  brg4/cntr_dutyC6_0_I_106/B  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[22\]/CLK  brg4/cntr_dutyC\[22\]/Q  brg4/cntr_dutyC6_0_I_61/A  brg4/cntr_dutyC6_0_I_61/Y  brg4/cntr_dutyC6_0_I_63/B  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[8\]/CLK  brg4/cntr_dutyB\[8\]/Q  brg4/cntr_dutyB6_0_I_124/A  brg4/cntr_dutyB6_0_I_124/Y  brg4/cntr_dutyB6_0_I_126/B  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[13\]/CLK  brg4/cntr_dutyB\[13\]/Q  brg4/cntr_dutyB6_0_I_104/A  brg4/cntr_dutyB6_0_I_104/Y  brg4/cntr_dutyB6_0_I_106/B  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[22\]/CLK  brg4/cntr_dutyB\[22\]/Q  brg4/cntr_dutyB6_0_I_61/A  brg4/cntr_dutyB6_0_I_61/Y  brg4/cntr_dutyB6_0_I_63/B  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[8\]/CLK  brg3/cntr_dutyC\[8\]/Q  brg3/cntr_dutyC6_0_I_124/A  brg3/cntr_dutyC6_0_I_124/Y  brg3/cntr_dutyC6_0_I_126/B  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[13\]/CLK  brg3/cntr_dutyC\[13\]/Q  brg3/cntr_dutyC6_0_I_104/A  brg3/cntr_dutyC6_0_I_104/Y  brg3/cntr_dutyC6_0_I_106/B  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[22\]/CLK  brg3/cntr_dutyC\[22\]/Q  brg3/cntr_dutyC6_0_I_61/A  brg3/cntr_dutyC6_0_I_61/Y  brg3/cntr_dutyC6_0_I_63/B  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[8\]/CLK  brg2/cntr_dutyB\[8\]/Q  brg2/cntr_dutyB6_0_I_124/A  brg2/cntr_dutyB6_0_I_124/Y  brg2/cntr_dutyB6_0_I_126/B  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[13\]/CLK  brg2/cntr_dutyB\[13\]/Q  brg2/cntr_dutyB6_0_I_104/A  brg2/cntr_dutyB6_0_I_104/Y  brg2/cntr_dutyB6_0_I_106/B  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[22\]/CLK  brg2/cntr_dutyB\[22\]/Q  brg2/cntr_dutyB6_0_I_61/A  brg2/cntr_dutyB6_0_I_61/Y  brg2/cntr_dutyB6_0_I_63/B  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[29\]/CLK  brk2/cntr_dutyA\[29\]/Q  brk2/cntr_dutyA7_0_I_32/A  brk2/cntr_dutyA7_0_I_32/Y  brk2/cntr_dutyA7_0_I_36/C  brk2/cntr_dutyA7_0_I_36/Y  brk2/cntr_dutyA7_0_I_40/C  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[29\]/CLK  brk1/cntr_dutyA\[29\]/Q  brk1/cntr_dutyA7_0_I_32/A  brk1/cntr_dutyA7_0_I_32/Y  brk1/cntr_dutyA7_0_I_36/C  brk1/cntr_dutyA7_0_I_36/Y  brk1/cntr_dutyA7_0_I_40/C  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIJ6LU9\[2\]/B  Clocks/Clk10HzDiv_RNIJ6LU9\[2\]/Y  Clocks/Clk10HzDiv_RNINBHFT\[2\]/A  Clocks/Clk10HzDiv_RNINBHFT\[2\]/Y  Clocks/Clk10HzDiv_RNI17IM42\[2\]/A  Clocks/Clk10HzDiv_RNI17IM42\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/A  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[9\]/CLK  brg5/cntr_dutyC\[9\]/Q  brg5/cntr_dutyC6_0_I_123/A  brg5/cntr_dutyC6_0_I_123/Y  brg5/cntr_dutyC6_0_I_126/C  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[14\]/CLK  brg5/cntr_dutyC\[14\]/Q  brg5/cntr_dutyC6_0_I_103/A  brg5/cntr_dutyC6_0_I_103/Y  brg5/cntr_dutyC6_0_I_106/C  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[23\]/CLK  brg5/cntr_dutyC\[23\]/Q  brg5/cntr_dutyC6_0_I_60/A  brg5/cntr_dutyC6_0_I_60/Y  brg5/cntr_dutyC6_0_I_63/C  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[9\]/CLK  brg5/cntr_dutyB\[9\]/Q  brg5/cntr_dutyB6_0_I_123/A  brg5/cntr_dutyB6_0_I_123/Y  brg5/cntr_dutyB6_0_I_126/C  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[14\]/CLK  brg5/cntr_dutyB\[14\]/Q  brg5/cntr_dutyB6_0_I_103/A  brg5/cntr_dutyB6_0_I_103/Y  brg5/cntr_dutyB6_0_I_106/C  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[23\]/CLK  brg5/cntr_dutyB\[23\]/Q  brg5/cntr_dutyB6_0_I_60/A  brg5/cntr_dutyB6_0_I_60/Y  brg5/cntr_dutyB6_0_I_63/C  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[9\]/CLK  brg4/cntr_dutyC\[9\]/Q  brg4/cntr_dutyC6_0_I_123/A  brg4/cntr_dutyC6_0_I_123/Y  brg4/cntr_dutyC6_0_I_126/C  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[14\]/CLK  brg4/cntr_dutyC\[14\]/Q  brg4/cntr_dutyC6_0_I_103/A  brg4/cntr_dutyC6_0_I_103/Y  brg4/cntr_dutyC6_0_I_106/C  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[23\]/CLK  brg4/cntr_dutyC\[23\]/Q  brg4/cntr_dutyC6_0_I_60/A  brg4/cntr_dutyC6_0_I_60/Y  brg4/cntr_dutyC6_0_I_63/C  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[9\]/CLK  brg4/cntr_dutyB\[9\]/Q  brg4/cntr_dutyB6_0_I_123/A  brg4/cntr_dutyB6_0_I_123/Y  brg4/cntr_dutyB6_0_I_126/C  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[14\]/CLK  brg4/cntr_dutyB\[14\]/Q  brg4/cntr_dutyB6_0_I_103/A  brg4/cntr_dutyB6_0_I_103/Y  brg4/cntr_dutyB6_0_I_106/C  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[23\]/CLK  brg4/cntr_dutyB\[23\]/Q  brg4/cntr_dutyB6_0_I_60/A  brg4/cntr_dutyB6_0_I_60/Y  brg4/cntr_dutyB6_0_I_63/C  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[9\]/CLK  brg3/cntr_dutyC\[9\]/Q  brg3/cntr_dutyC6_0_I_123/A  brg3/cntr_dutyC6_0_I_123/Y  brg3/cntr_dutyC6_0_I_126/C  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[14\]/CLK  brg3/cntr_dutyC\[14\]/Q  brg3/cntr_dutyC6_0_I_103/A  brg3/cntr_dutyC6_0_I_103/Y  brg3/cntr_dutyC6_0_I_106/C  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[23\]/CLK  brg3/cntr_dutyC\[23\]/Q  brg3/cntr_dutyC6_0_I_60/A  brg3/cntr_dutyC6_0_I_60/Y  brg3/cntr_dutyC6_0_I_63/C  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[9\]/CLK  brg2/cntr_dutyB\[9\]/Q  brg2/cntr_dutyB6_0_I_123/A  brg2/cntr_dutyB6_0_I_123/Y  brg2/cntr_dutyB6_0_I_126/C  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[14\]/CLK  brg2/cntr_dutyB\[14\]/Q  brg2/cntr_dutyB6_0_I_103/A  brg2/cntr_dutyB6_0_I_103/Y  brg2/cntr_dutyB6_0_I_106/C  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[23\]/CLK  brg2/cntr_dutyB\[23\]/Q  brg2/cntr_dutyB6_0_I_60/A  brg2/cntr_dutyB6_0_I_60/Y  brg2/cntr_dutyB6_0_I_63/C  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/clk_divider_RNIM0QA\[1\]/B  brg2/clk_divider_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[9\]/C  brg2/cntr_freq_RNIC2LL\[9\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/clk_divider_RNIM0QA\[1\]/B  brg2/clk_divider_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[9\]/C  brg2/cntr_freq_RNIC2LL\[9\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeA_RNO_0/A  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_51/B  brg3/cntr_dutyB6_0_I_51/Y  brg3/cntr_dutyB6_0_I_52/C  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_51/B  brg1/cntr_dutyB6_0_I_51/Y  brg1/cntr_dutyB6_0_I_52/C  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIGMSPA\[0\]/B  brg2/CycleCount_RNIGMSPA\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_13/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[27\]/B  brg1/dev_sp1_m\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_0/C  can_control/OPB_DO_1_t_0_3_0_iv_0/Y  can_control/OPB_DO_1_t_0_3_0_iv_1/C  can_control/OPB_DO_1_t_0_3_0_iv_1/Y  can_control/OPB_DO_1_t_0_3_0_iv_3/C  can_control/OPB_DO_1_t_0_3_0_iv_3/Y  can_control/OPB_DO_1_t_0_3_0_iv_5/B  can_control/OPB_DO_1_t_0_3_0_iv_5/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/C  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_13/B  can_control/OPB_DO_1_t_0_3_0_iv_13/Y  can_control/OPB_DO_1_t_0_3_0_iv_17/B  can_control/OPB_DO_1_t_0_3_0_iv_17/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[19\]/CLK  brg3/cntr_dutyA\[19\]/Q  brg3/cntr_dutyA7_0_I_2/A  brg3/cntr_dutyA7_0_I_2/Y  brg3/cntr_dutyA7_0_I_17/A  brg3/cntr_dutyA7_0_I_17/Y  brg3/cntr_dutyA7_0_I_18/A  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2_0/B  add_dec/DO_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_7_0_iv_2/B  can_control/OPB_DO_1_t_0_7_0_iv_2/Y  can_control/OPB_DO_1_t_0_7_0_iv_4/A  can_control/OPB_DO_1_t_0_7_0_iv_4/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_10/A  can_control/OPB_DO_1_t_0_7_0_iv_10/Y  can_control/OPB_DO_1_t_0_7_0_iv_16/B  can_control/OPB_DO_1_t_0_7_0_iv_16/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/C  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[4\]/CLK  brk2/cntr_dutyA\[4\]/Q  brk2/cntr_dutyA7_0_I_130/B  brk2/cntr_dutyA7_0_I_130/Y  brk2/cntr_dutyA7_0_I_135/C  brk2/cntr_dutyA7_0_I_135/Y  brk2/cntr_dutyA7_0_I_137/B  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[4\]/CLK  brk1/cntr_dutyA\[4\]/Q  brk1/cntr_dutyA7_0_I_130/B  brk1/cntr_dutyA7_0_I_130/Y  brk1/cntr_dutyA7_0_I_135/C  brk1/cntr_dutyA7_0_I_135/Y  brk1/cntr_dutyA7_0_I_137/B  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNIAN20B\[18\]/C  brg5/sample_time_set_RNIAN20B\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_6/C  can_control/OPB_DO_1_t_0_12_0_iv_6/Y  can_control/OPB_DO_1_t_0_12_0_iv_9/C  can_control/OPB_DO_1_t_0_12_0_iv_9/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/C  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv_17/B  can_control/OPB_DO_1_t_0_12_0_iv_17/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/pci_cmd_RNIF4IL6C\[2\]/A  pci_target/pci_cmd_RNIF4IL6C\[2\]/Y  pci_target/sp_dr_RNICOV1MC\[18\]/C  pci_target/sp_dr_RNICOV1MC\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[31\]/CLK  brg4/cntr_dutyA\[31\]/Q  brg4/cntr_dutyA7_0_I_38/A  brg4/cntr_dutyA7_0_I_38/Y  brg4/cntr_dutyA7_0_I_41/C  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/A  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_3/Y  coll_mod/actled_clk_en_RNI1O986/B  coll_mod/actled_clk_en_RNI1O986/Y  coll_mod/txr_busy_RNIA23KC/C  coll_mod/txr_busy_RNIA23KC/Y  coll_mod/txr_busy_RNI0H8BB1/A  coll_mod/txr_busy_RNI0H8BB1/Y  can_control/control_RNIO09TIA1\[1\]/A  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[14\]/CLK  pci_target/OPB_ADDR\[14\]/Q  add_dec/RES_OUT_WE_0_a2_4_a2_3/B  add_dec/RES_OUT_WE_0_a2_4_a2_3/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNINCLAE\[5\]/C  brg1/CycleCount_RNINCLAE\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_14/A  can_control/OPB_DO_1_t_0_25_0_iv_14/Y  can_control/OPB_DO_1_t_0_25_0_iv_24/B  can_control/OPB_DO_1_t_0_25_0_iv_24/Y  can_control/OPB_DO_1_t_0_25_0_iv_31/A  can_control/OPB_DO_1_t_0_25_0_iv_31/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/C  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_39/A  brg4/cntr_dutyA7_0_I_39/Y  brg4/cntr_dutyA7_0_I_41/B  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/Y  add_dec/ADSEL_WE_0_a2_3_a2_1/A  add_dec/ADSEL_WE_0_a2_3_a2_1/Y  add_dec/SP2_WE_0_a2_2_a2_0/B  add_dec/SP2_WE_0_a2_2_a2_0/Y  add_dec/DO_RE_0_a2_0_a2_0/A  add_dec/DO_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_21_0_iv_3/B  can_control/OPB_DO_1_t_0_21_0_iv_3/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/C  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  osc_count/un10_OPB_DO/A  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_15_0_iv_0/B  can_control/OPB_DO_1_t_0_15_0_iv_0/Y  can_control/OPB_DO_1_t_0_15_0_iv_2/A  can_control/OPB_DO_1_t_0_15_0_iv_2/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/C  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_6/B  can_control/OPB_DO_1_t_0_15_0_iv_6/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_15/C  can_control/OPB_DO_1_t_0_15_0_iv_15/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/pci_cmd_RNI2CRRHT\[2\]/A  pci_target/pci_cmd_RNI2CRRHT\[2\]/Y  pci_target/sp_dr_RNISS881U\[15\]/C  pci_target/sp_dr_RNISS881U\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIJ1TK_0\[0\]/B  ad1_mod/control_RNIJ1TK_0\[0\]/Y  ad1_mod/control_RNI0SSV\[1\]/A  ad1_mod/control_RNI0SSV\[1\]/Y  ad1_mod/state_RNO\[20\]/B  ad1_mod/state_RNO\[20\]/Y  ad1_mod/state\[20\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/A  coll_mod/un32_OPB_DO_0_a2_RNIGHSU4/Y  coll_mod/un32_OPB_DO_0_a2_RNI6A295/A  coll_mod/un32_OPB_DO_0_a2_RNI6A295/Y  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/B  coll_mod/un32_OPB_DO_0_a2_RNIIRDT5_1/Y  coll_mod/txr_busy_RNIA23KC/B  coll_mod/txr_busy_RNIA23KC/Y  coll_mod/txr_busy_RNI0H8BB1/A  coll_mod/txr_busy_RNI0H8BB1/Y  can_control/control_RNIO09TIA1\[1\]/A  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI226MJ1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI226MJ1/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  brk2/clk_divider_RNICGS402\[3\]/C  brk2/clk_divider_RNICGS402\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_30/C  can_control/OPB_DO_1_t_0_27_iv_30/Y  can_control/state1_RNI2UO5MO/A  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/coll_sp1_in_d_RNIGTNFA_0\[22\]/B  rs485_mod/coll_sp1_in_d_RNIGTNFA_0\[22\]/Y  rs485_mod/test_pattern_RNICLEBL\[22\]/A  rs485_mod/test_pattern_RNICLEBL\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/A  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/A  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/Y  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/B  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/Y  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/A  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI940KA\[28\]/B  brg1/CycleCount_RNI940KA\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_6/C  can_control/OPB_DO_1_t_0_2_0_iv_6/Y  can_control/OPB_DO_1_t_0_2_0_iv_11/B  can_control/OPB_DO_1_t_0_2_0_iv_11/Y  can_control/OPB_DO_1_t_0_2_0_iv_15/B  can_control/OPB_DO_1_t_0_2_0_iv_15/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[19\]/CLK  brg1/cntr_dutyA\[19\]/Q  brg1/cntr_dutyA7_0_I_2/A  brg1/cntr_dutyA7_0_I_2/Y  brg1/cntr_dutyA7_0_I_17/A  brg1/cntr_dutyA7_0_I_17/Y  brg1/cntr_dutyA7_0_I_18/A  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIB2KDA\[5\]/B  brk2/CycleCount_RNIB2KDA\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/B  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIK24O9\[13\]/B  osc_count/sp_RNIK24O9\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_1/C  can_control/OPB_DO_1_t_0_17_0_iv_1/Y  can_control/OPB_DO_1_t_0_17_0_iv_3/C  can_control/OPB_DO_1_t_0_17_0_iv_3/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/C  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/B  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNI8RDDA_0\[22\]/B  rs485_mod/sp485_2_data_RNI8RDDA_0\[22\]/Y  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/A  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/B  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/A  rs485_mod/tctx_in_d_RNIQR4EC1\[22\]/Y  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/B  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/Y  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/A  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[9\]/CLK  brg2/cntr_dutyC\[9\]/Q  brg2/cntr_dutyC6_0_I_123/A  brg2/cntr_dutyC6_0_I_123/Y  brg2/cntr_dutyC6_0_I_126/C  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/B  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI3KKGB\[3\]/B  ilim_dac_mod/data_RNI3KKGB\[3\]/Y  can_control/OPB_DO_1_t_0_27_iv_13/B  can_control/OPB_DO_1_t_0_27_iv_13/Y  can_control/OPB_DO_1_t_0_27_iv_17/C  can_control/OPB_DO_1_t_0_27_iv_17/Y  can_control/OPB_DO_1_t_0_27_iv_22/B  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  osc_count/un10_OPB_DO/A  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_22_0_iv_0/B  can_control/OPB_DO_1_t_0_22_0_iv_0/Y  can_control/OPB_DO_1_t_0_22_0_iv_2/C  can_control/OPB_DO_1_t_0_22_0_iv_2/Y  can_control/OPB_DO_1_t_0_22_0_iv_4/C  can_control/OPB_DO_1_t_0_22_0_iv_4/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/C  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_7/B  can_control/OPB_DO_1_t_0_22_0_iv_7/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_15/C  can_control/OPB_DO_1_t_0_22_0_iv_15/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/B  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIFD0R6/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIFD0R6/Y  can_control/OPB_DO_1_t_0_18_0_iv_9/A  can_control/OPB_DO_1_t_0_18_0_iv_9/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_14/B  can_control/OPB_DO_1_t_0_18_0_iv_14/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/A  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  pci_target/pci_cmd_RNIBLLRHT\[2\]/B  pci_target/pci_cmd_RNIBLLRHT\[2\]/Y  pci_target/sp_dr_RNI23381U\[12\]/C  pci_target/sp_dr_RNI23381U\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_43/A  brg5/cntr_dutyC6_0_I_43/Y  brg5/cntr_dutyC6_0_I_45/B  brg5/cntr_dutyC6_0_I_45/Y  brg5/cntr_dutyC6_0_I_64/A  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_43/A  brg5/cntr_dutyB6_0_I_43/Y  brg5/cntr_dutyB6_0_I_45/B  brg5/cntr_dutyB6_0_I_45/Y  brg5/cntr_dutyB6_0_I_64/A  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_43/A  brg4/cntr_dutyC6_0_I_43/Y  brg4/cntr_dutyC6_0_I_45/B  brg4/cntr_dutyC6_0_I_45/Y  brg4/cntr_dutyC6_0_I_64/A  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_43/A  brg4/cntr_dutyB6_0_I_43/Y  brg4/cntr_dutyB6_0_I_45/B  brg4/cntr_dutyB6_0_I_45/Y  brg4/cntr_dutyB6_0_I_64/A  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_43/A  brg3/cntr_dutyC6_0_I_43/Y  brg3/cntr_dutyC6_0_I_45/B  brg3/cntr_dutyC6_0_I_45/Y  brg3/cntr_dutyC6_0_I_64/A  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_43/A  brg2/cntr_dutyB6_0_I_43/Y  brg2/cntr_dutyB6_0_I_45/B  brg2/cntr_dutyB6_0_I_45/Y  brg2/cntr_dutyB6_0_I_64/A  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_freq\[3\]/CLK  brg1/cntr_freq\[3\]/Q  brg1/cntr_freq_RNIJ4AA1\[0\]/B  brg1/cntr_freq_RNIJ4AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[5\]/CLK  brg2/cntr_freq\[5\]/Q  brg2/clk_divider_RNIJ8D5\[4\]/A  brg2/clk_divider_RNIJ8D5\[4\]/Y  brg2/cntr_freq_RNI4FQA\[4\]/C  brg2/cntr_freq_RNI4FQA\[4\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/B  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[12\]/CLK  brg2/cntr_freq\[12\]/Q  brg2/clk_divider_RNIFPBI\[11\]/A  brg2/clk_divider_RNIFPBI\[11\]/Y  brg2/clk_divider_RNI0LN41\[12\]/C  brg2/clk_divider_RNI0LN41\[12\]/Y  brg2/cntr_freq_RNIKKIF1\[9\]/C  brg2/cntr_freq_RNIKKIF1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/B  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_26/A  brg5/cntr_dutyC6_0_I_26/Y  brg5/cntr_dutyC6_0_I_28/C  brg5/cntr_dutyC6_0_I_28/Y  brg5/cntr_dutyC6_0_I_30/B  brg5/cntr_dutyC6_0_I_30/Y  brg5/cntr_dutyC6_0_I_65/A  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_26/A  brg4/cntr_dutyC6_0_I_26/Y  brg4/cntr_dutyC6_0_I_28/C  brg4/cntr_dutyC6_0_I_28/Y  brg4/cntr_dutyC6_0_I_30/B  brg4/cntr_dutyC6_0_I_30/Y  brg4/cntr_dutyC6_0_I_65/A  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_26/A  brg4/cntr_dutyB6_0_I_26/Y  brg4/cntr_dutyB6_0_I_28/C  brg4/cntr_dutyB6_0_I_28/Y  brg4/cntr_dutyB6_0_I_30/B  brg4/cntr_dutyB6_0_I_30/Y  brg4/cntr_dutyB6_0_I_65/A  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_26/A  brg3/cntr_dutyC6_0_I_26/Y  brg3/cntr_dutyC6_0_I_28/C  brg3/cntr_dutyC6_0_I_28/Y  brg3/cntr_dutyC6_0_I_30/B  brg3/cntr_dutyC6_0_I_30/Y  brg3/cntr_dutyC6_0_I_65/A  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_26/A  brg2/cntr_dutyB6_0_I_26/Y  brg2/cntr_dutyB6_0_I_28/C  brg2/cntr_dutyB6_0_I_28/Y  brg2/cntr_dutyB6_0_I_30/B  brg2/cntr_dutyB6_0_I_30/Y  brg2/cntr_dutyB6_0_I_65/A  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[19\]/B  brg1/digital_in_m\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_2/C  can_control/OPB_DO_1_t_0_11_0_iv_2/Y  can_control/OPB_DO_1_t_0_11_0_iv_4/A  can_control/OPB_DO_1_t_0_11_0_iv_4/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/A  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_10/C  can_control/OPB_DO_1_t_0_11_0_iv_10/Y  can_control/OPB_DO_1_t_0_11_0_iv_12/C  can_control/OPB_DO_1_t_0_11_0_iv_12/Y  can_control/OPB_DO_1_t_0_11_0_iv_16/A  can_control/OPB_DO_1_t_0_11_0_iv_16/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/pci_cmd_RNIAG1B0C\[2\]/A  pci_target/pci_cmd_RNIAG1B0C\[2\]/Y  pci_target/sp_dr_RNI85FNFC\[19\]/C  pci_target/sp_dr_RNI85FNFC\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNI95IRV\[31\]/C  brg2/sample_time_set_RNI95IRV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_3/C  can_control/OPB_DO_1_t_0_27_iv_0_3/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/C  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNID46NV\[16\]/C  brg1/CycleCount_RNID46NV\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_4/C  can_control/OPB_DO_1_t_0_14_0_iv_4/Y  can_control/OPB_DO_1_t_0_14_0_iv_8/A  can_control/OPB_DO_1_t_0_14_0_iv_8/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_26/A  brg1/cntr_dutyB6_0_I_26/Y  brg1/cntr_dutyB6_0_I_28/C  brg1/cntr_dutyB6_0_I_28/Y  brg1/cntr_dutyB6_0_I_30/B  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/OpbTo16KHzDiv_RNI9D599\[11\]/B  Clocks/OpbTo16KHzDiv_RNI9D599\[11\]/Y  Clocks/OpbTo16KHzDiv_RNI57C7J\[11\]/A  Clocks/OpbTo16KHzDiv_RNI57C7J\[11\]/Y  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/B  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/B  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNIATIPD\[7\]/B  brg3/CycleCount_RNIATIPD\[7\]/Y  brg3/CycleCount_RNI6N56O\[7\]/A  brg3/CycleCount_RNI6N56O\[7\]/Y  can_control/state1_RNIGAD6U5/C  can_control/state1_RNIGAD6U5/Y  can_control/state1_RNI9S2H6B/A  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_51/B  brg2/cntr_dutyC6_0_I_51/Y  brg2/cntr_dutyC6_0_I_52/C  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/sd_div_RNI721K9\[11\]/B  Clocks/sd_div_RNI721K9\[11\]/Y  Clocks/OpbTo16KHzDiv_RNI57C7J\[11\]/B  Clocks/OpbTo16KHzDiv_RNI57C7J\[11\]/Y  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/B  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/B  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[8\]/CLK  brg3/cntr_dutyB\[8\]/Q  brg3/cntr_dutyB6_0_I_124/A  brg3/cntr_dutyB6_0_I_124/Y  brg3/cntr_dutyB6_0_I_126/B  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[13\]/CLK  brg3/cntr_dutyB\[13\]/Q  brg3/cntr_dutyB6_0_I_104/A  brg3/cntr_dutyB6_0_I_104/Y  brg3/cntr_dutyB6_0_I_106/B  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[22\]/CLK  brg3/cntr_dutyB\[22\]/Q  brg3/cntr_dutyB6_0_I_61/A  brg3/cntr_dutyB6_0_I_61/Y  brg3/cntr_dutyB6_0_I_63/B  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[8\]/CLK  brg1/cntr_dutyB\[8\]/Q  brg1/cntr_dutyB6_0_I_124/A  brg1/cntr_dutyB6_0_I_124/Y  brg1/cntr_dutyB6_0_I_126/B  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[13\]/CLK  brg1/cntr_dutyB\[13\]/Q  brg1/cntr_dutyB6_0_I_104/A  brg1/cntr_dutyB6_0_I_104/Y  brg1/cntr_dutyB6_0_I_106/B  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[22\]/CLK  brg1/cntr_dutyB\[22\]/Q  brg1/cntr_dutyB6_0_I_61/A  brg1/cntr_dutyB6_0_I_61/Y  brg1/cntr_dutyB6_0_I_63/B  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/fo_control_tx_RNI41OBC\[6\]/A  hotlink/fo_control_tx_RNI41OBC\[6\]/Y  hotlink/fo_control_tx_RNI0MN0F1\[6\]/B  hotlink/fo_control_tx_RNI0MN0F1\[6\]/Y  hotlink/glitch_count_RNIFQ2UT2\[6\]/A  hotlink/glitch_count_RNIFQ2UT2\[6\]/Y  hotlink/glitch_count_RNIFOCPD8\[6\]/B  hotlink/glitch_count_RNIFOCPD8\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_29_s/A  can_control/OPB_DO_1_t_0_24_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_24_iv_30_s_0/B  can_control/OPB_DO_1_t_0_24_iv_30_s_0/Y  can_control/state1_RNIJ0NDA21/B  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_1_data_RNI7I98A_0\[22\]/B  rs485_mod/sp485_1_data_RNI7I98A_0\[22\]/Y  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/A  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/Y  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/A  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/Y  rs485_mod/amtx_in_d_RNILA9RM\[22\]/A  rs485_mod/amtx_in_d_RNILA9RM\[22\]/Y  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/A  rs485_mod/tctx_in_d_RNI4UJJ32\[22\]/Y  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/A  rs485_mod/tctx_in_d_RNI65BCP2\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/fo_control_tx_RNI52OBC\[7\]/A  hotlink/fo_control_tx_RNI52OBC\[7\]/Y  hotlink/fo_control_tx_RNI2ON0F1\[7\]/B  hotlink/fo_control_tx_RNI2ON0F1\[7\]/Y  hotlink/rtclk_divider_RNIR8L9J2\[7\]/C  hotlink/rtclk_divider_RNIR8L9J2\[7\]/Y  hotlink/glitch_count_RNIL03UT2\[7\]/C  hotlink/glitch_count_RNIL03UT2\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_18_s/A  can_control/OPB_DO_1_t_0_23_0_iv_18_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/state1_RNIJFD1521/A  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/rs485_div_RNIMKIA9\[11\]/B  Clocks/rs485_div_RNIMKIA9\[11\]/Y  Clocks/rs485_div_RNIO603J\[11\]/A  Clocks/rs485_div_RNIO603J\[11\]/Y  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/A  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/B  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_7/A  brg5/cntr_dutyC6_0_I_7/Y  brg5/cntr_dutyC6_0_I_15/B  brg5/cntr_dutyC6_0_I_15/Y  brg5/cntr_dutyC6_0_I_18/C  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_7/A  brg5/cntr_dutyB6_0_I_7/Y  brg5/cntr_dutyB6_0_I_15/B  brg5/cntr_dutyB6_0_I_15/Y  brg5/cntr_dutyB6_0_I_18/C  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_7/A  brg4/cntr_dutyC6_0_I_7/Y  brg4/cntr_dutyC6_0_I_15/B  brg4/cntr_dutyC6_0_I_15/Y  brg4/cntr_dutyC6_0_I_18/C  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_7/A  brg4/cntr_dutyB6_0_I_7/Y  brg4/cntr_dutyB6_0_I_15/B  brg4/cntr_dutyB6_0_I_15/Y  brg4/cntr_dutyB6_0_I_18/C  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_7/A  brg3/cntr_dutyC6_0_I_7/Y  brg3/cntr_dutyC6_0_I_15/B  brg3/cntr_dutyC6_0_I_15/Y  brg3/cntr_dutyC6_0_I_18/C  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_7/A  brg2/cntr_dutyB6_0_I_7/Y  brg2/cntr_dutyB6_0_I_15/B  brg2/cntr_dutyB6_0_I_15/Y  brg2/cntr_dutyB6_0_I_18/C  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[9\]/CLK  brg3/cntr_dutyB\[9\]/Q  brg3/cntr_dutyB6_0_I_123/A  brg3/cntr_dutyB6_0_I_123/Y  brg3/cntr_dutyB6_0_I_126/C  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[14\]/CLK  brg3/cntr_dutyB\[14\]/Q  brg3/cntr_dutyB6_0_I_103/A  brg3/cntr_dutyB6_0_I_103/Y  brg3/cntr_dutyB6_0_I_106/C  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[9\]/CLK  brg1/cntr_dutyB\[9\]/Q  brg1/cntr_dutyB6_0_I_123/A  brg1/cntr_dutyB6_0_I_123/Y  brg1/cntr_dutyB6_0_I_126/C  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[14\]/CLK  brg1/cntr_dutyB\[14\]/Q  brg1/cntr_dutyB6_0_I_103/A  brg1/cntr_dutyB6_0_I_103/Y  brg1/cntr_dutyB6_0_I_106/C  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[23\]/CLK  brg1/cntr_dutyB\[23\]/Q  brg1/cntr_dutyB6_0_I_60/A  brg1/cntr_dutyB6_0_I_60/Y  brg1/cntr_dutyB6_0_I_63/C  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_90/B  brk2/cntr_dutyA7_0_I_90/Y  brk2/cntr_dutyA7_0_I_91/B  brk2/cntr_dutyA7_0_I_91/Y  brk2/cntr_dutyA7_0_I_95/B  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_90/B  brk1/cntr_dutyA7_0_I_90/Y  brk1/cntr_dutyA7_0_I_91/B  brk1/cntr_dutyA7_0_I_91/Y  brk1/cntr_dutyA7_0_I_95/B  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/cclk_div_RNIDQ7E9\[11\]/B  Clocks/cclk_div_RNIDQ7E9\[11\]/Y  Clocks/rs485_div_RNIO603J\[11\]/B  Clocks/rs485_div_RNIO603J\[11\]/Y  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/A  Clocks/OpbTo16KHzDiv_RNIJ6IK61\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/B  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/AD2_RE_0_a2_0_a2/B  add_dec/AD2_RE_0_a2_0_a2/Y  ad2_mod/un1_OPB_RE_i_o3/A  ad2_mod/un1_OPB_RE_i_o3/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI326MJ1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI326MJ1/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/B  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/CycleCount_RNI8KC3A\[17\]/B  brk1/CycleCount_RNI8KC3A\[17\]/Y  brk1/CycleCount_RNIKN8HL\[17\]/A  brk1/CycleCount_RNIKN8HL\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_14/C  can_control/OPB_DO_1_t_0_13_0_iv_14/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/C  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  PCI_AD_pad_RNO_3\[21\]/B  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNID68NV\[25\]/C  brg1/CycleCount_RNID68NV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_5/C  can_control/OPB_DO_1_t_0_5_0_iv_5/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/A  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_24/A  brg5/cntr_dutyC6_0_I_24/Y  brg5/cntr_dutyC6_0_I_28/B  brg5/cntr_dutyC6_0_I_28/Y  brg5/cntr_dutyC6_0_I_30/B  brg5/cntr_dutyC6_0_I_30/Y  brg5/cntr_dutyC6_0_I_65/A  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_24/A  brg5/cntr_dutyB6_0_I_24/Y  brg5/cntr_dutyB6_0_I_28/B  brg5/cntr_dutyB6_0_I_28/Y  brg5/cntr_dutyB6_0_I_30/B  brg5/cntr_dutyB6_0_I_30/Y  brg5/cntr_dutyB6_0_I_65/A  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_24/A  brg4/cntr_dutyC6_0_I_24/Y  brg4/cntr_dutyC6_0_I_28/B  brg4/cntr_dutyC6_0_I_28/Y  brg4/cntr_dutyC6_0_I_30/B  brg4/cntr_dutyC6_0_I_30/Y  brg4/cntr_dutyC6_0_I_65/A  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_24/A  brg4/cntr_dutyB6_0_I_24/Y  brg4/cntr_dutyB6_0_I_28/B  brg4/cntr_dutyB6_0_I_28/Y  brg4/cntr_dutyB6_0_I_30/B  brg4/cntr_dutyB6_0_I_30/Y  brg4/cntr_dutyB6_0_I_65/A  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_24/A  brg3/cntr_dutyC6_0_I_24/Y  brg3/cntr_dutyC6_0_I_28/B  brg3/cntr_dutyC6_0_I_28/Y  brg3/cntr_dutyC6_0_I_30/B  brg3/cntr_dutyC6_0_I_30/Y  brg3/cntr_dutyC6_0_I_65/A  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_24/A  brg2/cntr_dutyB6_0_I_24/Y  brg2/cntr_dutyB6_0_I_28/B  brg2/cntr_dutyB6_0_I_28/Y  brg2/cntr_dutyB6_0_I_30/B  brg2/cntr_dutyB6_0_I_30/Y  brg2/cntr_dutyB6_0_I_65/A  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[5\]/CLK  brg3/cntr_dutyB\[5\]/Q  brg3/cntr_dutyB_RNIR3LV1\[5\]/B  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNI1G93C\[29\]/A  brg3/cntr_dutyB_RNI1G93C\[29\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/B  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/B  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/B  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/ADSEL_RE_0_a2_0_a2/B  add_dec/ADSEL_RE_0_a2_0_a2/Y  brg2/AD_SEL_c_m\[6\]/B  brg2/AD_SEL_c_m\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_5/B  can_control/OPB_DO_1_t_0_24_0_iv_5/Y  can_control/OPB_DO_1_t_0_24_0_iv_7/C  can_control/OPB_DO_1_t_0_24_0_iv_7/Y  can_control/state1_RNI14LCC3/C  can_control/state1_RNI14LCC3/Y  can_control/state1_RNIUE8LI3/C  can_control/state1_RNIUE8LI3/Y  can_control/state1_RNIIROTT3/A  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNI0KJ48\[19\]/B  brg3/cntr_dutyB_RNI0KJ48\[19\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/B  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/B  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNO\[27\]/A  brg3/cntr_dutyB_RNO\[27\]/Y  brg3/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[4\]/CLK  brg5/cntr_dutyC\[4\]/Q  brg5/cntr_dutyC6_0_I_134/A  brg5/cntr_dutyC6_0_I_134/Y  brg5/cntr_dutyC6_0_I_137/C  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[4\]/CLK  brg4/cntr_dutyC\[4\]/Q  brg4/cntr_dutyC6_0_I_134/A  brg4/cntr_dutyC6_0_I_134/Y  brg4/cntr_dutyC6_0_I_137/C  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[4\]/CLK  brg4/cntr_dutyB\[4\]/Q  brg4/cntr_dutyB6_0_I_134/A  brg4/cntr_dutyB6_0_I_134/Y  brg4/cntr_dutyB6_0_I_137/C  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[4\]/CLK  brg3/cntr_dutyC\[4\]/Q  brg3/cntr_dutyC6_0_I_134/A  brg3/cntr_dutyC6_0_I_134/Y  brg3/cntr_dutyC6_0_I_137/C  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[4\]/CLK  brg2/cntr_dutyB\[4\]/Q  brg2/cntr_dutyB6_0_I_134/A  brg2/cntr_dutyB6_0_I_134/Y  brg2/cntr_dutyB6_0_I_137/C  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[4\]/CLK  brg5/cntr_dutyB\[4\]/Q  brg5/cntr_dutyB6_0_I_134/A  brg5/cntr_dutyB6_0_I_134/Y  brg5/cntr_dutyB6_0_I_137/C  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNIDPID7/A  add_dec/MEL_RE_0_a2_6_a2_0_RNIDPID7/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/A  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m3/A  mel_mod/m3/Y  mel_mod/m4/A  mel_mod/m4/Y  mel_mod/m5_0/A  mel_mod/m5_0/Y  mel_mod/counter/count_RNIU4Q291\[16\]/C  mel_mod/counter/count_RNIU4Q291\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/C  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/pci_cmd_RNI6KSJ8M\[2\]/A  pci_target/pci_cmd_RNI6KSJ8M\[2\]/Y  pci_target/sp_dr_RNI16A0OM\[16\]/C  pci_target/sp_dr_RNI16A0OM\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_51/B  brg1/cntr_dutyC6_0_I_51/Y  brg1/cntr_dutyC6_0_I_52/C  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/SysToResClkdiv_RNINU0H9\[11\]/B  Clocks/SysToResClkdiv_RNINU0H9\[11\]/Y  Clocks/aq_div_RNIEU96J\[11\]/A  Clocks/aq_div_RNIEU96J\[11\]/Y  Clocks/Clk10HzDiv_RNI783ET\[11\]/B  Clocks/Clk10HzDiv_RNI783ET\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/A  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_0_1/B  add_dec/FOPT_RE_0_a2_4_a2_0_1/Y  hotlink/fo_control_tx_RNI1UNBC\[3\]/A  hotlink/fo_control_tx_RNI1UNBC\[3\]/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIDIFPN/C  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIDIFPN/Y  hotlink/fo_control_rx_RNIO0H982\[3\]/A  hotlink/fo_control_rx_RNIO0H982\[3\]/Y  hotlink/glitch_count_RNIDNLTL3\[3\]/A  hotlink/glitch_count_RNIDNLTL3\[3\]/Y  can_control/state1_RNI0TF9KG/A  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[15\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m18_0/B  Clocks/m18_0/Y  Clocks/sd_div\[15\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m18_0/B  Clocks/m18_0/Y  Clocks/sd_div\[4\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m18_0/B  Clocks/m18_0/Y  Clocks/sd_div\[3\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m18_0/B  Clocks/m18_0/Y  Clocks/sd_div\[2\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m18_0/B  Clocks/m18_0/Y  Clocks/sd_div\[1\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m18_0/B  Clocks/m18_0/Y  Clocks/sd_div\[0\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[15\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[13\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[12\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[11\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[10\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[9\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[8\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[7\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[6\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[5\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[4\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[3\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[2\]/E  	(30.9:30.9:30.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[1\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m12_0/B  Clocks/m12_0/Y  Clocks/m14/B  Clocks/m14/Y  Clocks/aq_div\[0\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0_1/C  Clocks/m5_0_1/Y  Clocks/aq_div_RNI283B9\[11\]/B  Clocks/aq_div_RNI283B9\[11\]/Y  Clocks/aq_div_RNIEU96J\[11\]/B  Clocks/aq_div_RNIEU96J\[11\]/Y  Clocks/Clk10HzDiv_RNI783ET\[11\]/B  Clocks/Clk10HzDiv_RNI783ET\[11\]/Y  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/A  Clocks/Clk10HzDiv_RNIH8RC42\[11\]/Y  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/A  Clocks/Clk10HzDiv_RNIQ0TIE2\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/B  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[28\]/CLK  brk2/cntr_dutyA\[28\]/Q  brk2/cntr_dutyA7_0_I_35/B  brk2/cntr_dutyA7_0_I_35/Y  brk2/cntr_dutyA7_0_I_40/A  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[28\]/CLK  brk1/cntr_dutyA\[28\]/Q  brk1/cntr_dutyA7_0_I_35/B  brk1/cntr_dutyA7_0_I_35/Y  brk1/cntr_dutyA7_0_I_40/A  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2/B  add_dec/DO_RE_0_a2_0_a2/Y  brg4/CNTL_FPGA2_c_m/B  brg4/CNTL_FPGA2_c_m/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/A  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/B  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/B  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_13/B  can_control/OPB_DO_1_t_0_9_0_iv_13/Y  PCI_AD_pad_RNO_5\[21\]/B  PCI_AD_pad_RNO_5\[21\]/Y  PCI_AD_pad_RNO_2\[21\]/B  PCI_AD_pad_RNO_2\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/A  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/cntr_freq_RNIB0D5\[1\]/A  brg2/cntr_freq_RNIB0D5\[1\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/A  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/Y  add_dec/SP1_WE_0_a2_0_a2_0/B  add_dec/SP1_WE_0_a2_0_a2_0/Y  add_dec/SP1_RE_0_a2_0_a2_0/B  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/dev_sp1_m\[9\]/B  can_control/dev_sp1_m\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_0/C  can_control/OPB_DO_1_t_0_21_0_iv_0/Y  can_control/OPB_DO_1_t_0_21_0_iv_2/C  can_control/OPB_DO_1_t_0_21_0_iv_2/Y  can_control/OPB_DO_1_t_0_21_0_iv_6/A  can_control/OPB_DO_1_t_0_21_0_iv_6/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/A  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_19/C  can_control/OPB_DO_1_t_0_21_0_iv_19/Y  can_control/OPB_DO_1_t_0_21_0_iv_23/A  can_control/OPB_DO_1_t_0_21_0_iv_23/Y  can_control/OPB_DO_1_t_0_21_0_iv_24/C  can_control/OPB_DO_1_t_0_21_0_iv_24/Y  can_control/OPB_DO_1_t_0_21_0_iv_26/C  can_control/OPB_DO_1_t_0_21_0_iv_26/Y  can_control/OPB_DO_1_t_0_21_0_iv_28/C  can_control/OPB_DO_1_t_0_21_0_iv_28/Y  can_control/OPB_DO_1_t_0_21_0_iv_29/C  can_control/OPB_DO_1_t_0_21_0_iv_29/Y  pci_target/pci_cmd_RNIS98UIH\[2\]/B  pci_target/pci_cmd_RNIS98UIH\[2\]/Y  pci_target/sp_dr_RNI9OR72I\[9\]/C  pci_target/sp_dr_RNI9OR72I\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m8/A  brk2/m8/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/B  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[12\]/CLK  brg5/cntr_dutyC\[12\]/Q  brg5/cntr_dutyC6_0_I_73/A  brg5/cntr_dutyC6_0_I_73/Y  brg5/cntr_dutyC6_0_I_77/C  brg5/cntr_dutyC6_0_I_77/Y  brg5/cntr_dutyC6_0_I_78/C  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[12\]/CLK  brg5/cntr_dutyB\[12\]/Q  brg5/cntr_dutyB6_0_I_73/A  brg5/cntr_dutyB6_0_I_73/Y  brg5/cntr_dutyB6_0_I_77/C  brg5/cntr_dutyB6_0_I_77/Y  brg5/cntr_dutyB6_0_I_78/C  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[12\]/CLK  brg4/cntr_dutyC\[12\]/Q  brg4/cntr_dutyC6_0_I_73/A  brg4/cntr_dutyC6_0_I_73/Y  brg4/cntr_dutyC6_0_I_77/C  brg4/cntr_dutyC6_0_I_77/Y  brg4/cntr_dutyC6_0_I_78/C  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[12\]/CLK  brg4/cntr_dutyB\[12\]/Q  brg4/cntr_dutyB6_0_I_73/A  brg4/cntr_dutyB6_0_I_73/Y  brg4/cntr_dutyB6_0_I_77/C  brg4/cntr_dutyB6_0_I_77/Y  brg4/cntr_dutyB6_0_I_78/C  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[12\]/CLK  brg3/cntr_dutyC\[12\]/Q  brg3/cntr_dutyC6_0_I_73/A  brg3/cntr_dutyC6_0_I_73/Y  brg3/cntr_dutyC6_0_I_77/C  brg3/cntr_dutyC6_0_I_77/Y  brg3/cntr_dutyC6_0_I_78/C  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[12\]/CLK  brg2/cntr_dutyB\[12\]/Q  brg2/cntr_dutyB6_0_I_73/A  brg2/cntr_dutyB6_0_I_73/Y  brg2/cntr_dutyB6_0_I_77/C  brg2/cntr_dutyB6_0_I_77/Y  brg2/cntr_dutyB6_0_I_78/C  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIS0QFA/B  can_control/state1_RNIS0QFA/Y  can_control/state1_RNINJ9DV1/A  can_control/state1_RNINJ9DV1/Y  can_control/state1_RNICBVED4/B  can_control/state1_RNICBVED4/Y  can_control/state1_RNIGAD6U5/A  can_control/state1_RNIGAD6U5/Y  can_control/state1_RNI9S2H6B/A  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_4/A  brg5/cntr_dutyB6_0_I_4/Y  brg5/cntr_dutyB6_0_I_14/B  brg5/cntr_dutyB6_0_I_14/Y  brg5/cntr_dutyB6_0_I_19/B  brg5/cntr_dutyB6_0_I_19/Y  brg5/cntr_dutyB6_0_I_20/A  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_42/A  brg5/cntr_dutyC6_0_I_42/Y  brg5/cntr_dutyC6_0_I_45/A  brg5/cntr_dutyC6_0_I_45/Y  brg5/cntr_dutyC6_0_I_64/A  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_42/A  brg5/cntr_dutyB6_0_I_42/Y  brg5/cntr_dutyB6_0_I_45/A  brg5/cntr_dutyB6_0_I_45/Y  brg5/cntr_dutyB6_0_I_64/A  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_42/A  brg4/cntr_dutyC6_0_I_42/Y  brg4/cntr_dutyC6_0_I_45/A  brg4/cntr_dutyC6_0_I_45/Y  brg4/cntr_dutyC6_0_I_64/A  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_42/A  brg4/cntr_dutyB6_0_I_42/Y  brg4/cntr_dutyB6_0_I_45/A  brg4/cntr_dutyB6_0_I_45/Y  brg4/cntr_dutyB6_0_I_64/A  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_42/A  brg3/cntr_dutyC6_0_I_42/Y  brg3/cntr_dutyC6_0_I_45/A  brg3/cntr_dutyC6_0_I_45/Y  brg3/cntr_dutyC6_0_I_64/A  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_42/A  brg2/cntr_dutyB6_0_I_42/Y  brg2/cntr_dutyB6_0_I_45/A  brg2/cntr_dutyB6_0_I_45/Y  brg2/cntr_dutyB6_0_I_64/A  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[24\]/CLK  brg5/cntr_dutyC\[24\]/Q  brg5/cntr_dutyC6_0_I_44/A  brg5/cntr_dutyC6_0_I_44/Y  brg5/cntr_dutyC6_0_I_45/C  brg5/cntr_dutyC6_0_I_45/Y  brg5/cntr_dutyC6_0_I_64/A  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[24\]/CLK  brg5/cntr_dutyB\[24\]/Q  brg5/cntr_dutyB6_0_I_44/A  brg5/cntr_dutyB6_0_I_44/Y  brg5/cntr_dutyB6_0_I_45/C  brg5/cntr_dutyB6_0_I_45/Y  brg5/cntr_dutyB6_0_I_64/A  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[24\]/CLK  brg4/cntr_dutyC\[24\]/Q  brg4/cntr_dutyC6_0_I_44/A  brg4/cntr_dutyC6_0_I_44/Y  brg4/cntr_dutyC6_0_I_45/C  brg4/cntr_dutyC6_0_I_45/Y  brg4/cntr_dutyC6_0_I_64/A  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[24\]/CLK  brg4/cntr_dutyB\[24\]/Q  brg4/cntr_dutyB6_0_I_44/A  brg4/cntr_dutyB6_0_I_44/Y  brg4/cntr_dutyB6_0_I_45/C  brg4/cntr_dutyB6_0_I_45/Y  brg4/cntr_dutyB6_0_I_64/A  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[24\]/CLK  brg3/cntr_dutyC\[24\]/Q  brg3/cntr_dutyC6_0_I_44/A  brg3/cntr_dutyC6_0_I_44/Y  brg3/cntr_dutyC6_0_I_45/C  brg3/cntr_dutyC6_0_I_45/Y  brg3/cntr_dutyC6_0_I_64/A  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[24\]/CLK  brg2/cntr_dutyB\[24\]/Q  brg2/cntr_dutyB6_0_I_44/A  brg2/cntr_dutyB6_0_I_44/Y  brg2/cntr_dutyB6_0_I_45/C  brg2/cntr_dutyB6_0_I_45/Y  brg2/cntr_dutyB6_0_I_64/A  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_freq\[11\]/CLK  brg4/cntr_freq\[11\]/Q  brg4/cntr_freq_RNIHQQ66\[11\]/B  brg4/cntr_freq_RNIHQQ66\[11\]/Y  brg4/cntr_freq_RNIIOMQC\[12\]/C  brg4/cntr_freq_RNIIOMQC\[12\]/Y  brg4/cntr_freq_RNISSE2Q\[10\]/C  brg4/cntr_freq_RNISSE2Q\[10\]/Y  brg4/cntr_freq_RNISED7G1\[7\]/C  brg4/cntr_freq_RNISED7G1\[7\]/Y  brg4/cntr_freq_RNIDNEN22\[1\]/C  brg4/cntr_freq_RNIDNEN22\[1\]/Y  brg4/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_26/A  brg2/cntr_dutyC6_0_I_26/Y  brg2/cntr_dutyC6_0_I_28/C  brg2/cntr_dutyC6_0_I_28/Y  brg2/cntr_dutyC6_0_I_30/B  brg2/cntr_dutyC6_0_I_30/Y  brg2/cntr_dutyC6_0_I_65/A  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[3\]/CLK  brg5/cntr_dutyC\[3\]/Q  brg5/cntr_dutyC6_0_I_135/A  brg5/cntr_dutyC6_0_I_135/Y  brg5/cntr_dutyC6_0_I_137/B  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[3\]/CLK  brg4/cntr_dutyC\[3\]/Q  brg4/cntr_dutyC6_0_I_135/A  brg4/cntr_dutyC6_0_I_135/Y  brg4/cntr_dutyC6_0_I_137/B  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[3\]/CLK  brg4/cntr_dutyB\[3\]/Q  brg4/cntr_dutyB6_0_I_135/A  brg4/cntr_dutyB6_0_I_135/Y  brg4/cntr_dutyB6_0_I_137/B  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[3\]/CLK  brg3/cntr_dutyC\[3\]/Q  brg3/cntr_dutyC6_0_I_135/A  brg3/cntr_dutyC6_0_I_135/Y  brg3/cntr_dutyC6_0_I_137/B  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[3\]/CLK  brg2/cntr_dutyB\[3\]/Q  brg2/cntr_dutyB6_0_I_135/A  brg2/cntr_dutyB6_0_I_135/Y  brg2/cntr_dutyB6_0_I_137/B  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[3\]/CLK  brg5/cntr_dutyB\[3\]/Q  brg5/cntr_dutyB6_0_I_135/A  brg5/cntr_dutyB6_0_I_135/Y  brg5/cntr_dutyB6_0_I_137/B  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_43/A  brg3/cntr_dutyB6_0_I_43/Y  brg3/cntr_dutyB6_0_I_45/B  brg3/cntr_dutyB6_0_I_45/Y  brg3/cntr_dutyB6_0_I_64/A  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_43/A  brg1/cntr_dutyB6_0_I_43/Y  brg1/cntr_dutyB6_0_I_45/B  brg1/cntr_dutyB6_0_I_45/Y  brg1/cntr_dutyB6_0_I_64/A  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/OpbTo16KHzDiv_RNIBF599\[13\]/B  Clocks/OpbTo16KHzDiv_RNIBF599\[13\]/Y  Clocks/OpbTo16KHzDiv_RNI9BC7J\[13\]/A  Clocks/OpbTo16KHzDiv_RNI9BC7J\[13\]/Y  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/B  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/B  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIU8HSN\[4\]/B  brg4/CycleCount_RNIU8HSN\[4\]/Y  pci_target/OPB_m7_13/C  pci_target/OPB_m7_13/Y  pci_target/OPB_m7_15/C  pci_target/OPB_m7_15/Y  pci_target/sp_dr_RNIK16QKG\[4\]/B  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[3\]/CLK  brg5/cntr_freq\[3\]/Q  brg5/cntr_freq_RNIV837\[0\]/B  brg5/cntr_freq_RNIV837\[0\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[4\]/C  brg5/cntr_freq_RNIBB091\[4\]/Y  brg5/cntr_freq_RNI8TLB6\[4\]/C  brg5/cntr_freq_RNI8TLB6\[4\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[3\]/CLK  brg4/cntr_freq\[3\]/Q  brg4/cntr_freq_RNISVSB\[0\]/B  brg4/cntr_freq_RNISVSB\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/C  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[3\]/CLK  brg3/cntr_freq\[3\]/Q  brg3/cntr_freq_RNIPMMG\[0\]/B  brg3/cntr_freq_RNIPMMG\[0\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/C  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/sd_div_RNI941K9\[13\]/B  Clocks/sd_div_RNI941K9\[13\]/Y  Clocks/OpbTo16KHzDiv_RNI9BC7J\[13\]/B  Clocks/OpbTo16KHzDiv_RNI9BC7J\[13\]/Y  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/B  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/B  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_26/A  brg3/cntr_dutyB6_0_I_26/Y  brg3/cntr_dutyB6_0_I_28/C  brg3/cntr_dutyB6_0_I_28/Y  brg3/cntr_dutyB6_0_I_30/B  brg3/cntr_dutyB6_0_I_30/Y  brg3/cntr_dutyB6_0_I_65/A  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_freq\[10\]/CLK  brg4/cntr_freq\[10\]/Q  brg4/cntr_freq_RNI3PPP5\[10\]/B  brg4/cntr_freq_RNI3PPP5\[10\]/Y  brg4/cntr_freq_RNISSE2Q\[10\]/B  brg4/cntr_freq_RNISSE2Q\[10\]/Y  brg4/cntr_freq_RNISED7G1\[7\]/C  brg4/cntr_freq_RNISED7G1\[7\]/Y  brg4/cntr_freq_RNIDNEN22\[1\]/C  brg4/cntr_freq_RNIDNEN22\[1\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[5\]/CLK  brg3/cntr_freq\[5\]/Q  brg3/cntr_freq_RNI92VC4\[5\]/B  brg3/cntr_freq_RNI92VC4\[5\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/B  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[5\]/CLK  brg1/cntr_freq\[5\]/Q  brg1/cntr_freq_RNILPNI3\[5\]/B  brg1/cntr_freq_RNILPNI3\[5\]/Y  brg1/cntr_freq_RNI8SQ6A\[3\]/B  brg1/cntr_freq_RNI8SQ6A\[3\]/Y  brg1/cntr_freq_RNI8BR6O\[1\]/C  brg1/cntr_freq_RNI8BR6O\[1\]/Y  brg1/cntr_freq_RNINRHNJ2\[10\]/C  brg1/cntr_freq_RNINRHNJ2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[8\]/CLK  brg2/cntr_dutyC\[8\]/Q  brg2/cntr_dutyC6_0_I_124/A  brg2/cntr_dutyC6_0_I_124/Y  brg2/cntr_dutyC6_0_I_126/B  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[13\]/CLK  brg2/cntr_dutyC\[13\]/Q  brg2/cntr_dutyC6_0_I_104/A  brg2/cntr_dutyC6_0_I_104/Y  brg2/cntr_dutyC6_0_I_106/B  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[22\]/CLK  brg2/cntr_dutyC\[22\]/Q  brg2/cntr_dutyC6_0_I_61/A  brg2/cntr_dutyC6_0_I_61/Y  brg2/cntr_dutyC6_0_I_63/B  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[31\]/CLK  brg3/cntr_dutyA\[31\]/Q  brg3/cntr_dutyA7_0_I_38/A  brg3/cntr_dutyA7_0_I_38/Y  brg3/cntr_dutyA7_0_I_41/C  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_2\[23\]/C  ad1_mod/state_RNO_2\[23\]/Y  ad1_mod/state_RNO\[23\]/C  ad1_mod/state_RNO\[23\]/Y  ad1_mod/state\[23\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIJ8N3B\[22\]/B  brk1/sample_time_set_RNIJ8N3B\[22\]/Y  brk1/CycleCount_RNICHAHL\[22\]/B  brk1/CycleCount_RNICHAHL\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/A  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/sample_trig_RNI636DA/B  brk1/sample_trig_RNI636DA/Y  brk1/CycleCount_RNIDKURK\[0\]/B  brk1/CycleCount_RNIDKURK\[0\]/Y  brk1/CycleCount_RNIRGB9A1\[0\]/A  brk1/CycleCount_RNIRGB9A1\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/A  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/clk_divider_RNIN46BA\[0\]/B  brk1/clk_divider_RNIN46BA\[0\]/Y  brk1/clk_divider_RNIO373L\[0\]/A  brk1/clk_divider_RNIO373L\[0\]/Y  brk1/CycleCount_RNIRGB9A1\[0\]/B  brk1/CycleCount_RNIRGB9A1\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/A  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/rs485_div_RNIOMIA9\[13\]/B  Clocks/rs485_div_RNIOMIA9\[13\]/Y  Clocks/rs485_div_RNISA03J\[13\]/A  Clocks/rs485_div_RNISA03J\[13\]/Y  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/A  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/B  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_freq\[3\]/CLK  brg1/cntr_freq\[3\]/Q  brg1/cntr_freq_RNIJ4AA1\[0\]/B  brg1/cntr_freq_RNIJ4AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeC_RNO/A  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_68/A  brg5/cntr_dutyC6_0_I_68/Y  brg5/cntr_dutyC6_0_I_75/B  brg5/cntr_dutyC6_0_I_75/Y  brg5/cntr_dutyC6_0_I_78/A  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_68/A  brg5/cntr_dutyB6_0_I_68/Y  brg5/cntr_dutyB6_0_I_75/B  brg5/cntr_dutyB6_0_I_75/Y  brg5/cntr_dutyB6_0_I_78/A  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_68/A  brg4/cntr_dutyC6_0_I_68/Y  brg4/cntr_dutyC6_0_I_75/B  brg4/cntr_dutyC6_0_I_75/Y  brg4/cntr_dutyC6_0_I_78/A  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_68/A  brg4/cntr_dutyB6_0_I_68/Y  brg4/cntr_dutyB6_0_I_75/B  brg4/cntr_dutyB6_0_I_75/Y  brg4/cntr_dutyB6_0_I_78/A  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_68/A  brg3/cntr_dutyC6_0_I_68/Y  brg3/cntr_dutyC6_0_I_75/B  brg3/cntr_dutyC6_0_I_75/Y  brg3/cntr_dutyC6_0_I_78/A  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_68/A  brg2/cntr_dutyB6_0_I_68/Y  brg2/cntr_dutyB6_0_I_75/B  brg2/cntr_dutyB6_0_I_75/Y  brg2/cntr_dutyB6_0_I_78/A  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[14\]/CLK  brg2/cntr_dutyC\[14\]/Q  brg2/cntr_dutyC6_0_I_103/A  brg2/cntr_dutyC6_0_I_103/Y  brg2/cntr_dutyC6_0_I_106/C  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[23\]/CLK  brg2/cntr_dutyC\[23\]/Q  brg2/cntr_dutyC6_0_I_60/A  brg2/cntr_dutyC6_0_I_60/Y  brg2/cntr_dutyC6_0_I_63/C  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/pdenable_RNIA5RDA/B  brk1/pdenable_RNIA5RDA/Y  brk1/clk_divider_RNIO373L\[0\]/B  brk1/clk_divider_RNIO373L\[0\]/Y  brk1/CycleCount_RNIRGB9A1\[0\]/B  brk1/CycleCount_RNIRGB9A1\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/A  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/faultB_buf_RNI9ME7A/B  brk1/faultB_buf_RNI9ME7A/Y  brk1/over_i_set_RNI6ESIK\[0\]/B  brk1/over_i_set_RNI6ESIK\[0\]/Y  brk1/over_i_set_RNI8SBG91\[0\]/A  brk1/over_i_set_RNI8SBG91\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/B  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/sample_time_set_RNIIQD5A\[0\]/B  brk1/sample_time_set_RNIIQD5A\[0\]/Y  brk1/polarity_RNICL9JK/A  brk1/polarity_RNICL9JK/Y  brk1/over_i_set_RNI8SBG91\[0\]/B  brk1/over_i_set_RNI8SBG91\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/B  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_39/A  brg3/cntr_dutyA7_0_I_39/Y  brg3/cntr_dutyA7_0_I_41/B  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[11\]/CLK  brg5/cntr_dutyC\[11\]/Q  brg5/cntr_dutyC6_0_I_74/A  brg5/cntr_dutyC6_0_I_74/Y  brg5/cntr_dutyC6_0_I_77/B  brg5/cntr_dutyC6_0_I_77/Y  brg5/cntr_dutyC6_0_I_78/C  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[11\]/CLK  brg5/cntr_dutyB\[11\]/Q  brg5/cntr_dutyB6_0_I_74/A  brg5/cntr_dutyB6_0_I_74/Y  brg5/cntr_dutyB6_0_I_77/B  brg5/cntr_dutyB6_0_I_77/Y  brg5/cntr_dutyB6_0_I_78/C  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[11\]/CLK  brg4/cntr_dutyC\[11\]/Q  brg4/cntr_dutyC6_0_I_74/A  brg4/cntr_dutyC6_0_I_74/Y  brg4/cntr_dutyC6_0_I_77/B  brg4/cntr_dutyC6_0_I_77/Y  brg4/cntr_dutyC6_0_I_78/C  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[11\]/CLK  brg4/cntr_dutyB\[11\]/Q  brg4/cntr_dutyB6_0_I_74/A  brg4/cntr_dutyB6_0_I_74/Y  brg4/cntr_dutyB6_0_I_77/B  brg4/cntr_dutyB6_0_I_77/Y  brg4/cntr_dutyB6_0_I_78/C  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[11\]/CLK  brg3/cntr_dutyC\[11\]/Q  brg3/cntr_dutyC6_0_I_74/A  brg3/cntr_dutyC6_0_I_74/Y  brg3/cntr_dutyC6_0_I_77/B  brg3/cntr_dutyC6_0_I_77/Y  brg3/cntr_dutyC6_0_I_78/C  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[11\]/CLK  brg2/cntr_dutyB\[11\]/Q  brg2/cntr_dutyB6_0_I_74/A  brg2/cntr_dutyB6_0_I_74/Y  brg2/cntr_dutyB6_0_I_77/B  brg2/cntr_dutyB6_0_I_77/Y  brg2/cntr_dutyB6_0_I_78/C  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[15\]/CLK  brg5/cntr_dutyC\[15\]/Q  brg5/cntr_dutyC6_0_I_70/A  brg5/cntr_dutyC6_0_I_70/Y  brg5/cntr_dutyC6_0_I_76/C  brg5/cntr_dutyC6_0_I_76/Y  brg5/cntr_dutyC6_0_I_78/B  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[15\]/CLK  brg5/cntr_dutyB\[15\]/Q  brg5/cntr_dutyB6_0_I_70/A  brg5/cntr_dutyB6_0_I_70/Y  brg5/cntr_dutyB6_0_I_76/C  brg5/cntr_dutyB6_0_I_76/Y  brg5/cntr_dutyB6_0_I_78/B  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[15\]/CLK  brg4/cntr_dutyC\[15\]/Q  brg4/cntr_dutyC6_0_I_70/A  brg4/cntr_dutyC6_0_I_70/Y  brg4/cntr_dutyC6_0_I_76/C  brg4/cntr_dutyC6_0_I_76/Y  brg4/cntr_dutyC6_0_I_78/B  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[15\]/CLK  brg4/cntr_dutyB\[15\]/Q  brg4/cntr_dutyB6_0_I_70/A  brg4/cntr_dutyB6_0_I_70/Y  brg4/cntr_dutyB6_0_I_76/C  brg4/cntr_dutyB6_0_I_76/Y  brg4/cntr_dutyB6_0_I_78/B  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[15\]/CLK  brg3/cntr_dutyC\[15\]/Q  brg3/cntr_dutyC6_0_I_70/A  brg3/cntr_dutyC6_0_I_70/Y  brg3/cntr_dutyC6_0_I_76/C  brg3/cntr_dutyC6_0_I_76/Y  brg3/cntr_dutyC6_0_I_78/B  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[15\]/CLK  brg2/cntr_dutyB\[15\]/Q  brg2/cntr_dutyB6_0_I_70/A  brg2/cntr_dutyB6_0_I_70/Y  brg2/cntr_dutyB6_0_I_76/C  brg2/cntr_dutyB6_0_I_76/Y  brg2/cntr_dutyB6_0_I_78/B  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/cclk_div_RNIFS7E9\[13\]/B  Clocks/cclk_div_RNIFS7E9\[13\]/Y  Clocks/rs485_div_RNISA03J\[13\]/B  Clocks/rs485_div_RNISA03J\[13\]/Y  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/A  Clocks/OpbTo16KHzDiv_RNIREIK61\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/B  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/CycleCount_RNII14ND\[6\]/B  brg2/CycleCount_RNII14ND\[6\]/Y  brg2/CycleCount_RNIU1K7O\[6\]/A  brg2/CycleCount_RNIU1K7O\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_11/A  can_control/OPB_DO_1_t_0_24_0_iv_11/Y  can_control/OPB_DO_1_t_0_24_0_iv_17/B  can_control/OPB_DO_1_t_0_24_0_iv_17/Y  can_control/OPB_DO_1_t_0_24_0_iv_20/C  can_control/OPB_DO_1_t_0_24_0_iv_20/Y  can_control/state1_RNIFHS359/C  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/B  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/data_RNIDROL11\[2\]/C  ilim_dac_mod/data_RNIDROL11\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/C  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_8/A  brg5/cntr_dutyC6_0_I_8/Y  brg5/cntr_dutyC6_0_I_15/A  brg5/cntr_dutyC6_0_I_15/Y  brg5/cntr_dutyC6_0_I_18/C  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_8/A  brg5/cntr_dutyB6_0_I_8/Y  brg5/cntr_dutyB6_0_I_15/A  brg5/cntr_dutyB6_0_I_15/Y  brg5/cntr_dutyB6_0_I_18/C  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_8/A  brg4/cntr_dutyC6_0_I_8/Y  brg4/cntr_dutyC6_0_I_15/A  brg4/cntr_dutyC6_0_I_15/Y  brg4/cntr_dutyC6_0_I_18/C  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_8/A  brg4/cntr_dutyB6_0_I_8/Y  brg4/cntr_dutyB6_0_I_15/A  brg4/cntr_dutyB6_0_I_15/Y  brg4/cntr_dutyB6_0_I_18/C  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_8/A  brg3/cntr_dutyC6_0_I_8/Y  brg3/cntr_dutyC6_0_I_15/A  brg3/cntr_dutyC6_0_I_15/Y  brg3/cntr_dutyC6_0_I_18/C  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_8/A  brg2/cntr_dutyB6_0_I_8/Y  brg2/cntr_dutyB6_0_I_15/A  brg2/cntr_dutyB6_0_I_15/Y  brg2/cntr_dutyB6_0_I_18/C  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m2/B  brk1/m2/Y  brk1/polarity_RNI31M3A/B  brk1/polarity_RNI31M3A/Y  brk1/polarity_RNICL9JK/B  brk1/polarity_RNICL9JK/Y  brk1/over_i_set_RNI8SBG91\[0\]/B  brk1/over_i_set_RNI8SBG91\[0\]/Y  brk1/over_i_set_RNIO4T3K2\[0\]/B  brk1/over_i_set_RNIO4T3K2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNIIKDVKJ1\[0\]/C  can_control/control_RNIIKDVKJ1\[0\]/Y  pci_target/sp_dr_RNI6BSG3L1\[0\]/A  pci_target/sp_dr_RNI6BSG3L1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/ENET_RE_0_a2_3_a2/A  add_dec/ENET_RE_0_a2_3_a2/Y  coll_mod/OPB_DO_1/A  coll_mod/OPB_DO_1/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNI38VA/B  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3_RNI38VA/Y  can_control/OPB_DO_1_t_0_24_0_iv_9/C  can_control/OPB_DO_1_t_0_24_0_iv_9/Y  can_control/state1_RNIIROTT3/B  can_control/state1_RNIIROTT3/Y  can_control/state1_RNIUUCB84/C  can_control/state1_RNIUUCB84/Y  can_control/state1_RNIFHS359/B  can_control/state1_RNIFHS359/Y  can_control/state1_RNIJ0NDA21/C  can_control/state1_RNIJ0NDA21/Y  pci_target/sp_dr_RNIGO5SO31\[6\]/A  pci_target/sp_dr_RNIGO5SO31\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[27\]/CLK  brg5/cntr_dutyC\[27\]/Q  brg5/cntr_dutyC6_0_I_5/A  brg5/cntr_dutyC6_0_I_5/Y  brg5/cntr_dutyC6_0_I_15/C  brg5/cntr_dutyC6_0_I_15/Y  brg5/cntr_dutyC6_0_I_18/C  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[27\]/CLK  brg5/cntr_dutyB\[27\]/Q  brg5/cntr_dutyB6_0_I_5/A  brg5/cntr_dutyB6_0_I_5/Y  brg5/cntr_dutyB6_0_I_15/C  brg5/cntr_dutyB6_0_I_15/Y  brg5/cntr_dutyB6_0_I_18/C  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[27\]/CLK  brg4/cntr_dutyC\[27\]/Q  brg4/cntr_dutyC6_0_I_5/A  brg4/cntr_dutyC6_0_I_5/Y  brg4/cntr_dutyC6_0_I_15/C  brg4/cntr_dutyC6_0_I_15/Y  brg4/cntr_dutyC6_0_I_18/C  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[27\]/CLK  brg4/cntr_dutyB\[27\]/Q  brg4/cntr_dutyB6_0_I_5/A  brg4/cntr_dutyB6_0_I_5/Y  brg4/cntr_dutyB6_0_I_15/C  brg4/cntr_dutyB6_0_I_15/Y  brg4/cntr_dutyB6_0_I_18/C  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[27\]/CLK  brg3/cntr_dutyC\[27\]/Q  brg3/cntr_dutyC6_0_I_5/A  brg3/cntr_dutyC6_0_I_5/Y  brg3/cntr_dutyC6_0_I_15/C  brg3/cntr_dutyC6_0_I_15/Y  brg3/cntr_dutyC6_0_I_18/C  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[27\]/CLK  brg2/cntr_dutyB\[27\]/Q  brg2/cntr_dutyB6_0_I_5/A  brg2/cntr_dutyB6_0_I_5/Y  brg2/cntr_dutyB6_0_I_15/C  brg2/cntr_dutyB6_0_I_15/Y  brg2/cntr_dutyB6_0_I_18/C  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/OPB_m7_13/B  pci_target/OPB_m7_13/Y  pci_target/OPB_m7_15/C  pci_target/OPB_m7_15/Y  pci_target/sp_dr_RNIK16QKG\[4\]/B  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_7/A  brg3/cntr_dutyB6_0_I_7/Y  brg3/cntr_dutyB6_0_I_15/B  brg3/cntr_dutyB6_0_I_15/Y  brg3/cntr_dutyB6_0_I_18/C  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_7/A  brg1/cntr_dutyB6_0_I_7/Y  brg1/cntr_dutyB6_0_I_15/B  brg1/cntr_dutyB6_0_I_15/Y  brg1/cntr_dutyB6_0_I_18/C  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140/A  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/pci_cmd\[0\]/CLK  pci_target/pci_cmd\[0\]/Q  pci_target/pci_cmd_RNIGMK_0\[2\]/B  pci_target/pci_cmd_RNIGMK_0\[2\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/A  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/A  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2_0/A  add_dec/FOPT_WE_0_a2_0_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/C  coll_mod/txbuf_opb_we/Y  coll_mod/tx_buf_ram/WEBUBBLEA/A  coll_mod/tx_buf_ram/WEBUBBLEA/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/BLKA  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNICDHGA\[21\]/B  rs485_mod/amtx_in_d_RNICDHGA\[21\]/Y  rs485_mod/amtx_in_d_RNICNCI01\[21\]/B  rs485_mod/amtx_in_d_RNICNCI01\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/B  rs485_mod/tst_spi_miso_d_RNI7BMFL1\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/A  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNIM4MMA\[1\]/C  brg5/sample_time_set_RNIM4MMA\[1\]/Y  brg5/sample_time_set_RNIFGC7B1\[1\]/C  brg5/sample_time_set_RNIFGC7B1\[1\]/Y  brg5/CycleCount_RNIGVO7M1\[1\]/A  brg5/CycleCount_RNIGVO7M1\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_20/B  can_control/OPB_DO_1_t_0_29_iv_20/Y  can_control/control_RNIBDO0B41\[1\]/B  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DO_RE_0_a2_0_a2_0/B  add_dec/DO_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_27_iv_6/B  can_control/OPB_DO_1_t_0_27_iv_6/Y  can_control/OPB_DO_1_t_0_27_iv_10/C  can_control/OPB_DO_1_t_0_27_iv_10/Y  can_control/OPB_DO_1_t_0_27_iv_13/C  can_control/OPB_DO_1_t_0_27_iv_13/Y  can_control/OPB_DO_1_t_0_27_iv_17/C  can_control/OPB_DO_1_t_0_27_iv_17/Y  can_control/OPB_DO_1_t_0_27_iv_22/B  can_control/OPB_DO_1_t_0_27_iv_22/Y  can_control/OPB_DO_1_t_0_27_iv_27/B  can_control/OPB_DO_1_t_0_27_iv_27/Y  can_control/state1_RNI2UO5MO/C  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_26/A  brg1/cntr_dutyC6_0_I_26/Y  brg1/cntr_dutyC6_0_I_28/C  brg1/cntr_dutyC6_0_I_28/Y  brg1/cntr_dutyC6_0_I_30/B  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNO_2\[23\]/C  ad2_mod/state_RNO_2\[23\]/Y  ad2_mod/state_RNO\[23\]/C  ad2_mod/state_RNO\[23\]/Y  ad2_mod/state\[23\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/m4/B  brk2/m4/Y  can_control/OPB_DO_1_t_0_0_0_iv_7/B  can_control/OPB_DO_1_t_0_0_0_iv_7/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  osc_count/un10_OPB_DO/A  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_19_0_iv_0/B  can_control/OPB_DO_1_t_0_19_0_iv_0/Y  can_control/OPB_DO_1_t_0_19_0_iv_2/C  can_control/OPB_DO_1_t_0_19_0_iv_2/Y  can_control/OPB_DO_1_t_0_19_0_iv_4/C  can_control/OPB_DO_1_t_0_19_0_iv_4/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/C  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_7/B  can_control/OPB_DO_1_t_0_19_0_iv_7/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_13/A  can_control/OPB_DO_1_t_0_19_0_iv_13/Y  can_control/OPB_DO_1_t_0_19_0_iv_15/B  can_control/OPB_DO_1_t_0_19_0_iv_15/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_18/A  can_control/OPB_DO_1_t_0_19_0_iv_18/Y  pci_target/pci_cmd_RNICUNBEU\[2\]/B  pci_target/pci_cmd_RNICUNBEU\[2\]/Y  pci_target/sp_dr_RNI2B5OTU\[11\]/C  pci_target/sp_dr_RNI2B5OTU\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIL3L8A\[21\]/B  rs485_mod/tctx_in_d_RNIL3L8A\[21\]/Y  rs485_mod/tctx_in_d_RNILLJ001\[21\]/B  rs485_mod/tctx_in_d_RNILLJ001\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/B  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/B  rs485_mod/eatx_in_d_RNI7LBT04\[21\]/Y  PCI_AD_pad_RNO_3\[21\]/A  PCI_AD_pad_RNO_3\[21\]/Y  PCI_AD_pad_RNO_0\[21\]/B  PCI_AD_pad_RNO_0\[21\]/Y  PCI_AD_pad_RNO\[21\]/A  PCI_AD_pad_RNO\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[5\]/CLK  brg1/cntr_dutyA\[5\]/Q  brg1/cntr_dutyA_RNI99P62\[5\]/B  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/B  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/B  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[28\]/CLK  brg3/cntr_dutyB\[28\]/Q  brg3/cntr_dutyB6_0_I_24/A  brg3/cntr_dutyB6_0_I_24/Y  brg3/cntr_dutyB6_0_I_28/B  brg3/cntr_dutyB6_0_I_28/Y  brg3/cntr_dutyB6_0_I_30/B  brg3/cntr_dutyB6_0_I_30/Y  brg3/cntr_dutyB6_0_I_65/A  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_24/A  brg1/cntr_dutyB6_0_I_24/Y  brg1/cntr_dutyB6_0_I_28/B  brg1/cntr_dutyB6_0_I_28/Y  brg1/cntr_dutyB6_0_I_30/B  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIHV3O9\[10\]/B  osc_count/sp_RNIHV3O9\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_1/C  can_control/OPB_DO_1_t_0_20_0_iv_1/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/A  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_7/B  can_control/OPB_DO_1_t_0_20_0_iv_7/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/A  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_16/C  can_control/OPB_DO_1_t_0_20_0_iv_16/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/pci_cmd_RNIRHPBPU\[2\]/A  pci_target/pci_cmd_RNIRHPBPU\[2\]/Y  pci_target/sp_dr_RNIGT6O8V\[10\]/C  pci_target/sp_dr_RNIGT6O8V\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/dev_sp1_m\[22\]/B  can_control/dev_sp1_m\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_0/C  can_control/OPB_DO_1_t_0_8_0_iv_0/Y  can_control/OPB_DO_1_t_0_8_0_iv_1/C  can_control/OPB_DO_1_t_0_8_0_iv_1/Y  can_control/OPB_DO_1_t_0_8_0_iv_4/B  can_control/OPB_DO_1_t_0_8_0_iv_4/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/C  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/A  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_16/B  can_control/OPB_DO_1_t_0_8_0_iv_16/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/C  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/SysToResClkdiv_RNIP01H9\[13\]/B  Clocks/SysToResClkdiv_RNIP01H9\[13\]/Y  Clocks/aq_div_RNII2A6J\[13\]/A  Clocks/aq_div_RNII2A6J\[13\]/Y  Clocks/Clk10HzDiv_RNIDE3ET\[13\]/B  Clocks/Clk10HzDiv_RNIDE3ET\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/A  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/status_RNO_1\[1\]/C  ad1_mod/status_RNO_1\[1\]/Y  ad1_mod/status_RNO\[1\]/B  ad1_mod/status_RNO\[1\]/Y  ad1_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[30\]/CLK  brg5/cntr_dutyC\[30\]/Q  brg5/cntr_dutyC6_0_I_3/A  brg5/cntr_dutyC6_0_I_3/Y  brg5/cntr_dutyC6_0_I_14/C  brg5/cntr_dutyC6_0_I_14/Y  brg5/cntr_dutyC6_0_I_19/B  brg5/cntr_dutyC6_0_I_19/Y  brg5/cntr_dutyC6_0_I_20/A  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[30\]/CLK  brg5/cntr_dutyB\[30\]/Q  brg5/cntr_dutyB6_0_I_3/A  brg5/cntr_dutyB6_0_I_3/Y  brg5/cntr_dutyB6_0_I_14/C  brg5/cntr_dutyB6_0_I_14/Y  brg5/cntr_dutyB6_0_I_19/B  brg5/cntr_dutyB6_0_I_19/Y  brg5/cntr_dutyB6_0_I_20/A  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[30\]/CLK  brg4/cntr_dutyC\[30\]/Q  brg4/cntr_dutyC6_0_I_3/A  brg4/cntr_dutyC6_0_I_3/Y  brg4/cntr_dutyC6_0_I_14/C  brg4/cntr_dutyC6_0_I_14/Y  brg4/cntr_dutyC6_0_I_19/B  brg4/cntr_dutyC6_0_I_19/Y  brg4/cntr_dutyC6_0_I_20/A  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[30\]/CLK  brg4/cntr_dutyB\[30\]/Q  brg4/cntr_dutyB6_0_I_3/A  brg4/cntr_dutyB6_0_I_3/Y  brg4/cntr_dutyB6_0_I_14/C  brg4/cntr_dutyB6_0_I_14/Y  brg4/cntr_dutyB6_0_I_19/B  brg4/cntr_dutyB6_0_I_19/Y  brg4/cntr_dutyB6_0_I_20/A  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[30\]/CLK  brg3/cntr_dutyC\[30\]/Q  brg3/cntr_dutyC6_0_I_3/A  brg3/cntr_dutyC6_0_I_3/Y  brg3/cntr_dutyC6_0_I_14/C  brg3/cntr_dutyC6_0_I_14/Y  brg3/cntr_dutyC6_0_I_19/B  brg3/cntr_dutyC6_0_I_19/Y  brg3/cntr_dutyC6_0_I_20/A  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[30\]/CLK  brg2/cntr_dutyB\[30\]/Q  brg2/cntr_dutyB6_0_I_3/A  brg2/cntr_dutyB6_0_I_3/Y  brg2/cntr_dutyB6_0_I_14/C  brg2/cntr_dutyB6_0_I_14/Y  brg2/cntr_dutyB6_0_I_19/B  brg2/cntr_dutyB6_0_I_19/Y  brg2/cntr_dutyB6_0_I_20/A  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[8\]/CLK  brg1/cntr_dutyC\[8\]/Q  brg1/cntr_dutyC6_0_I_124/A  brg1/cntr_dutyC6_0_I_124/Y  brg1/cntr_dutyC6_0_I_126/B  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[13\]/CLK  brg1/cntr_dutyC\[13\]/Q  brg1/cntr_dutyC6_0_I_104/A  brg1/cntr_dutyC6_0_I_104/Y  brg1/cntr_dutyC6_0_I_106/B  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[22\]/CLK  brg1/cntr_dutyC\[22\]/Q  brg1/cntr_dutyC6_0_I_61/A  brg1/cntr_dutyC6_0_I_61/Y  brg1/cntr_dutyC6_0_I_63/B  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_38/A  brg1/cntr_dutyA7_0_I_38/Y  brg1/cntr_dutyA7_0_I_41/C  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/glitch_count\[6\]/CLK  hotlink/glitch_count\[6\]/Q  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNI1TUC5\[29\]/A  hotlink/glitch_count_RNI1TUC5\[29\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/ENET_RE_0_a2_3_a2/A  add_dec/ENET_RE_0_a2_3_a2/Y  coll_mod/OPB_DO_1/A  coll_mod/OPB_DO_1/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1_RNI18VA/B  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1_RNI18VA/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1_RNIUTA27/C  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1_RNIUTA27/Y  coll_mod/liled_do_RNIUA7V41/B  coll_mod/liled_do_RNIUA7V41/Y  can_control/control_RNIPE284U\[2\]/C  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/aq_div_RNI4A3B9\[13\]/B  Clocks/aq_div_RNI4A3B9\[13\]/Y  Clocks/aq_div_RNII2A6J\[13\]/B  Clocks/aq_div_RNII2A6J\[13\]/Y  Clocks/Clk10HzDiv_RNIDE3ET\[13\]/B  Clocks/Clk10HzDiv_RNIDE3ET\[13\]/Y  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/A  Clocks/Clk10HzDiv_RNIVMRC42\[13\]/Y  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/A  Clocks/Clk10HzDiv_RNI8FTIE2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_80/A  brk2/cntr_dutyA7_0_I_80/Y  brk2/cntr_dutyA7_0_I_83/C  brk2/cntr_dutyA7_0_I_83/Y  brk2/cntr_dutyA7_0_I_84/B  brk2/cntr_dutyA7_0_I_84/Y  brk2/cntr_dutyA7_0_I_107/A  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_80/A  brk1/cntr_dutyA7_0_I_80/Y  brk1/cntr_dutyA7_0_I_83/C  brk1/cntr_dutyA7_0_I_83/Y  brk1/cntr_dutyA7_0_I_84/B  brk1/cntr_dutyA7_0_I_84/Y  brk1/cntr_dutyA7_0_I_107/A  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNI73IRV\[30\]/C  brg2/sample_time_set_RNI73IRV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_3/C  can_control/OPB_DO_1_t_0_0_0_iv_3/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/C  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_7/C  can_control/OPB_DO_1_t_0_0_0_iv_7/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/CycleCount_RNIRA11E\[5\]/C  brg2/CycleCount_RNIRA11E\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_14/B  can_control/OPB_DO_1_t_0_25_0_iv_14/Y  can_control/OPB_DO_1_t_0_25_0_iv_24/B  can_control/OPB_DO_1_t_0_25_0_iv_24/Y  can_control/OPB_DO_1_t_0_25_0_iv_31/A  can_control/OPB_DO_1_t_0_25_0_iv_31/Y  can_control/OPB_DO_1_t_0_25_0_iv_33_s/C  can_control/OPB_DO_1_t_0_25_0_iv_33_s/Y  can_control/state1_RNIACF4FD/A  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[30\]/CLK  brg5/cntr_dutyC\[30\]/Q  brg5/cntr_dutyC6_0_I_25/A  brg5/cntr_dutyC6_0_I_25/Y  brg5/cntr_dutyC6_0_I_29/B  brg5/cntr_dutyC6_0_I_29/Y  brg5/cntr_dutyC6_0_I_30/A  brg5/cntr_dutyC6_0_I_30/Y  brg5/cntr_dutyC6_0_I_65/A  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[30\]/CLK  brg5/cntr_dutyB\[30\]/Q  brg5/cntr_dutyB6_0_I_25/A  brg5/cntr_dutyB6_0_I_25/Y  brg5/cntr_dutyB6_0_I_29/B  brg5/cntr_dutyB6_0_I_29/Y  brg5/cntr_dutyB6_0_I_30/A  brg5/cntr_dutyB6_0_I_30/Y  brg5/cntr_dutyB6_0_I_65/A  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[30\]/CLK  brg4/cntr_dutyC\[30\]/Q  brg4/cntr_dutyC6_0_I_25/A  brg4/cntr_dutyC6_0_I_25/Y  brg4/cntr_dutyC6_0_I_29/B  brg4/cntr_dutyC6_0_I_29/Y  brg4/cntr_dutyC6_0_I_30/A  brg4/cntr_dutyC6_0_I_30/Y  brg4/cntr_dutyC6_0_I_65/A  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[30\]/CLK  brg4/cntr_dutyB\[30\]/Q  brg4/cntr_dutyB6_0_I_25/A  brg4/cntr_dutyB6_0_I_25/Y  brg4/cntr_dutyB6_0_I_29/B  brg4/cntr_dutyB6_0_I_29/Y  brg4/cntr_dutyB6_0_I_30/A  brg4/cntr_dutyB6_0_I_30/Y  brg4/cntr_dutyB6_0_I_65/A  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[30\]/CLK  brg3/cntr_dutyC\[30\]/Q  brg3/cntr_dutyC6_0_I_25/A  brg3/cntr_dutyC6_0_I_25/Y  brg3/cntr_dutyC6_0_I_29/B  brg3/cntr_dutyC6_0_I_29/Y  brg3/cntr_dutyC6_0_I_30/A  brg3/cntr_dutyC6_0_I_30/Y  brg3/cntr_dutyC6_0_I_65/A  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[30\]/CLK  brg2/cntr_dutyB\[30\]/Q  brg2/cntr_dutyB6_0_I_25/A  brg2/cntr_dutyB6_0_I_25/Y  brg2/cntr_dutyB6_0_I_29/B  brg2/cntr_dutyB6_0_I_29/Y  brg2/cntr_dutyB6_0_I_30/A  brg2/cntr_dutyB6_0_I_30/Y  brg2/cntr_dutyB6_0_I_65/A  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[4\]/CLK  brg1/cntr_dutyB\[4\]/Q  brg1/cntr_dutyB6_0_I_134/A  brg1/cntr_dutyB6_0_I_134/Y  brg1/cntr_dutyB6_0_I_137/C  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[4\]/CLK  brg3/cntr_dutyB\[4\]/Q  brg3/cntr_dutyB6_0_I_134/A  brg3/cntr_dutyB6_0_I_134/Y  brg3/cntr_dutyB6_0_I_137/C  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[14\]/CLK  brg5/cntr_dutyC\[14\]/Q  brg5/cntr_dutyC6_0_I_67/A  brg5/cntr_dutyC6_0_I_67/Y  brg5/cntr_dutyC6_0_I_76/B  brg5/cntr_dutyC6_0_I_76/Y  brg5/cntr_dutyC6_0_I_78/B  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[14\]/CLK  brg5/cntr_dutyB\[14\]/Q  brg5/cntr_dutyB6_0_I_67/A  brg5/cntr_dutyB6_0_I_67/Y  brg5/cntr_dutyB6_0_I_76/B  brg5/cntr_dutyB6_0_I_76/Y  brg5/cntr_dutyB6_0_I_78/B  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[14\]/CLK  brg4/cntr_dutyC\[14\]/Q  brg4/cntr_dutyC6_0_I_67/A  brg4/cntr_dutyC6_0_I_67/Y  brg4/cntr_dutyC6_0_I_76/B  brg4/cntr_dutyC6_0_I_76/Y  brg4/cntr_dutyC6_0_I_78/B  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[14\]/CLK  brg4/cntr_dutyB\[14\]/Q  brg4/cntr_dutyB6_0_I_67/A  brg4/cntr_dutyB6_0_I_67/Y  brg4/cntr_dutyB6_0_I_76/B  brg4/cntr_dutyB6_0_I_76/Y  brg4/cntr_dutyB6_0_I_78/B  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[14\]/CLK  brg3/cntr_dutyC\[14\]/Q  brg3/cntr_dutyC6_0_I_67/A  brg3/cntr_dutyC6_0_I_67/Y  brg3/cntr_dutyC6_0_I_76/B  brg3/cntr_dutyC6_0_I_76/Y  brg3/cntr_dutyC6_0_I_78/B  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[14\]/CLK  brg2/cntr_dutyB\[14\]/Q  brg2/cntr_dutyB6_0_I_67/A  brg2/cntr_dutyB6_0_I_67/Y  brg2/cntr_dutyB6_0_I_76/B  brg2/cntr_dutyB6_0_I_76/Y  brg2/cntr_dutyB6_0_I_78/B  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIGHHGA\[25\]/B  rs485_mod/amtx_in_d_RNIGHHGA\[25\]/Y  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/B  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/B  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/A  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_39/A  brg1/cntr_dutyA7_0_I_39/Y  brg1/cntr_dutyA7_0_I_41/B  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[9\]/CLK  brg1/cntr_dutyC\[9\]/Q  brg1/cntr_dutyC6_0_I_123/A  brg1/cntr_dutyC6_0_I_123/Y  brg1/cntr_dutyC6_0_I_126/C  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[14\]/CLK  brg1/cntr_dutyC\[14\]/Q  brg1/cntr_dutyC6_0_I_103/A  brg1/cntr_dutyC6_0_I_103/Y  brg1/cntr_dutyC6_0_I_106/C  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[23\]/CLK  brg1/cntr_dutyC\[23\]/Q  brg1/cntr_dutyC6_0_I_60/A  brg1/cntr_dutyC6_0_I_60/Y  brg1/cntr_dutyC6_0_I_63/C  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[19\]/CLK  pci_target/OPB_ADDR\[19\]/Q  add_dec/ILIM_DAC_WE_0_a2_0_a2_1/A  add_dec/ILIM_DAC_WE_0_a2_0_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m167/A  rs485_mod/m167/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/B  rs485_mod/imtx_in_d_RNIIJO5B\[29\]/Y  rs485_mod/sp485_2_data_RNIMK6621\[29\]/C  rs485_mod/sp485_2_data_RNIMK6621\[29\]/Y  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/C  rs485_mod/sp485_1_data_RNI27UQ32\[29\]/Y  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/C  rs485_mod/amtx_in_d_RNI161LQ2\[29\]/Y  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/B  rs485_mod/eatx_in_d_RNI5BQKS4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/C  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_25_0_iv_1/B  can_control/OPB_DO_1_t_0_25_0_iv_1/Y  can_control/OPB_DO_1_t_0_25_0_iv_4/C  can_control/OPB_DO_1_t_0_25_0_iv_4/Y  can_control/OPB_DO_1_t_0_25_0_iv_10/A  can_control/OPB_DO_1_t_0_25_0_iv_10/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/OPB_DO_1_t_0_25_0_iv_21/B  can_control/OPB_DO_1_t_0_25_0_iv_21/Y  can_control/OPB_DO_1_t_0_25_0_iv_26/C  can_control/OPB_DO_1_t_0_25_0_iv_26/Y  can_control/state1_RNI3T7H57/A  can_control/state1_RNI3T7H57/Y  can_control/state1_RNIACF4FD/C  can_control/state1_RNIACF4FD/Y  pci_target/pci_cmd_RNIB27K3P\[2\]/B  pci_target/pci_cmd_RNIB27K3P\[2\]/Y  pci_target/sp_dr_RNI8LRNHQ\[5\]/C  pci_target/sp_dr_RNI8LRNHQ\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/DI_RE_0_a2_2_a2/B  add_dec/DI_RE_0_a2_2_a2/Y  brg1/digital_in_m\[26\]/B  brg1/digital_in_m\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_2/C  can_control/OPB_DO_1_t_0_4_0_iv_2/Y  can_control/OPB_DO_1_t_0_4_0_iv_4/A  can_control/OPB_DO_1_t_0_4_0_iv_4/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/A  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_8/C  can_control/OPB_DO_1_t_0_4_0_iv_8/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv_14/A  can_control/OPB_DO_1_t_0_4_0_iv_14/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/OpbTo16KHzDiv_RNICG599\[14\]/B  Clocks/OpbTo16KHzDiv_RNICG599\[14\]/Y  Clocks/OpbTo16KHzDiv_RNIBDC7J\[14\]/A  Clocks/OpbTo16KHzDiv_RNIBDC7J\[14\]/Y  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/B  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/B  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIP7L8A\[25\]/B  rs485_mod/tctx_in_d_RNIP7L8A\[25\]/Y  rs485_mod/tctx_in_d_RNI56K001\[25\]/B  rs485_mod/tctx_in_d_RNI56K001\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/B  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/A  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNICQ30B\[29\]/C  brg5/sample_time_set_RNICQ30B\[29\]/Y  brg5/sample_time_set_RNI6SPD01\[29\]/B  brg5/sample_time_set_RNI6SPD01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/C  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/B  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[24\]/CLK  brg5/cntr_dutyC\[24\]/Q  brg5/cntr_dutyC6_0_I_10/A  brg5/cntr_dutyC6_0_I_10/Y  brg5/cntr_dutyC6_0_I_16/C  brg5/cntr_dutyC6_0_I_16/Y  brg5/cntr_dutyC6_0_I_18/B  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[24\]/CLK  brg5/cntr_dutyB\[24\]/Q  brg5/cntr_dutyB6_0_I_10/A  brg5/cntr_dutyB6_0_I_10/Y  brg5/cntr_dutyB6_0_I_16/C  brg5/cntr_dutyB6_0_I_16/Y  brg5/cntr_dutyB6_0_I_18/B  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[24\]/CLK  brg4/cntr_dutyC\[24\]/Q  brg4/cntr_dutyC6_0_I_10/A  brg4/cntr_dutyC6_0_I_10/Y  brg4/cntr_dutyC6_0_I_16/C  brg4/cntr_dutyC6_0_I_16/Y  brg4/cntr_dutyC6_0_I_18/B  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[24\]/CLK  brg4/cntr_dutyB\[24\]/Q  brg4/cntr_dutyB6_0_I_10/A  brg4/cntr_dutyB6_0_I_10/Y  brg4/cntr_dutyB6_0_I_16/C  brg4/cntr_dutyB6_0_I_16/Y  brg4/cntr_dutyB6_0_I_18/B  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[24\]/CLK  brg3/cntr_dutyC\[24\]/Q  brg3/cntr_dutyC6_0_I_10/A  brg3/cntr_dutyC6_0_I_10/Y  brg3/cntr_dutyC6_0_I_16/C  brg3/cntr_dutyC6_0_I_16/Y  brg3/cntr_dutyC6_0_I_18/B  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[24\]/CLK  brg2/cntr_dutyB\[24\]/Q  brg2/cntr_dutyB6_0_I_10/A  brg2/cntr_dutyB6_0_I_10/Y  brg2/cntr_dutyB6_0_I_16/C  brg2/cntr_dutyB6_0_I_16/Y  brg2/cntr_dutyB6_0_I_18/B  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/sd_div_RNIA51K9\[14\]/B  Clocks/sd_div_RNIA51K9\[14\]/Y  Clocks/OpbTo16KHzDiv_RNIBDC7J\[14\]/B  Clocks/OpbTo16KHzDiv_RNIBDC7J\[14\]/Y  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/B  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/B  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA_RNIA7JI1\[6\]/B  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[31\]/A  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA_RNIS2J22\[6\]/B  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNI31G49\[29\]/A  brg3/cntr_dutyA_RNI31G49\[29\]/Y  brg3/cntr_dutyA_RNO\[31\]/A  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/status_RNO_1\[1\]/C  ad2_mod/status_RNO_1\[1\]/Y  ad2_mod/status_RNO\[1\]/B  ad2_mod/status_RNO\[1\]/Y  ad2_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg1/dev_sp1_m\[29\]/B  brg1/dev_sp1_m\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_0/C  can_control/OPB_DO_1_t_0_1_0_iv_0/Y  can_control/OPB_DO_1_t_0_1_0_iv_2/B  can_control/OPB_DO_1_t_0_1_0_iv_2/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/B  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/C  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[23\]/CLK  brg3/cntr_dutyB\[23\]/Q  brg3/cntr_dutyB6_0_I_1/A  brg3/cntr_dutyB6_0_I_1/Y  brg3/cntr_dutyB6_0_I_16/B  brg3/cntr_dutyB6_0_I_16/Y  brg3/cntr_dutyB6_0_I_18/B  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/A  add_dec/ILIM_DAC_RE_0_a2_6_a2_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1_0/C  add_dec/ILIM_DAC_RE_0_a2_6_a2_1_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_0_0/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_0_0/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/A  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI2JKGB\[2\]/B  ilim_dac_mod/data_RNI2JKGB\[2\]/Y  ilim_dac_mod/data_RNIDROL11\[2\]/A  ilim_dac_mod/data_RNIDROL11\[2\]/Y  can_control/control_RNIU5UUM5\[2\]/C  can_control/control_RNIU5UUM5\[2\]/Y  can_control/control_RNINN6HT6\[2\]/C  can_control/control_RNINN6HT6\[2\]/Y  can_control/control_RNIHOEFCA\[2\]/B  can_control/control_RNIHOEFCA\[2\]/Y  can_control/control_RNIRN2CRC\[2\]/C  can_control/control_RNIRN2CRC\[2\]/Y  can_control/control_RNISN6PBI\[2\]/A  can_control/control_RNISN6PBI\[2\]/Y  can_control/control_RNI4J2R8S\[2\]/A  can_control/control_RNI4J2R8S\[2\]/Y  can_control/control_RNIPE284U\[2\]/A  can_control/control_RNIPE284U\[2\]/Y  can_control/control_RNIITAP031\[2\]/C  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA_RNI35JQ1\[6\]/B  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/B  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC_RNI3BUP2\[6\]/B  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNIIDHV\[20\]/B  ad1_mod/state_RNIIDHV\[20\]/Y  ad1_mod/state_RNO\[21\]/C  ad1_mod/state_RNO\[21\]/Y  ad1_mod/state\[21\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_freq\[14\]/CLK  brg1/cntr_freq\[14\]/Q  brg1/clk_divider_RNII0OF\[14\]/A  brg1/clk_divider_RNII0OF\[14\]/Y  brg1/clk_divider_RNISOFV\[10\]/C  brg1/clk_divider_RNISOFV\[10\]/Y  brg1/clk_divider_RNIMFVU1\[10\]/C  brg1/clk_divider_RNIMFVU1\[10\]/Y  brg1/clk_divider_RNI4IQJ4\[7\]/C  brg1/clk_divider_RNI4IQJ4\[7\]/Y  brg1/clk_divider_RNI4E59B\[1\]/C  brg1/clk_divider_RNI4E59B\[1\]/Y  brg1/StrobeB_RNO/B  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_4/A  brg5/cntr_dutyC6_0_I_4/Y  brg5/cntr_dutyC6_0_I_14/B  brg5/cntr_dutyC6_0_I_14/Y  brg5/cntr_dutyC6_0_I_19/B  brg5/cntr_dutyC6_0_I_19/Y  brg5/cntr_dutyC6_0_I_20/A  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_4/A  brg4/cntr_dutyC6_0_I_4/Y  brg4/cntr_dutyC6_0_I_14/B  brg4/cntr_dutyC6_0_I_14/Y  brg4/cntr_dutyC6_0_I_19/B  brg4/cntr_dutyC6_0_I_19/Y  brg4/cntr_dutyC6_0_I_20/A  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_4/A  brg4/cntr_dutyB6_0_I_4/Y  brg4/cntr_dutyB6_0_I_14/B  brg4/cntr_dutyB6_0_I_14/Y  brg4/cntr_dutyB6_0_I_19/B  brg4/cntr_dutyB6_0_I_19/Y  brg4/cntr_dutyB6_0_I_20/A  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_4/A  brg3/cntr_dutyC6_0_I_4/Y  brg3/cntr_dutyC6_0_I_14/B  brg3/cntr_dutyC6_0_I_14/Y  brg3/cntr_dutyC6_0_I_19/B  brg3/cntr_dutyC6_0_I_19/Y  brg3/cntr_dutyC6_0_I_20/A  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_4/A  brg2/cntr_dutyB6_0_I_4/Y  brg2/cntr_dutyB6_0_I_14/B  brg2/cntr_dutyB6_0_I_14/Y  brg2/cntr_dutyB6_0_I_19/B  brg2/cntr_dutyB6_0_I_19/Y  brg2/cntr_dutyB6_0_I_20/A  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/rs485_div_RNIPNIA9\[14\]/B  Clocks/rs485_div_RNIPNIA9\[14\]/Y  Clocks/rs485_div_RNIUC03J\[14\]/A  Clocks/rs485_div_RNIUC03J\[14\]/Y  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/A  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/B  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  brg1/p_switch_m\[1\]/B  brg1/p_switch_m\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_8/A  can_control/OPB_DO_1_t_0_29_iv_8/Y  can_control/control_RNIAT3NC3\[1\]/C  can_control/control_RNIAT3NC3\[1\]/Y  can_control/control_RNIK422N7\[1\]/A  can_control/control_RNIK422N7\[1\]/Y  can_control/control_RNI4UVTB9\[1\]/A  can_control/control_RNI4UVTB9\[1\]/Y  can_control/control_RNIUUONBM\[1\]/B  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[25\]/CLK  brg2/cntr_dutyC\[25\]/Q  brg2/cntr_dutyC6_0_I_43/A  brg2/cntr_dutyC6_0_I_43/Y  brg2/cntr_dutyC6_0_I_45/B  brg2/cntr_dutyC6_0_I_45/Y  brg2/cntr_dutyC6_0_I_64/A  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNI5K40B\[31\]/C  brg5/sample_time_set_RNI5K40B\[31\]/Y  brg5/CycleCount_RNIPS87M\[31\]/C  brg5/CycleCount_RNIPS87M\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/B  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[14\]/CLK  brg2/cntr_freq\[14\]/Q  brg2/clk_divider_RNIJTBI\[13\]/A  brg2/clk_divider_RNIJTBI\[13\]/Y  brg2/clk_divider_RNIN32R\[9\]/C  brg2/clk_divider_RNIN32R\[9\]/Y  brg2/clk_divider_RNIPQPV1\[9\]/C  brg2/clk_divider_RNIPQPV1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/A  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[12\]/CLK  brg3/cntr_dutyB\[12\]/Q  brg3/cntr_dutyB6_0_I_73/A  brg3/cntr_dutyB6_0_I_73/Y  brg3/cntr_dutyB6_0_I_77/C  brg3/cntr_dutyB6_0_I_77/Y  brg3/cntr_dutyB6_0_I_78/C  brg3/cntr_dutyB6_0_I_78/Y  brg3/cntr_dutyB6_0_I_139/A  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[12\]/CLK  brg1/cntr_dutyB\[12\]/Q  brg1/cntr_dutyB6_0_I_73/A  brg1/cntr_dutyB6_0_I_73/Y  brg1/cntr_dutyB6_0_I_77/C  brg1/cntr_dutyB6_0_I_77/Y  brg1/cntr_dutyB6_0_I_78/C  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/cclk_div_RNIGT7E9\[14\]/B  Clocks/cclk_div_RNIGT7E9\[14\]/Y  Clocks/rs485_div_RNIUC03J\[14\]/B  Clocks/rs485_div_RNIUC03J\[14\]/Y  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/A  Clocks/OpbTo16KHzDiv_RNIVIIK61\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/B  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_4/A  brg1/cntr_dutyB6_0_I_4/Y  brg1/cntr_dutyB6_0_I_14/B  brg1/cntr_dutyB6_0_I_14/Y  brg1/cntr_dutyB6_0_I_19/B  brg1/cntr_dutyB6_0_I_19/Y  brg1/cntr_dutyB6_0_I_20/A  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140/A  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[8\]/CLK  brg2/cntr_freq\[8\]/Q  brg2/cntr_freq_RNIRTMF2\[8\]/B  brg2/cntr_freq_RNIRTMF2\[8\]/Y  brg2/cntr_freq_RNIEQ1A5\[9\]/C  brg2/cntr_freq_RNIEQ1A5\[9\]/Y  brg2/cntr_freq_RNI7H5Q5\[1\]/C  brg2/cntr_freq_RNI7H5Q5\[1\]/Y  brg2/cntr_freq_RNIBATP9\[3\]/C  brg2/cntr_freq_RNIBATP9\[3\]/Y  brg2/cntr_freq_RNI9QGNG1\[3\]/B  brg2/cntr_freq_RNI9QGNG1\[3\]/Y  brg2/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/LPMUX_RE_0_a2_0_a2/C  add_dec/LPMUX_RE_0_a2_0_a2/Y  mel_mod/LP_MUX_EN_c_m/B  mel_mod/LP_MUX_EN_c_m/Y  can_control/OPB_DO_1_t_0_27_iv_4/A  can_control/OPB_DO_1_t_0_27_iv_4/Y  can_control/OPB_DO_1_t_0_27_iv_8/C  can_control/OPB_DO_1_t_0_27_iv_8/Y  can_control/state1_RNIEKN0B3/B  can_control/state1_RNIEKN0B3/Y  can_control/state1_RNI4VDMR4/B  can_control/state1_RNI4VDMR4/Y  can_control/state1_RNIJ7GGE7/C  can_control/state1_RNIJ7GGE7/Y  can_control/state1_RNI0TF9KG/C  can_control/state1_RNI0TF9KG/Y  can_control/state1_RNI2UO5MO/B  can_control/state1_RNI2UO5MO/Y  pci_target/pci_cmd_RNIH771T21\[2\]/B  pci_target/pci_cmd_RNIH771T21\[2\]/Y  pci_target/sp_dr_RNIOE4TA41\[3\]/C  pci_target/sp_dr_RNIOE4TA41\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_81/A  brk2/cntr_dutyA7_0_I_81/Y  brk2/cntr_dutyA7_0_I_83/B  brk2/cntr_dutyA7_0_I_83/Y  brk2/cntr_dutyA7_0_I_84/B  brk2/cntr_dutyA7_0_I_84/Y  brk2/cntr_dutyA7_0_I_107/A  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_81/A  brk1/cntr_dutyA7_0_I_81/Y  brk1/cntr_dutyA7_0_I_83/B  brk1/cntr_dutyA7_0_I_83/Y  brk1/cntr_dutyA7_0_I_84/B  brk1/cntr_dutyA7_0_I_84/Y  brk1/cntr_dutyA7_0_I_107/A  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140/B  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_42/A  brg3/cntr_dutyB6_0_I_42/Y  brg3/cntr_dutyB6_0_I_45/A  brg3/cntr_dutyB6_0_I_45/Y  brg3/cntr_dutyB6_0_I_64/A  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_42/A  brg1/cntr_dutyB6_0_I_42/Y  brg1/cntr_dutyB6_0_I_45/A  brg1/cntr_dutyB6_0_I_45/Y  brg1/cntr_dutyB6_0_I_64/A  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[24\]/CLK  brg3/cntr_dutyB\[24\]/Q  brg3/cntr_dutyB6_0_I_44/A  brg3/cntr_dutyB6_0_I_44/Y  brg3/cntr_dutyB6_0_I_45/C  brg3/cntr_dutyB6_0_I_45/Y  brg3/cntr_dutyB6_0_I_64/A  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[24\]/CLK  brg1/cntr_dutyB\[24\]/Q  brg1/cntr_dutyB6_0_I_44/A  brg1/cntr_dutyB6_0_I_44/Y  brg1/cntr_dutyB6_0_I_45/C  brg1/cntr_dutyB6_0_I_45/Y  brg1/cntr_dutyB6_0_I_64/A  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_66/A  brg5/cntr_dutyC6_0_I_66/Y  brg5/cntr_dutyC6_0_I_75/C  brg5/cntr_dutyC6_0_I_75/Y  brg5/cntr_dutyC6_0_I_78/A  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_66/A  brg5/cntr_dutyB6_0_I_66/Y  brg5/cntr_dutyB6_0_I_75/C  brg5/cntr_dutyB6_0_I_75/Y  brg5/cntr_dutyB6_0_I_78/A  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_66/A  brg4/cntr_dutyC6_0_I_66/Y  brg4/cntr_dutyC6_0_I_75/C  brg4/cntr_dutyC6_0_I_75/Y  brg4/cntr_dutyC6_0_I_78/A  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_66/A  brg4/cntr_dutyB6_0_I_66/Y  brg4/cntr_dutyB6_0_I_75/C  brg4/cntr_dutyB6_0_I_75/Y  brg4/cntr_dutyB6_0_I_78/A  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_66/A  brg3/cntr_dutyC6_0_I_66/Y  brg3/cntr_dutyC6_0_I_75/C  brg3/cntr_dutyC6_0_I_75/Y  brg3/cntr_dutyC6_0_I_78/A  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_66/A  brg2/cntr_dutyB6_0_I_66/Y  brg2/cntr_dutyB6_0_I_75/C  brg2/cntr_dutyB6_0_I_75/Y  brg2/cntr_dutyB6_0_I_78/A  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNIPABF1\[2\]/B  brg3/cntr_freq_RNIPABF1\[2\]/Y  brg3/cntr_freq_RNI06TT3\[3\]/C  brg3/cntr_freq_RNI06TT3\[3\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/C  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_freq\[2\]/CLK  brg1/cntr_freq\[2\]/Q  brg1/cntr_freq_RNIHMLG1\[2\]/B  brg1/cntr_freq_RNIHMLG1\[2\]/Y  brg1/cntr_freq_RNIC1CN3\[3\]/C  brg1/cntr_freq_RNIC1CN3\[3\]/Y  brg1/cntr_freq_RNI8SQ6A\[3\]/C  brg1/cntr_freq_RNI8SQ6A\[3\]/Y  brg1/cntr_freq_RNI8BR6O\[1\]/C  brg1/cntr_freq_RNI8BR6O\[1\]/Y  brg1/cntr_freq_RNINRHNJ2\[10\]/C  brg1/cntr_freq_RNINRHNJ2\[10\]/Y  brg1/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[3\]/CLK  brg1/cntr_dutyB\[3\]/Q  brg1/cntr_dutyB6_0_I_135/A  brg1/cntr_dutyB6_0_I_135/Y  brg1/cntr_dutyB6_0_I_137/B  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[3\]/CLK  brg3/cntr_dutyB\[3\]/Q  brg3/cntr_dutyB6_0_I_135/A  brg3/cntr_dutyB6_0_I_135/Y  brg3/cntr_dutyB6_0_I_137/B  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/B  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNO\[26\]/A  brg2/cntr_dutyC_RNO\[26\]/Y  brg2/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[29\]/CLK  brk2/cntr_dutyA\[29\]/Q  brk2/cntr_dutyA7_0_I_37/A  brk2/cntr_dutyA7_0_I_37/Y  brk2/cntr_dutyA7_0_I_40/B  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[29\]/CLK  brk1/cntr_dutyA\[29\]/Q  brk1/cntr_dutyA7_0_I_37/A  brk1/cntr_dutyA7_0_I_37/Y  brk1/cntr_dutyA7_0_I_40/B  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/state_RNI4FPD\[20\]/B  ad2_mod/state_RNI4FPD\[20\]/Y  ad2_mod/state_RNO\[21\]/C  ad2_mod/state_RNO\[21\]/Y  ad2_mod/state\[21\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_freq\[8\]/CLK  brg5/cntr_freq\[8\]/Q  brg5/clk_divider_RNI04L5\[8\]/A  brg5/clk_divider_RNI04L5\[8\]/Y  brg5/cntr_freq_RNI2AAB\[9\]/C  brg5/cntr_freq_RNI2AAB\[9\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/C  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[23\]/CLK  brg5/cntr_dutyC\[23\]/Q  brg5/cntr_dutyC6_0_I_1/A  brg5/cntr_dutyC6_0_I_1/Y  brg5/cntr_dutyC6_0_I_16/B  brg5/cntr_dutyC6_0_I_16/Y  brg5/cntr_dutyC6_0_I_18/B  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[23\]/CLK  brg5/cntr_dutyB\[23\]/Q  brg5/cntr_dutyB6_0_I_1/A  brg5/cntr_dutyB6_0_I_1/Y  brg5/cntr_dutyB6_0_I_16/B  brg5/cntr_dutyB6_0_I_16/Y  brg5/cntr_dutyB6_0_I_18/B  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[23\]/CLK  brg4/cntr_dutyC\[23\]/Q  brg4/cntr_dutyC6_0_I_1/A  brg4/cntr_dutyC6_0_I_1/Y  brg4/cntr_dutyC6_0_I_16/B  brg4/cntr_dutyC6_0_I_16/Y  brg4/cntr_dutyC6_0_I_18/B  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[23\]/CLK  brg4/cntr_dutyB\[23\]/Q  brg4/cntr_dutyB6_0_I_1/A  brg4/cntr_dutyB6_0_I_1/Y  brg4/cntr_dutyB6_0_I_16/B  brg4/cntr_dutyB6_0_I_16/Y  brg4/cntr_dutyB6_0_I_18/B  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[23\]/CLK  brg3/cntr_dutyC\[23\]/Q  brg3/cntr_dutyC6_0_I_1/A  brg3/cntr_dutyC6_0_I_1/Y  brg3/cntr_dutyC6_0_I_16/B  brg3/cntr_dutyC6_0_I_16/Y  brg3/cntr_dutyC6_0_I_18/B  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[23\]/CLK  brg2/cntr_dutyB\[23\]/Q  brg2/cntr_dutyB6_0_I_1/A  brg2/cntr_dutyB6_0_I_1/Y  brg2/cntr_dutyB6_0_I_16/B  brg2/cntr_dutyB6_0_I_16/Y  brg2/cntr_dutyB6_0_I_18/B  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_69/A  brg5/cntr_dutyC6_0_I_69/Y  brg5/cntr_dutyC6_0_I_75/A  brg5/cntr_dutyC6_0_I_75/Y  brg5/cntr_dutyC6_0_I_78/A  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_69/A  brg5/cntr_dutyB6_0_I_69/Y  brg5/cntr_dutyB6_0_I_75/A  brg5/cntr_dutyB6_0_I_75/Y  brg5/cntr_dutyB6_0_I_78/A  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_69/A  brg4/cntr_dutyC6_0_I_69/Y  brg4/cntr_dutyC6_0_I_75/A  brg4/cntr_dutyC6_0_I_75/Y  brg4/cntr_dutyC6_0_I_78/A  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_69/A  brg4/cntr_dutyB6_0_I_69/Y  brg4/cntr_dutyB6_0_I_75/A  brg4/cntr_dutyB6_0_I_75/Y  brg4/cntr_dutyB6_0_I_78/A  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_69/A  brg3/cntr_dutyC6_0_I_69/Y  brg3/cntr_dutyC6_0_I_75/A  brg3/cntr_dutyC6_0_I_75/Y  brg3/cntr_dutyC6_0_I_78/A  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_69/A  brg2/cntr_dutyB6_0_I_69/Y  brg2/cntr_dutyB6_0_I_75/A  brg2/cntr_dutyB6_0_I_75/Y  brg2/cntr_dutyB6_0_I_78/A  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_6/B  can_control/OPB_DO_1_t_0_8_0_iv_6/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/B  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/B  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2_2/B  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIA2T4V/C  can_control/state1_RNIA2T4V/Y  pci_target/sp_dr_RNILLUI44\[4\]/C  pci_target/sp_dr_RNILLUI44\[4\]/Y  pci_target/sp_dr_RNI3JOII6\[4\]/A  pci_target/sp_dr_RNI3JOII6\[4\]/Y  pci_target/sp_dr_RNIFP5A38\[4\]/A  pci_target/sp_dr_RNIFP5A38\[4\]/Y  pci_target/sp_dr_RNI5FNECA\[4\]/C  pci_target/sp_dr_RNI5FNECA\[4\]/Y  pci_target/sp_dr_RNIK16QKG\[4\]/A  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_freq\[6\]/CLK  brg2/cntr_freq\[6\]/Q  brg2/clk_divider_RNILAD5\[5\]/A  brg2/clk_divider_RNILAD5\[5\]/Y  brg2/clk_divider_RNICNQA\[6\]/C  brg2/clk_divider_RNICNQA\[6\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/A  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/SysToResClkdiv_RNIQ11H9\[14\]/B  Clocks/SysToResClkdiv_RNIQ11H9\[14\]/Y  Clocks/aq_div_RNIK4A6J\[14\]/A  Clocks/aq_div_RNIK4A6J\[14\]/Y  Clocks/Clk10HzDiv_RNIGH3ET\[14\]/B  Clocks/Clk10HzDiv_RNIGH3ET\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/A  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[9\]/CLK  brg5/cntr_freq\[9\]/Q  brg5/cntr_freq_RNI92P82\[9\]/B  brg5/cntr_freq_RNI92P82\[9\]/Y  brg5/cntr_freq_RNISNKO4\[1\]/B  brg5/cntr_freq_RNISNKO4\[1\]/Y  brg5/cntr_freq_RNIK7338\[3\]/C  brg5/cntr_freq_RNIK7338\[3\]/Y  brg5/cntr_freq_RNIVLDN71\[3\]/C  brg5/cntr_freq_RNIVLDN71\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/aq_div_RNI5B3B9\[14\]/B  Clocks/aq_div_RNI5B3B9\[14\]/Y  Clocks/aq_div_RNIK4A6J\[14\]/B  Clocks/aq_div_RNIK4A6J\[14\]/Y  Clocks/Clk10HzDiv_RNIGH3ET\[14\]/B  Clocks/Clk10HzDiv_RNIGH3ET\[14\]/Y  Clocks/Clk10HzDiv_RNI6URC42\[14\]/A  Clocks/Clk10HzDiv_RNI6URC42\[14\]/Y  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/A  Clocks/Clk10HzDiv_RNIFMTIE2\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_13/A  can_control/OPB_DO_1_t_0_16_0_iv_13/Y  can_control/OPB_DO_1_t_0_16_0_iv_15/B  can_control/OPB_DO_1_t_0_16_0_iv_15/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/pci_cmd_RNI5FPRHT\[2\]/A  pci_target/pci_cmd_RNI5FPRHT\[2\]/Y  pci_target/sp_dr_RNIUU681U\[14\]/C  pci_target/sp_dr_RNIUU681U\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_7/A  brg2/cntr_dutyC6_0_I_7/Y  brg2/cntr_dutyC6_0_I_15/B  brg2/cntr_dutyC6_0_I_15/Y  brg2/cntr_dutyC6_0_I_18/C  brg2/cntr_dutyC6_0_I_18/Y  brg2/cntr_dutyC6_0_I_20/B  brg2/cntr_dutyC6_0_I_20/Y  brg2/cntr_dutyC6_0_I_140/A  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_68/A  brg3/cntr_dutyB6_0_I_68/Y  brg3/cntr_dutyB6_0_I_75/B  brg3/cntr_dutyB6_0_I_75/Y  brg3/cntr_dutyB6_0_I_78/A  brg3/cntr_dutyB6_0_I_78/Y  brg3/cntr_dutyB6_0_I_139/A  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_68/A  brg1/cntr_dutyB6_0_I_68/Y  brg1/cntr_dutyB6_0_I_75/B  brg1/cntr_dutyB6_0_I_75/Y  brg1/cntr_dutyB6_0_I_78/A  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[3\]/CLK  brg2/cntr_freq\[3\]/Q  brg2/cntr_freq_RNIMDG5\[0\]/B  brg2/cntr_freq_RNIMDG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeC_RNO/A  brg2/StrobeC_RNO/Y  brg2/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[3\]/CLK  brg5/cntr_freq\[3\]/Q  brg5/cntr_freq_RNIV837\[0\]/B  brg5/cntr_freq_RNIV837\[0\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[4\]/C  brg5/cntr_freq_RNIBB091\[4\]/Y  brg5/cntr_freq_RNI8TLB6\[4\]/C  brg5/cntr_freq_RNI8TLB6\[4\]/Y  brg5/StrobeC_RNO/A  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[3\]/CLK  brg4/cntr_freq\[3\]/Q  brg4/cntr_freq_RNISVSB\[0\]/B  brg4/cntr_freq_RNISVSB\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/C  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeC_RNO/A  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[3\]/CLK  brg3/cntr_freq\[3\]/Q  brg3/cntr_freq_RNIPMMG\[0\]/B  brg3/cntr_freq_RNIPMMG\[0\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/C  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeC_RNO/A  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  can_control/control_RNIITAP031\[2\]/B  can_control/control_RNIITAP031\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/C  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/status_RNO_1\[0\]/A  ad1_mod/status_RNO_1\[0\]/Y  ad1_mod/status_RNO\[0\]/C  ad1_mod/status_RNO\[0\]/Y  ad1_mod/status\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[11\]/CLK  brg3/cntr_dutyB\[11\]/Q  brg3/cntr_dutyB6_0_I_74/A  brg3/cntr_dutyB6_0_I_74/Y  brg3/cntr_dutyB6_0_I_77/B  brg3/cntr_dutyB6_0_I_77/Y  brg3/cntr_dutyB6_0_I_78/C  brg3/cntr_dutyB6_0_I_78/Y  brg3/cntr_dutyB6_0_I_139/A  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[11\]/CLK  brg1/cntr_dutyB\[11\]/Q  brg1/cntr_dutyB6_0_I_74/A  brg1/cntr_dutyB6_0_I_74/Y  brg1/cntr_dutyB6_0_I_77/B  brg1/cntr_dutyB6_0_I_77/Y  brg1/cntr_dutyB6_0_I_78/C  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[15\]/CLK  brg3/cntr_dutyB\[15\]/Q  brg3/cntr_dutyB6_0_I_70/A  brg3/cntr_dutyB6_0_I_70/Y  brg3/cntr_dutyB6_0_I_76/C  brg3/cntr_dutyB6_0_I_76/Y  brg3/cntr_dutyB6_0_I_78/B  brg3/cntr_dutyB6_0_I_78/Y  brg3/cntr_dutyB6_0_I_139/A  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[15\]/CLK  brg1/cntr_dutyB\[15\]/Q  brg1/cntr_dutyB6_0_I_70/A  brg1/cntr_dutyB6_0_I_70/Y  brg1/cntr_dutyB6_0_I_76/C  brg1/cntr_dutyB6_0_I_76/Y  brg1/cntr_dutyB6_0_I_78/B  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_43/A  brg1/cntr_dutyC6_0_I_43/Y  brg1/cntr_dutyC6_0_I_45/B  brg1/cntr_dutyC6_0_I_45/Y  brg1/cntr_dutyC6_0_I_64/A  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_8/A  brg3/cntr_dutyB6_0_I_8/Y  brg3/cntr_dutyB6_0_I_15/A  brg3/cntr_dutyB6_0_I_15/Y  brg3/cntr_dutyB6_0_I_18/C  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_8/A  brg1/cntr_dutyB6_0_I_8/Y  brg1/cntr_dutyB6_0_I_15/A  brg1/cntr_dutyB6_0_I_15/Y  brg1/cntr_dutyB6_0_I_18/C  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140/A  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[21\]/CLK  brg3/cntr_dutyB\[21\]/Q  brg3/cntr_dutyB6_0_I_12/A  brg3/cntr_dutyB6_0_I_12/Y  brg3/cntr_dutyB6_0_I_17/C  brg3/cntr_dutyB6_0_I_17/Y  brg3/cntr_dutyB6_0_I_18/A  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/C  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNIUGIPD\[4\]/C  brg3/CycleCount_RNIUGIPD\[4\]/Y  brg3/CycleCount_RNIQA56O\[4\]/B  brg3/CycleCount_RNIQA56O\[4\]/Y  pci_target/sp_dr_RNIFP5A38\[4\]/C  pci_target/sp_dr_RNIFP5A38\[4\]/Y  pci_target/sp_dr_RNI5FNECA\[4\]/C  pci_target/sp_dr_RNI5FNECA\[4\]/Y  pci_target/sp_dr_RNIK16QKG\[4\]/A  pci_target/sp_dr_RNIK16QKG\[4\]/Y  pci_target/sp_dr_RNIBOB5AQ\[4\]/A  pci_target/sp_dr_RNIBOB5AQ\[4\]/Y  pci_target/sp_dr_RNI5V029A1\[4\]/S  pci_target/sp_dr_RNI5V029A1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[28\]/CLK  brg2/cntr_dutyC\[28\]/Q  brg2/cntr_dutyC6_0_I_24/A  brg2/cntr_dutyC6_0_I_24/Y  brg2/cntr_dutyC6_0_I_28/B  brg2/cntr_dutyC6_0_I_28/Y  brg2/cntr_dutyC6_0_I_30/B  brg2/cntr_dutyC6_0_I_30/Y  brg2/cntr_dutyC6_0_I_65/A  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[9\]/CLK  brg2/cntr_freq\[9\]/Q  brg2/cntr_freq_RNISHD5\[9\]/A  brg2/cntr_freq_RNISHD5\[9\]/Y  brg2/cntr_freq_RNIC2LL\[9\]/B  brg2/cntr_freq_RNIC2LL\[9\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[27\]/CLK  brg3/cntr_dutyB\[27\]/Q  brg3/cntr_dutyB6_0_I_5/A  brg3/cntr_dutyB6_0_I_5/Y  brg3/cntr_dutyB6_0_I_15/C  brg3/cntr_dutyB6_0_I_15/Y  brg3/cntr_dutyB6_0_I_18/C  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[27\]/CLK  brg1/cntr_dutyB\[27\]/Q  brg1/cntr_dutyB6_0_I_5/A  brg1/cntr_dutyB6_0_I_5/Y  brg1/cntr_dutyB6_0_I_15/C  brg1/cntr_dutyB6_0_I_15/Y  brg1/cntr_dutyB6_0_I_18/C  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140/A  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[4\]/CLK  brg2/cntr_dutyC\[4\]/Q  brg2/cntr_dutyC6_0_I_134/A  brg2/cntr_dutyC6_0_I_134/Y  brg2/cntr_dutyC6_0_I_137/C  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_79/A  brg5/cntr_dutyC6_0_I_79/Y  brg5/cntr_dutyC6_0_I_84/A  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_79/A  brg5/cntr_dutyB6_0_I_79/Y  brg5/cntr_dutyB6_0_I_84/A  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_79/A  brg4/cntr_dutyC6_0_I_79/Y  brg4/cntr_dutyC6_0_I_84/A  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_79/A  brg4/cntr_dutyB6_0_I_79/Y  brg4/cntr_dutyB6_0_I_84/A  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_79/A  brg3/cntr_dutyC6_0_I_79/Y  brg3/cntr_dutyC6_0_I_84/A  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_79/A  brg2/cntr_dutyB6_0_I_79/Y  brg2/cntr_dutyB6_0_I_84/A  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_13_0_iv_0/B  can_control/OPB_DO_1_t_0_13_0_iv_0/Y  can_control/OPB_DO_1_t_0_13_0_iv_1/C  can_control/OPB_DO_1_t_0_13_0_iv_1/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/B  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/A  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_16/B  can_control/OPB_DO_1_t_0_13_0_iv_16/Y  can_control/OPB_DO_1_t_0_13_0_iv_17/C  can_control/OPB_DO_1_t_0_13_0_iv_17/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/pci_cmd_RNI6IGI6C\[2\]/A  pci_target/pci_cmd_RNI6IGI6C\[2\]/Y  pci_target/sp_dr_RNI25UULC\[17\]/C  pci_target/sp_dr_RNI25UULC\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNIC7NDA\[29\]/B  brk2/CycleCount_RNIC7NDA\[29\]/Y  brk2/sample_time_set_RNIS2JLL\[29\]/A  brk2/sample_time_set_RNIS2JLL\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_8/A  can_control/OPB_DO_1_t_0_1_0_iv_8/Y  can_control/OPB_DO_1_t_0_1_0_iv_10/C  can_control/OPB_DO_1_t_0_1_0_iv_10/Y  can_control/OPB_DO_1_t_0_1_0_iv_12/A  can_control/OPB_DO_1_t_0_1_0_iv_12/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/pci_cmd_RNILR6VEF\[2\]/B  pci_target/pci_cmd_RNILR6VEF\[2\]/Y  pci_target/sp_dr_RNIKILBUF\[29\]/A  pci_target/sp_dr_RNIKILBUF\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[30\]/CLK  brg3/cntr_dutyB\[30\]/Q  brg3/cntr_dutyB6_0_I_3/A  brg3/cntr_dutyB6_0_I_3/Y  brg3/cntr_dutyB6_0_I_14/C  brg3/cntr_dutyB6_0_I_14/Y  brg3/cntr_dutyB6_0_I_19/B  brg3/cntr_dutyB6_0_I_19/Y  brg3/cntr_dutyB6_0_I_20/A  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_3/A  brg1/cntr_dutyB6_0_I_3/Y  brg1/cntr_dutyB6_0_I_14/C  brg1/cntr_dutyB6_0_I_14/Y  brg1/cntr_dutyB6_0_I_19/B  brg1/cntr_dutyB6_0_I_19/Y  brg1/cntr_dutyB6_0_I_20/A  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140/A  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_freq\[3\]/CLK  brg1/cntr_freq\[3\]/Q  brg1/cntr_freq_RNIJ4AA1\[0\]/B  brg1/cntr_freq_RNIJ4AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeB_RNO/A  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/P_SW_RE_0_a2_0_a2_1/B  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/P_SW_RE_0_a2_0_a2/C  add_dec/P_SW_RE_0_a2_0_a2/Y  brg4/p_switch_m\[7\]/B  brg4/p_switch_m\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_1/C  can_control/OPB_DO_1_t_0_23_0_iv_1/Y  can_control/OPB_DO_1_t_0_23_0_iv_3/C  can_control/OPB_DO_1_t_0_23_0_iv_3/Y  can_control/OPB_DO_1_t_0_23_0_iv_5/C  can_control/OPB_DO_1_t_0_23_0_iv_5/Y  can_control/state1_RNICBVED4/A  can_control/state1_RNICBVED4/Y  can_control/state1_RNIGAD6U5/A  can_control/state1_RNIGAD6U5/Y  can_control/state1_RNI9S2H6B/A  can_control/state1_RNI9S2H6B/Y  can_control/state1_RNIMVNDLD/C  can_control/state1_RNIMVNDLD/Y  can_control/state1_RNIJFD1521/B  can_control/state1_RNIJFD1521/Y  pci_target/sp_dr_RNIE95OJ31\[7\]/A  pci_target/sp_dr_RNIE95OJ31\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[13\]/CLK  brg5/cntr_dutyC\[13\]/Q  brg5/cntr_dutyC6_0_I_72/A  brg5/cntr_dutyC6_0_I_72/Y  brg5/cntr_dutyC6_0_I_76/A  brg5/cntr_dutyC6_0_I_76/Y  brg5/cntr_dutyC6_0_I_78/B  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140_0/B  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[13\]/CLK  brg5/cntr_dutyB\[13\]/Q  brg5/cntr_dutyB6_0_I_72/A  brg5/cntr_dutyB6_0_I_72/Y  brg5/cntr_dutyB6_0_I_76/A  brg5/cntr_dutyB6_0_I_76/Y  brg5/cntr_dutyB6_0_I_78/B  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140_0/B  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[13\]/CLK  brg4/cntr_dutyC\[13\]/Q  brg4/cntr_dutyC6_0_I_72/A  brg4/cntr_dutyC6_0_I_72/Y  brg4/cntr_dutyC6_0_I_76/A  brg4/cntr_dutyC6_0_I_76/Y  brg4/cntr_dutyC6_0_I_78/B  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140_0/B  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[13\]/CLK  brg4/cntr_dutyB\[13\]/Q  brg4/cntr_dutyB6_0_I_72/A  brg4/cntr_dutyB6_0_I_72/Y  brg4/cntr_dutyB6_0_I_76/A  brg4/cntr_dutyB6_0_I_76/Y  brg4/cntr_dutyB6_0_I_78/B  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140_0/B  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[13\]/CLK  brg3/cntr_dutyC\[13\]/Q  brg3/cntr_dutyC6_0_I_72/A  brg3/cntr_dutyC6_0_I_72/Y  brg3/cntr_dutyC6_0_I_76/A  brg3/cntr_dutyC6_0_I_76/Y  brg3/cntr_dutyC6_0_I_78/B  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[13\]/CLK  brg2/cntr_dutyB\[13\]/Q  brg2/cntr_dutyB6_0_I_72/A  brg2/cntr_dutyB6_0_I_72/Y  brg2/cntr_dutyB6_0_I_76/A  brg2/cntr_dutyB6_0_I_76/Y  brg2/cntr_dutyB6_0_I_78/B  brg2/cntr_dutyB6_0_I_78/Y  brg2/cntr_dutyB6_0_I_139/A  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140_0/B  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[30\]/CLK  brk2/cntr_dutyA\[30\]/Q  brk2/cntr_dutyA7_0_I_36/A  brk2/cntr_dutyA7_0_I_36/Y  brk2/cntr_dutyA7_0_I_40/C  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[30\]/CLK  brk1/cntr_dutyA\[30\]/Q  brk1/cntr_dutyA7_0_I_36/A  brk1/cntr_dutyA7_0_I_36/Y  brk1/cntr_dutyA7_0_I_40/C  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140/C  brk1/cntr_dutyA7_0_I_140/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  brk1/m1/B  brk1/m1/Y  brk1/m4/B  brk1/m4/Y  brk1/clk_divider_RNIC7ED02\[13\]/C  brk1/clk_divider_RNIC7ED02\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/B  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv_17/C  can_control/OPB_DO_1_t_0_17_0_iv_17/Y  pci_target/pci_cmd_RNI6CHPHT\[2\]/B  pci_target/pci_cmd_RNI6CHPHT\[2\]/Y  pci_target/sp_dr_RNIUQU51U\[13\]/C  pci_target/sp_dr_RNIUQU51U\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[12\]/B  ad1_mod/state_RNO_0\[12\]/Y  ad1_mod/state_RNO\[12\]/C  ad1_mod/state_RNO\[12\]/Y  ad1_mod/state\[12\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[16\]/B  ad1_mod/state_RNO_0\[16\]/Y  ad1_mod/state_RNO\[16\]/C  ad1_mod/state_RNO\[16\]/Y  ad1_mod/state\[16\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[18\]/B  ad1_mod/state_RNO_0\[18\]/Y  ad1_mod/state_RNO\[18\]/C  ad1_mod/state_RNO\[18\]/Y  ad1_mod/state\[18\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[19\]/B  ad1_mod/state_RNO_0\[19\]/Y  ad1_mod/state_RNO\[19\]/C  ad1_mod/state_RNO\[19\]/Y  ad1_mod/state\[19\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[15\]/B  ad1_mod/state_RNO_0\[15\]/Y  ad1_mod/state_RNO\[15\]/C  ad1_mod/state_RNO\[15\]/Y  ad1_mod/state\[15\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[14\]/B  ad1_mod/state_RNO_0\[14\]/Y  ad1_mod/state_RNO\[14\]/C  ad1_mod/state_RNO\[14\]/Y  ad1_mod/state\[14\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[11\]/B  ad1_mod/state_RNO_0\[11\]/Y  ad1_mod/state_RNO\[11\]/C  ad1_mod/state_RNO\[11\]/Y  ad1_mod/state\[11\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[13\]/B  ad1_mod/state_RNO_0\[13\]/Y  ad1_mod/state_RNO\[13\]/C  ad1_mod/state_RNO\[13\]/Y  ad1_mod/state\[13\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[17\]/B  ad1_mod/state_RNO_0\[17\]/Y  ad1_mod/state_RNO\[17\]/C  ad1_mod/state_RNO\[17\]/Y  ad1_mod/state\[17\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/control_RNIK2TK\[1\]/A  ad1_mod/control_RNIK2TK\[1\]/Y  ad1_mod/state_RNO_0\[20\]/B  ad1_mod/state_RNO_0\[20\]/Y  ad1_mod/state_RNO\[20\]/C  ad1_mod/state_RNO\[20\]/Y  ad1_mod/state\[20\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[30\]/CLK  brg3/cntr_dutyB\[30\]/Q  brg3/cntr_dutyB6_0_I_25/A  brg3/cntr_dutyB6_0_I_25/Y  brg3/cntr_dutyB6_0_I_29/B  brg3/cntr_dutyB6_0_I_29/Y  brg3/cntr_dutyB6_0_I_30/A  brg3/cntr_dutyB6_0_I_30/Y  brg3/cntr_dutyB6_0_I_65/A  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_25/A  brg1/cntr_dutyB6_0_I_25/Y  brg1/cntr_dutyB6_0_I_29/B  brg1/cntr_dutyB6_0_I_29/Y  brg1/cntr_dutyB6_0_I_30/A  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140/C  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/sample_time_set_RNI6K30B\[23\]/C  brg5/sample_time_set_RNI6K30B\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/A  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv_17/B  can_control/OPB_DO_1_t_0_7_0_iv_17/Y  can_control/OPB_DO_1_t_0_7_0_iv_18/C  can_control/OPB_DO_1_t_0_7_0_iv_18/Y  can_control/OPB_DO_1_t_0_7_0_iv/B  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/pci_cmd_RNI4JPB0C\[2\]/B  pci_target/pci_cmd_RNI4JPB0C\[2\]/Y  pci_target/sp_dr_RNIT38OFC\[23\]/A  pci_target/sp_dr_RNIT38OFC\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[21\]/CLK  brg5/cntr_dutyC\[21\]/Q  brg5/cntr_dutyC6_0_I_12/A  brg5/cntr_dutyC6_0_I_12/Y  brg5/cntr_dutyC6_0_I_17/C  brg5/cntr_dutyC6_0_I_17/Y  brg5/cntr_dutyC6_0_I_18/A  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[21\]/CLK  brg5/cntr_dutyB\[21\]/Q  brg5/cntr_dutyB6_0_I_12/A  brg5/cntr_dutyB6_0_I_12/Y  brg5/cntr_dutyB6_0_I_17/C  brg5/cntr_dutyB6_0_I_17/Y  brg5/cntr_dutyB6_0_I_18/A  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[21\]/CLK  brg4/cntr_dutyC\[21\]/Q  brg4/cntr_dutyC6_0_I_12/A  brg4/cntr_dutyC6_0_I_12/Y  brg4/cntr_dutyC6_0_I_17/C  brg4/cntr_dutyC6_0_I_17/Y  brg4/cntr_dutyC6_0_I_18/A  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[21\]/CLK  brg4/cntr_dutyB\[21\]/Q  brg4/cntr_dutyB6_0_I_12/A  brg4/cntr_dutyB6_0_I_12/Y  brg4/cntr_dutyB6_0_I_17/C  brg4/cntr_dutyB6_0_I_17/Y  brg4/cntr_dutyB6_0_I_18/A  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[21\]/CLK  brg3/cntr_dutyC\[21\]/Q  brg3/cntr_dutyC6_0_I_12/A  brg3/cntr_dutyC6_0_I_12/Y  brg3/cntr_dutyC6_0_I_17/C  brg3/cntr_dutyC6_0_I_17/Y  brg3/cntr_dutyC6_0_I_18/A  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[21\]/CLK  brg2/cntr_dutyB\[21\]/Q  brg2/cntr_dutyB6_0_I_12/A  brg2/cntr_dutyB6_0_I_12/Y  brg2/cntr_dutyB6_0_I_17/C  brg2/cntr_dutyB6_0_I_17/Y  brg2/cntr_dutyB6_0_I_18/A  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_7/A  brg1/cntr_dutyC6_0_I_7/Y  brg1/cntr_dutyC6_0_I_15/B  brg1/cntr_dutyC6_0_I_15/Y  brg1/cntr_dutyC6_0_I_18/C  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[14\]/CLK  brg3/cntr_dutyB\[14\]/Q  brg3/cntr_dutyB6_0_I_67/A  brg3/cntr_dutyB6_0_I_67/Y  brg3/cntr_dutyB6_0_I_76/B  brg3/cntr_dutyB6_0_I_76/Y  brg3/cntr_dutyB6_0_I_78/B  brg3/cntr_dutyB6_0_I_78/Y  brg3/cntr_dutyB6_0_I_139/A  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[14\]/CLK  brg1/cntr_dutyB\[14\]/Q  brg1/cntr_dutyB6_0_I_67/A  brg1/cntr_dutyB6_0_I_67/Y  brg1/cntr_dutyB6_0_I_76/B  brg1/cntr_dutyB6_0_I_76/Y  brg1/cntr_dutyB6_0_I_78/B  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140/B  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/CycleCount_RNIUD0L02\[1\]/C  brg2/CycleCount_RNIUD0L02\[1\]/Y  can_control/OPB_DO_1_t_0_29_iv_17/C  can_control/OPB_DO_1_t_0_29_iv_17/Y  can_control/OPB_DO_1_t_0_29_iv_19/C  can_control/OPB_DO_1_t_0_29_iv_19/Y  can_control/control_RNIUUONBM\[1\]/C  can_control/control_RNIUUONBM\[1\]/Y  can_control/control_RNIBDO0B41\[1\]/A  can_control/control_RNIBDO0B41\[1\]/Y  can_control/control_RNIO09TIA1\[1\]/B  can_control/control_RNIO09TIA1\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/C  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNIDPID7/A  add_dec/MEL_RE_0_a2_6_a2_0_RNIDPID7/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/A  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m64_0/C  mel_mod/m64_0/Y  mel_mod/m65_0/B  mel_mod/m65_0/Y  mel_mod/m67_0/A  mel_mod/m67_0/Y  mel_mod/state_log_2__RNILUCVH1\[1\]/A  mel_mod/state_log_2__RNILUCVH1\[1\]/Y  mel_mod/counter/count_RNIO3LDG2\[1\]/A  mel_mod/counter/count_RNIO3LDG2\[1\]/Y  mel_mod/ack_time_set_RNIDMF5N4\[1\]/A  mel_mod/ack_time_set_RNIDMF5N4\[1\]/Y  can_control/control_RNIJVND8G1\[1\]/A  can_control/control_RNIJVND8G1\[1\]/Y  pci_target/sp_dr_RNIUAT6NH1\[1\]/A  pci_target/sp_dr_RNIUAT6NH1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNIDPID7/A  add_dec/MEL_RE_0_a2_6_a2_0_RNIDPID7/Y  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/A  add_dec/MEL_RE_0_a2_6_a2_0_RNISMS39/Y  mel_mod/m35_0/C  mel_mod/m35_0/Y  mel_mod/m36/B  mel_mod/m36/Y  mel_mod/m38_0/A  mel_mod/m38_0/Y  mel_mod/state_log_2__RNITN0SH1\[2\]/A  mel_mod/state_log_2__RNITN0SH1\[2\]/Y  mel_mod/counter/count_RNI309AG2\[2\]/A  mel_mod/counter/count_RNI309AG2\[2\]/Y  mel_mod/ack_time_set_RNIVP32N4\[2\]/A  mel_mod/ack_time_set_RNIVP32N4\[2\]/Y  can_control/control_RNIVVD6M81\[2\]/A  can_control/control_RNIVVD6M81\[2\]/Y  pci_target/sp_dr_RNINPOO4A1\[2\]/A  pci_target/sp_dr_RNINPOO4A1\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[12\]/CLK  brg2/cntr_dutyC\[12\]/Q  brg2/cntr_dutyC6_0_I_73/A  brg2/cntr_dutyC6_0_I_73/Y  brg2/cntr_dutyC6_0_I_77/C  brg2/cntr_dutyC6_0_I_77/Y  brg2/cntr_dutyC6_0_I_78/C  brg2/cntr_dutyC6_0_I_78/Y  brg2/cntr_dutyC6_0_I_139/A  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[27\]/CLK  brg5/cntr_dutyC\[27\]/Q  brg5/cntr_dutyC6_0_I_23/A  brg5/cntr_dutyC6_0_I_23/Y  brg5/cntr_dutyC6_0_I_28/A  brg5/cntr_dutyC6_0_I_28/Y  brg5/cntr_dutyC6_0_I_30/B  brg5/cntr_dutyC6_0_I_30/Y  brg5/cntr_dutyC6_0_I_65/A  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140_0/C  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[27\]/CLK  brg5/cntr_dutyB\[27\]/Q  brg5/cntr_dutyB6_0_I_23/A  brg5/cntr_dutyB6_0_I_23/Y  brg5/cntr_dutyB6_0_I_28/A  brg5/cntr_dutyB6_0_I_28/Y  brg5/cntr_dutyB6_0_I_30/B  brg5/cntr_dutyB6_0_I_30/Y  brg5/cntr_dutyB6_0_I_65/A  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140_0/C  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[27\]/CLK  brg4/cntr_dutyC\[27\]/Q  brg4/cntr_dutyC6_0_I_23/A  brg4/cntr_dutyC6_0_I_23/Y  brg4/cntr_dutyC6_0_I_28/A  brg4/cntr_dutyC6_0_I_28/Y  brg4/cntr_dutyC6_0_I_30/B  brg4/cntr_dutyC6_0_I_30/Y  brg4/cntr_dutyC6_0_I_65/A  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140_0/C  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[27\]/CLK  brg4/cntr_dutyB\[27\]/Q  brg4/cntr_dutyB6_0_I_23/A  brg4/cntr_dutyB6_0_I_23/Y  brg4/cntr_dutyB6_0_I_28/A  brg4/cntr_dutyB6_0_I_28/Y  brg4/cntr_dutyB6_0_I_30/B  brg4/cntr_dutyB6_0_I_30/Y  brg4/cntr_dutyB6_0_I_65/A  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140_0/C  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[27\]/CLK  brg3/cntr_dutyC\[27\]/Q  brg3/cntr_dutyC6_0_I_23/A  brg3/cntr_dutyC6_0_I_23/Y  brg3/cntr_dutyC6_0_I_28/A  brg3/cntr_dutyC6_0_I_28/Y  brg3/cntr_dutyC6_0_I_30/B  brg3/cntr_dutyC6_0_I_30/Y  brg3/cntr_dutyC6_0_I_65/A  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[27\]/CLK  brg2/cntr_dutyB\[27\]/Q  brg2/cntr_dutyB6_0_I_23/A  brg2/cntr_dutyB6_0_I_23/Y  brg2/cntr_dutyB6_0_I_28/A  brg2/cntr_dutyB6_0_I_28/Y  brg2/cntr_dutyB6_0_I_30/B  brg2/cntr_dutyB6_0_I_30/Y  brg2/cntr_dutyB6_0_I_65/A  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140_0/C  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[24\]/CLK  brg3/cntr_dutyB\[24\]/Q  brg3/cntr_dutyB6_0_I_10/A  brg3/cntr_dutyB6_0_I_10/Y  brg3/cntr_dutyB6_0_I_16/C  brg3/cntr_dutyB6_0_I_16/Y  brg3/cntr_dutyB6_0_I_18/B  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[24\]/CLK  brg1/cntr_dutyB\[24\]/Q  brg1/cntr_dutyB6_0_I_10/A  brg1/cntr_dutyB6_0_I_10/Y  brg1/cntr_dutyB6_0_I_16/C  brg1/cntr_dutyB6_0_I_16/Y  brg1/cntr_dutyB6_0_I_18/B  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140/A  brg1/cntr_dutyB6_0_I_140/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_24/A  brg1/cntr_dutyC6_0_I_24/Y  brg1/cntr_dutyC6_0_I_28/B  brg1/cntr_dutyC6_0_I_28/Y  brg1/cntr_dutyC6_0_I_30/B  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_4/A  brg2/cntr_dutyC6_0_I_4/Y  brg2/cntr_dutyC6_0_I_14/B  brg2/cntr_dutyC6_0_I_14/Y  brg2/cntr_dutyC6_0_I_19/B  brg2/cntr_dutyC6_0_I_19/Y  brg2/cntr_dutyC6_0_I_20/A  brg2/cntr_dutyC6_0_I_20/Y  brg2/cntr_dutyC6_0_I_140/A  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_42/A  brg2/cntr_dutyC6_0_I_42/Y  brg2/cntr_dutyC6_0_I_45/A  brg2/cntr_dutyC6_0_I_45/Y  brg2/cntr_dutyC6_0_I_64/A  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[24\]/CLK  brg2/cntr_dutyC\[24\]/Q  brg2/cntr_dutyC6_0_I_44/A  brg2/cntr_dutyC6_0_I_44/Y  brg2/cntr_dutyC6_0_I_45/C  brg2/cntr_dutyC6_0_I_45/Y  brg2/cntr_dutyC6_0_I_64/A  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/control_0_RNI5M94\[1\]/A  ad2_mod/control_0_RNI5M94\[1\]/Y  ad2_mod/status_RNO_1\[3\]/B  ad2_mod/status_RNO_1\[3\]/Y  ad2_mod/status_RNO\[3\]/C  ad2_mod/status_RNO\[3\]/Y  ad2_mod/status\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[3\]/CLK  brg2/cntr_dutyC\[3\]/Q  brg2/cntr_dutyC6_0_I_135/A  brg2/cntr_dutyC6_0_I_135/Y  brg2/cntr_dutyC6_0_I_137/B  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[4\]/CLK  brg1/cntr_dutyC\[4\]/Q  brg1/cntr_dutyC6_0_I_134/A  brg1/cntr_dutyC6_0_I_134/Y  brg1/cntr_dutyC6_0_I_137/C  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_4/A  brg3/cntr_dutyB6_0_I_4/Y  brg3/cntr_dutyB6_0_I_14/B  brg3/cntr_dutyB6_0_I_14/Y  brg3/cntr_dutyB6_0_I_19/B  brg3/cntr_dutyB6_0_I_19/Y  brg3/cntr_dutyB6_0_I_20/A  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_1/A  add_dec/SP2_RE_0_a2_0_a2_1/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  brg4/dev_sp2_m\[31\]/B  brg4/dev_sp2_m\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_0_0/C  can_control/OPB_DO_1_t_0_27_iv_0_0_0/Y  can_control/OPB_DO_1_t_0_27_iv_0_1/C  can_control/OPB_DO_1_t_0_27_iv_0_1/Y  can_control/OPB_DO_1_t_0_27_iv_0_3/A  can_control/OPB_DO_1_t_0_27_iv_0_3/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/C  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/pci_cmd_RNIC4TIVK\[2\]/A  pci_target/pci_cmd_RNIC4TIVK\[2\]/Y  pci_target/sp_dr_RNI4LCVEL\[31\]/C  pci_target/sp_dr_RNI4LCVEL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2_1_0/B  add_dec/BRK1_RE_0_a2_3_a2_1_0/Y  add_dec/BRG4_RE_i_i_a2/C  add_dec/BRG4_RE_i_i_a2/Y  brg4/G_426_i/A  brg4/G_426_i/Y  brg4/CycleCount_RNIG96IV\[25\]/C  brg4/CycleCount_RNIG96IV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_9/A  can_control/OPB_DO_1_t_0_5_0_iv_9/Y  can_control/OPB_DO_1_t_0_5_0_iv_11/C  can_control/OPB_DO_1_t_0_5_0_iv_11/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv_13/C  can_control/OPB_DO_1_t_0_5_0_iv_13/Y  pci_target/pci_cmd_RNITRC9KF\[2\]/B  pci_target/pci_cmd_RNITRC9KF\[2\]/Y  pci_target/sp_dr_RNIOERL3G\[25\]/C  pci_target/sp_dr_RNIOERL3G\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_13/A  brg5/cntr_dutyC6_0_I_13/Y  brg5/cntr_dutyC6_0_I_14/A  brg5/cntr_dutyC6_0_I_14/Y  brg5/cntr_dutyC6_0_I_19/B  brg5/cntr_dutyC6_0_I_19/Y  brg5/cntr_dutyC6_0_I_20/A  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140_0/A  brg5/cntr_dutyC6_0_I_140_0/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_13/A  brg5/cntr_dutyB6_0_I_13/Y  brg5/cntr_dutyB6_0_I_14/A  brg5/cntr_dutyB6_0_I_14/Y  brg5/cntr_dutyB6_0_I_19/B  brg5/cntr_dutyB6_0_I_19/Y  brg5/cntr_dutyB6_0_I_20/A  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140_0/A  brg5/cntr_dutyB6_0_I_140_0/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_13/A  brg4/cntr_dutyC6_0_I_13/Y  brg4/cntr_dutyC6_0_I_14/A  brg4/cntr_dutyC6_0_I_14/Y  brg4/cntr_dutyC6_0_I_19/B  brg4/cntr_dutyC6_0_I_19/Y  brg4/cntr_dutyC6_0_I_20/A  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140_0/A  brg4/cntr_dutyC6_0_I_140_0/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_13/A  brg4/cntr_dutyB6_0_I_13/Y  brg4/cntr_dutyB6_0_I_14/A  brg4/cntr_dutyB6_0_I_14/Y  brg4/cntr_dutyB6_0_I_19/B  brg4/cntr_dutyB6_0_I_19/Y  brg4/cntr_dutyB6_0_I_20/A  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140_0/A  brg4/cntr_dutyB6_0_I_140_0/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_13/A  brg3/cntr_dutyC6_0_I_13/Y  brg3/cntr_dutyC6_0_I_14/A  brg3/cntr_dutyC6_0_I_14/Y  brg3/cntr_dutyC6_0_I_19/B  brg3/cntr_dutyC6_0_I_19/Y  brg3/cntr_dutyC6_0_I_20/A  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_13/A  brg2/cntr_dutyB6_0_I_13/Y  brg2/cntr_dutyB6_0_I_14/A  brg2/cntr_dutyB6_0_I_14/Y  brg2/cntr_dutyB6_0_I_19/B  brg2/cntr_dutyB6_0_I_19/Y  brg2/cntr_dutyB6_0_I_20/A  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140_0/A  brg2/cntr_dutyB6_0_I_140_0/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/C  rs485_mod/eatx_in_d_RNIPUPKS4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNIOVLDVB\[28\]/A  pci_target/sp_dr_RNIOVLDVB\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/C  rs485_mod/eatx_in_d_RNIBCJIS4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNI073NLC\[27\]/A  pci_target/sp_dr_RNI073NLC\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/C  rs485_mod/eatx_in_d_RNIVVIIS4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNIJ8RCLF\[26\]/A  pci_target/sp_dr_RNIJ8RCLF\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166_0/B  rs485_mod/m166_0/Y  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/C  rs485_mod/eatx_in_d_RNINLGIS4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIBARMLC\[20\]/A  pci_target/sp_dr_RNIBARMLC\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/C  rs485_mod/eatx_in_d_RNI3ETIS4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI0IHKCM\[30\]/A  pci_target/sp_dr_RNI0IHKCM\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2_2/A  add_dec/MEL_RE_0_a2_6_a2_2_2/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/C  rs485_mod/eatx_in_d_RNI1PAHS4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI8A8VH01\[8\]/A  pci_target/sp_dr_RNI8A8VH01\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_0\[2\]/C  pci_target/pci_cmd_RNIMDJM_0\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/B  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNI3UVJA\[22\]/B  brg1/CycleCount_RNI3UVJA\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/C  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv_17/B  can_control/OPB_DO_1_t_0_8_0_iv_17/Y  can_control/OPB_DO_1_t_0_8_0_iv/B  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI89NGIA\[22\]/A  pci_target/sp_dr_RNI89NGIA\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

  )
)
)
