
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067119                       # Number of seconds simulated (Second)
simTicks                                  67118586561                       # Number of ticks simulated (Tick)
finalTick                                 67118586561                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1796.96                       # Real time elapsed on the host (Second)
hostTickRate                                 37351279                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     748064                       # Number of bytes of host memory used (Byte)
simInsts                                    254019508                       # Number of instructions simulated (Count)
simOps                                      437757420                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   141361                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     243610                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       201318369                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      219273396                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1722                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     219188062                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   239                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              388551                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           311730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                912                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          201168124                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.089577                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.441345                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100723733     50.07%     50.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 36993320     18.39%     68.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 34735207     17.27%     85.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 14210890      7.06%     92.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6935805      3.45%     96.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4325291      2.15%     98.39% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2316911      1.15%     99.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   595219      0.30%     99.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   331748      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            201168124                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 317269     99.67%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.01%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    21      0.01%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    4      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   568      0.18%     99.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  289      0.09%     99.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               62      0.02%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             101      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2101410      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     88991058     40.60%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          107      0.00%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          268      0.00%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6297835      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu     17837516      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          340      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc     17306280      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     14158863      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt     17830936      8.13%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     28319761     12.92%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     10032667      4.58%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7389213      3.37%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      8920749      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1059      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     219188062                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.088763                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             318331                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.001452                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               359762163                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               79434338                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       79126439                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                280100655                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               140229460                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       140047865                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   77354578                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   140050405                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        219184411                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     18952949                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                     3651                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26342883                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7908653                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     7389934                       # Number of stores executed (Count)
system.cpu0.numRate                          1.088745                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            749                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         150245                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      238949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  127014050                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    218886544                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.585009                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.585009                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.630911                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.630911                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 123364454                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 66941735                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  274833101                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 131132241                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   24867947                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  33780820                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 48994365                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads      18960394                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7397395                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      4606672                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      4111325                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7919779                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3715461                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             1770                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5811214                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5809510                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999707                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                2100542                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 1                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           1060                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               202                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             858                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          177                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         360289                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            810                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             1334                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    201121322                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.088331                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.831158                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      105915258     52.66%     52.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       54656168     27.18%     79.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       10737884      5.34%     85.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13416143      6.67%     91.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4907645      2.44%     94.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2481582      1.23%     95.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         525485      0.26%     95.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         534477      0.27%     96.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7946680      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    201121322                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           127014050                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             218886544                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   26281004                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     18913229                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        540                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7890790                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 139988070                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  103015541                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              2097827                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2098085      0.96%      0.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     88793636     40.57%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           89      0.00%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv          231      0.00%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6291679      2.87%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu     17826158      8.14%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          308      0.00%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc     17302162      7.90%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     14155794      6.47%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt     17825821      8.14%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     28311577     12.93%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      9999934      4.57%     92.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      7366974      3.37%     95.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8913295      4.07%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          801      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    218886544                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7946680                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20334856                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20334856                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     20334856                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        20334856                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3613959                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3613959                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3613959                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3613959                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 218909857678                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 218909857678                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 218909857678                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 218909857678                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     23948815                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     23948815                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     23948815                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     23948815                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.150903                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.150903                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.150903                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.150903                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 60573.420362                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 60573.420362                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 60573.420362                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 60573.420362                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         3732                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           76                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     49.105263                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       970907                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           970907                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2248232                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2248232                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2248232                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2248232                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1365727                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1365727                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1365727                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1365727                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  70665670924                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  70665670924                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  70665670924                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  70665670924                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.057027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.057027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.057027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.057027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 51742.164374                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 51742.164374                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 51742.164374                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 51742.164374                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1360959                       # number of replacements (Count)
system.cpu0.dcache.replacement_distribution::samples      1360959                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::mean 42820834518.373260                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::gmean 40175494718.718864                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::stdev 12119184054.395428                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::0-4.29497e+09        10526      0.77%      0.77% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::4.29497e+09-8.58993e+09        10875      0.80%      1.57% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::8.58993e+09-1.28849e+10        10874      0.80%      2.37% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::1.28849e+10-1.71799e+10        10875      0.80%      3.17% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::1.71799e+10-2.14748e+10        10874      0.80%      3.97% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::2.14748e+10-2.57698e+10        10873      0.80%      4.77% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::2.57698e+10-3.00648e+10        79088      5.81%     10.58% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::3.00648e+10-3.43597e+10       196232     14.42%     25.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::3.43597e+10-3.86547e+10       184038     13.52%     38.52% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::3.86547e+10-4.29497e+10       141560     10.40%     48.92% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::4.29497e+10-4.72446e+10       165769     12.18%     61.10% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::4.72446e+10-5.15396e+10       182960     13.44%     74.55% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::5.15396e+10-5.58346e+10       165956     12.19%     86.74% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::5.58346e+10-6.01295e+10        79651      5.85%     92.59% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::6.01295e+10-6.44245e+10        62931      4.62%     97.22% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::6.44245e+10-6.87195e+10        37877      2.78%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::total      1360959                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          223                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          223                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           47                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           47                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1260072                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1260072                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          270                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          270                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.174074                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.174074                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 26810.042553                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 26810.042553                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           47                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           47                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      3231765                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3231765                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.174074                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.174074                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 68760.957447                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 68760.957447                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          270                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          270                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          270                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          270                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     13873779                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       13873779                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2707518                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2707518                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 184487009652                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 184487009652                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     16581297                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     16581297                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.163287                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.163287                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 68138.793409                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 68138.793409                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2248225                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2248225                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       459293                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       459293                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  36846900549                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  36846900549                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.027699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.027699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 80225.260452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 80225.260452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      6461077                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       6461077                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       906441                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       906441                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  34422848026                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  34422848026                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      7367518                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      7367518                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.123032                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.123032                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 37975.828571                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 37975.828571                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       906434                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       906434                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  33818770375                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  33818770375                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.123031                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.123031                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 37309.688709                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 37309.688709                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefectcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefectcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefectcher.pfUseful             0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefectcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefectcher.accuracy           nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefectcher.coverage           nan                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefectcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefectcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefectcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefectcher.pfLate               0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefectcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefectcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefectcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefectcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefectcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefectcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefectcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefectcher.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::samples            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::0            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::1            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::2            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::3            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::4            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::5            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::6            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::7            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::8            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::9            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::10            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::11            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::12            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::13            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::14            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::15            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::16            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::17            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::18            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::19            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::20            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::21            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::22            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::23            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::24            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::25            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::26            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::27            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::28            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::29            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::30            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::31            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::32            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::33            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::34            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::35            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::36            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::37            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::38            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::39            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::40            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::41            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::42            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::43            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::44            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::45            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::46            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::47            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::48            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::49            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::50            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::51            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::52            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::53            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::54            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::55            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::56            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::57            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::58            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::59            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::60            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::61            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::62            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::63            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::total            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.tags.tagsInUse          511.537189                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            21701203                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1363531                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             15.915445                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             187146                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.537189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          475                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         192958371                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        192958371                       # Number of data accesses (Count)
system.cpu0.dcache.tags.set_misses_dist::samples      6452638                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::mean    31.575497                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::stdev    18.483500                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::0        99902      1.55%      1.55% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::1        98842      1.53%      3.08% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::2       100390      1.56%      4.64% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::3       100144      1.55%      6.19% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::4        99855      1.55%      7.74% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::5       100042      1.55%      9.29% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::6       100782      1.56%     10.85% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::7       100753      1.56%     12.41% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::8       101241      1.57%     13.98% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::9       100509      1.56%     15.54% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::10       101028      1.57%     17.10% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::11       100030      1.55%     18.65% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::12       100630      1.56%     20.21% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::13       100330      1.55%     21.77% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::14       101086      1.57%     23.33% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::15       101352      1.57%     24.90% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::16       100953      1.56%     26.47% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::17       100366      1.56%     28.02% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::18       100517      1.56%     29.58% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::19       100325      1.55%     31.14% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::20       100927      1.56%     32.70% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::21       100426      1.56%     34.26% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::22       100686      1.56%     35.82% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::23       100608      1.56%     37.38% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::24       100811      1.56%     38.94% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::25       100300      1.55%     40.49% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::26       100921      1.56%     42.06% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::27       100464      1.56%     43.61% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::28       101358      1.57%     45.18% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::29       100688      1.56%     46.74% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::30       100365      1.56%     48.30% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::31       100984      1.57%     49.87% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::32       100986      1.57%     51.43% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::33       100155      1.55%     52.98% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::34       100339      1.56%     54.54% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::35        99544      1.54%     56.08% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::36       100726      1.56%     57.64% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::37        99916      1.55%     59.19% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::38       100746      1.56%     60.75% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::39       100476      1.56%     62.31% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::40       100194      1.55%     63.86% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::41       100560      1.56%     65.42% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::42       100618      1.56%     66.98% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::43       100592      1.56%     68.54% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::44       101017      1.57%     70.10% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::45       100837      1.56%     71.67% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::46       100509      1.56%     73.22% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::47       111181      1.72%     74.95% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::48       100773      1.56%     76.51% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::49       100738      1.56%     78.07% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::50       100202      1.55%     79.62% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::51       100354      1.56%     81.18% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::52       100690      1.56%     82.74% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::53       100888      1.56%     84.30% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::54       100678      1.56%     85.86% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::55       100596      1.56%     87.42% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::56        99912      1.55%     88.97% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::57       100442      1.56%     90.53% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::58       100177      1.55%     92.08% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::59       100260      1.55%     93.63% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::60       101094      1.57%     95.20% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::61       100893      1.56%     96.76% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::62        91196      1.41%     98.18% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::63       117734      1.82%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::total      6452638                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::samples     28164184                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::mean    33.446452                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::stdev    15.294603                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::0       229416      0.81%      0.81% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::1       230414      0.82%      1.63% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::2       229168      0.81%      2.45% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::3       229850      0.82%      3.26% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::4       763974      2.71%      5.98% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::5       230041      0.82%      6.79% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::6       230136      0.82%      7.61% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::7       230411      0.82%      8.43% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::8       230496      0.82%      9.25% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::9       229409      0.81%     10.06% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::10       229481      0.81%     10.87% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::11       228779      0.81%     11.69% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::12       229004      0.81%     12.50% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::13       229173      0.81%     13.31% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::14       230455      0.82%     14.13% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::15       231868      0.82%     14.96% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::16       229434      0.81%     15.77% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::17       230619      0.82%     16.59% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::18       229825      0.82%     17.40% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::19       229946      0.82%     18.22% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::20       229773      0.82%     19.04% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::21       230418      0.82%     19.86% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::22       230103      0.82%     20.67% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::23       231621      0.82%     21.49% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::24       231122      0.82%     22.32% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::25       230053      0.82%     23.13% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::26       230245      0.82%     23.95% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::27       230416      0.82%     24.77% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::28       231571      0.82%     25.59% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::29       230602      0.82%     26.41% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::30       229828      0.82%     27.22% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::31      8626471     30.63%     57.85% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::32       230818      0.82%     58.67% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::33       229933      0.82%     59.49% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::34       230595      0.82%     60.31% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::35       229421      0.81%     61.12% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::36       229400      0.81%     61.94% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::37       229136      0.81%     62.75% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::38       231609      0.82%     63.57% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::39       229971      0.82%     64.39% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::40       229403      0.81%     65.20% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::41       229098      0.81%     66.02% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::42       230454      0.82%     66.84% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::43       231009      0.82%     67.66% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::44      2328575      8.27%     75.92% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::45       231283      0.82%     76.75% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::46       230958      0.82%     77.57% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::47       249066      0.88%     78.45% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::48       252588      0.90%     79.35% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::49       405046      1.44%     80.79% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::50       735119      2.61%     83.40% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::51       966304      3.43%     86.83% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::52       839291      2.98%     89.81% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::53       504750      1.79%     91.60% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::54       284840      1.01%     92.61% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::55       232419      0.83%     93.44% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::56       231180      0.82%     94.26% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::57       229298      0.81%     95.07% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::58       229327      0.81%     95.88% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::59       229649      0.82%     96.70% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::60       230526      0.82%     97.52% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::61       230351      0.82%     98.34% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::62       220924      0.78%     99.12% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::63       247721      0.88%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::total     28164184                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 8274874                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            165459050                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4565122                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             22865473                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  3605                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5805593                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  543                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             219305631                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2447                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::samples        80816                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::mean     3.499270                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::stdev     2.291680                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::2        10101     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::6        10099     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::7        10101     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::total        80816                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499270                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291680                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2        10101     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6        10099     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7        10101     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          12146860                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     127323147                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7919779                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7910254                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    189015594                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   8284                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 806                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          678                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 12097178                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  984                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         201168124                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.090656                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.476649                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               162774222     80.91%     80.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2844856      1.41%     82.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2452480      1.22%     83.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 3229568      1.61%     85.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2890289      1.44%     86.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 5675071      2.82%     89.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2908167      1.45%     90.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2566678      1.28%     92.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                15826793      7.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           201168124                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.039340                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.632447                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     12095727                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         12095727                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     12095727                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        12095727                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1450                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1450                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1450                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1450                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    120199347                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    120199347                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    120199347                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    120199347                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     12097177                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     12097177                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     12097177                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     12097177                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 82896.101379                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 82896.101379                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 82896.101379                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 82896.101379                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1068                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           267                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          604                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              604                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          334                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          334                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          334                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          334                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1116                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1116                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1116                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1116                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     96960609                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     96960609                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     96960609                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     96960609                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 86882.266129                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 86882.266129                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 86882.266129                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 86882.266129                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   604                       # number of replacements (Count)
system.cpu0.icache.replacement_distribution::samples          604                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::mean 34054329796.465233                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::gmean 2812033295.110152                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::stdev 31486706947.742870                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::0-4.29497e+09          254     42.05%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::4.29497e+09-8.58993e+09            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::8.58993e+09-1.28849e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::1.28849e+10-1.71799e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::1.71799e+10-2.14748e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::2.14748e+10-2.57698e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::2.57698e+10-3.00648e+10           71     11.75%     53.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::3.00648e+10-3.43597e+10            0      0.00%     53.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::3.43597e+10-3.86547e+10            0      0.00%     53.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::3.86547e+10-4.29497e+10            4      0.66%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::4.29497e+10-4.72446e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::4.72446e+10-5.15396e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::5.15396e+10-5.58346e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::5.58346e+10-6.01295e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::6.01295e+10-6.44245e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::6.44245e+10-6.87195e+10          275     45.53%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::total          604                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.ReadReq.hits::cpu0.inst     12095727                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       12095727                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1450                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1450                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    120199347                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    120199347                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     12097177                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     12097177                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 82896.101379                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 82896.101379                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          334                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          334                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1116                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1116                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     96960609                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     96960609                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 86882.266129                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 86882.266129                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          508.466737                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            12096843                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1116                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          10839.465054                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   508.466737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.993099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.993099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          115                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          157                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          240                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          96778532                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         96778532                       # Number of data accesses (Count)
system.cpu0.icache.tags.set_misses_dist::samples        84603                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::mean    31.525844                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::stdev    18.484723                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::0         1321      1.56%      1.56% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::1         1312      1.55%      3.11% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::2         1322      1.56%      4.67% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::3         1318      1.56%      6.23% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::4         1320      1.56%      7.79% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::5         1314      1.55%      9.35% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::6         1321      1.56%     10.91% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::7         1332      1.57%     12.48% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::8         1332      1.57%     14.06% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::9         1311      1.55%     15.61% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::10         1323      1.56%     17.17% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::11         1329      1.57%     18.74% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::12         1308      1.55%     20.29% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::13         1308      1.55%     21.83% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::14         1323      1.56%     23.40% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::15         1311      1.55%     24.95% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::16         1326      1.57%     26.51% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::17         1335      1.58%     28.09% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::18         1354      1.60%     29.69% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::19         1335      1.58%     31.27% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::20         1331      1.57%     32.84% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::21         1341      1.59%     34.43% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::22         1329      1.57%     36.00% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::23         1307      1.54%     37.54% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::24         1322      1.56%     39.11% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::25         1309      1.55%     40.65% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::26         1307      1.54%     42.20% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::27         1312      1.55%     43.75% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::28         1319      1.56%     45.31% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::29         1317      1.56%     46.86% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::30         1318      1.56%     48.42% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::31         1325      1.57%     49.99% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::32         1323      1.56%     51.55% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::33         1320      1.56%     53.11% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::34         1309      1.55%     54.66% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::35         1302      1.54%     56.20% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::36         1303      1.54%     57.74% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::37         1317      1.56%     59.30% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::38         1293      1.53%     60.82% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::39         1300      1.54%     62.36% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::40         1296      1.53%     63.89% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::41         1310      1.55%     65.44% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::42         1313      1.55%     66.99% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::43         1323      1.56%     68.56% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::44         1337      1.58%     70.14% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::45         1336      1.58%     71.72% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::46         1316      1.56%     73.27% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::47         1328      1.57%     74.84% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::48         1343      1.59%     76.43% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::49         1323      1.56%     77.99% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::50         1323      1.56%     79.56% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::51         1324      1.56%     81.12% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::52         1345      1.59%     82.71% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::53         1349      1.59%     84.31% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::54         1356      1.60%     85.91% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::55         1347      1.59%     87.50% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::56         1348      1.59%     89.09% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::57         1332      1.57%     90.67% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::58         1322      1.56%     92.23% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::59         1323      1.56%     93.79% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::60         1313      1.55%     95.35% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::61         1314      1.55%     96.90% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::62         1314      1.55%     98.45% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::63         1309      1.55%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::total        84603                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::samples     12182695                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::mean    44.770114                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::stdev     5.736497                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::0         1479      0.01%      0.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::1         1438      0.01%      0.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::2         4621      0.04%      0.06% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::3         4537      0.04%      0.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::4         1456      0.01%      0.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::5         1564      0.01%      0.12% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::6         1500      0.01%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::7         1521      0.01%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::8         1580      0.01%      0.16% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::9         1625      0.01%      0.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::10         1579      0.01%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::11         1473      0.01%      0.20% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::12         1441      0.01%      0.21% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::13         4606      0.04%      0.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::14         4676      0.04%      0.29% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::15         1496      0.01%      0.30% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::16         1549      0.01%      0.31% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::17         1517      0.01%      0.33% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::18         1504      0.01%      0.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::19         1490      0.01%      0.35% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::20         1465      0.01%      0.36% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::21         1492      0.01%      0.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::22         1478      0.01%      0.39% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::23         1398      0.01%      0.40% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::24         1391      0.01%      0.41% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::25         1375      0.01%      0.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::26         1425      0.01%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::27         1436      0.01%      0.44% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::28         1601      0.01%      0.46% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::29         1530      0.01%      0.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::30         1518      0.01%      0.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::31         1522      0.01%      0.49% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::32         1501      0.01%      0.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::33         1618      0.01%      0.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::34         1413      0.01%      0.53% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::35         1422      0.01%      0.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::36         1453      0.01%      0.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::37         1655      0.01%      0.57% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::38         1553      0.01%      0.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::39         1464      0.01%      0.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::40      2101669     17.25%     17.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::41      2101760     17.25%     35.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::42      2100644     17.24%     52.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::43      2100735     17.24%     69.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::44         1621      0.01%     69.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::45         1575      0.01%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::46         1474      0.01%     69.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::47         1545      0.01%     69.63% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::48         1510      0.01%     69.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::49         1437      0.01%     69.66% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::50         1490      0.01%     69.67% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::51         1499      0.01%     69.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::52      1576436     12.94%     82.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::53      1576424     12.94%     95.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::54       526997      4.33%     99.89% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::55         1670      0.01%     99.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::56         1592      0.01%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::57         1470      0.01%     99.93% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::58         1497      0.01%     99.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::59         1485      0.01%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::60         1457      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::61         1471      0.01%     99.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::62         1446      0.01%     99.99% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::63         1429      0.01%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::total     12182695                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     3605                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40785014                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                21333884                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             219275118                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 135                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                18960394                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7397395                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  576                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   138633                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                21048531                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           131                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           240                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1373                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                1613                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               219182524                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              219174304                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                165093089                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                306292046                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.088695                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.539005                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::samples        80816                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::mean     3.499270                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::stdev     2.291680                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::2        10101     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::6        10099     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::7        10101     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::total        80816                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499270                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291680                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::2        10101     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::6        10099     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::7        10101     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           26                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       705888                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          705914                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           26                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       705888                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         705914                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1090                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       657632                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        658722                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1090                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       657632                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       658722                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     95649255                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  64293353287                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  64389002542                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     95649255                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  64293353287                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  64389002542                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1116                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      1363520                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1364636                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1116                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      1363520                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1364636                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.976703                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.482305                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.482709                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.976703                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.482305                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.482709                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 87751.610092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 97764.940403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 97748.371152                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 87751.610092                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 97764.940403                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 97748.371152                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       271185                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          271185                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1090                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       657632                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       658722                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1090                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       657632                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       658722                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     88389855                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  59913450907                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  60001840762                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     88389855                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  59913450907                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  60001840762                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.976703                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.482305                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.482709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.976703                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.482305                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.482709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 81091.610092                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 91104.829003                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 91088.259937                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 81091.610092                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 91104.829003                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 91088.259937                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements               622819                       # number of replacements (Count)
system.cpu0.l2cache.replacement_distribution::samples       622819                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::mean 44607619800.935570                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::gmean 41613443128.845375                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::stdev 14318694716.627327                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::0-4.29497e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::4.29497e+09-8.58993e+09         5626      0.90%      0.90% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::8.58993e+09-1.28849e+10        10874      1.75%      2.65% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::1.28849e+10-1.71799e+10        10875      1.75%      4.40% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::1.71799e+10-2.14748e+10        10874      1.75%      6.14% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::2.14748e+10-2.57698e+10        10873      1.75%      7.89% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::2.57698e+10-3.00648e+10        69312     11.13%     19.02% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::3.00648e+10-3.43597e+10        42323      6.80%     25.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::3.43597e+10-3.86547e+10        46780      7.51%     33.32% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::3.86547e+10-4.29497e+10        72442     11.63%     44.95% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::4.29497e+10-4.72446e+10        57673      9.26%     54.21% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::4.72446e+10-5.15396e+10        49916      8.01%     62.23% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::5.15396e+10-5.58346e+10        58247      9.35%     71.58% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::5.58346e+10-6.01295e+10        77702     12.48%     84.06% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::6.01295e+10-6.44245e+10        61333      9.85%     93.90% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::6.44245e+10-6.87195e+10        37969      6.10%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::total       622819                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           26                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           26                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1090                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1090                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     95649255                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     95649255                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.976703                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.976703                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 87751.610092                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 87751.610092                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1090                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1090                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     88389855                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     88389855                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.976703                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.976703                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 81091.610092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 81091.610092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       638917                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       638917                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       265310                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       265310                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  28380559363                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  28380559363                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       904227                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       904227                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.293411                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.293411                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 106971.314172                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 106971.314172                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       265310                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       265310                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  26613521503                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  26613521503                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.293411                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.293411                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 100311.038042                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 100311.038042                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        66971                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        66971                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       392322                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       392322                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  35912793924                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  35912793924                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       459293                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       459293                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.854187                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.854187                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 91539.077401                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 91539.077401                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       392322                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       392322                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  33299929404                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  33299929404                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.854187                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.854187                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 84879.077401                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 84879.077401                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         2254                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         2254                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     50429519                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     50429519                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         2254                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         2254                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22373.344720                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22373.344720                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         2254                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         2254                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     35491139                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     35491139                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15745.846939                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 15745.846939                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          604                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          604                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          604                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          604                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       970907                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       970907                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       970907                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       970907                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       24373.088775                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            2728460                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           659026                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.140140                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     6.695884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   250.699344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 24115.693547                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000204                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.007651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.735953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.743808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32766                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          246                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1497                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2        12580                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18346                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4           97                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999939                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         44314226                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        44314226                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.set_misses_dist::samples      2072092                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::mean  1011.444433                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::stdev   588.908868                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::0-31        44635      2.15%      2.15% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::32-63        44945      2.17%      4.32% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::64-95        16018      0.77%      5.10% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::96-127        15981      0.77%      5.87% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::128-159        50448      2.43%      8.30% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::160-191        50550      2.44%     10.74% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::192-223        18395      0.89%     11.63% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::224-255        17832      0.86%     12.49% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::256-287        45550      2.20%     14.69% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::288-319        45745      2.21%     16.90% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::320-351        17139      0.83%     17.72% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::352-383        16834      0.81%     18.54% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::384-415        48083      2.32%     20.86% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::416-447        48081      2.32%     23.18% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::448-479        16951      0.82%     23.99% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::480-511        16619      0.80%     24.80% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::512-543        46008      2.22%     27.02% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::544-575        46469      2.24%     29.26% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::576-607        17479      0.84%     30.10% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::608-639        17250      0.83%     30.94% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::640-671        50128      2.42%     33.35% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::672-703        50252      2.43%     35.78% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::704-735        16285      0.79%     36.57% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::736-767        16000      0.77%     37.34% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::768-799        44624      2.15%     39.49% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::800-831        45099      2.18%     41.67% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::832-863        16693      0.81%     42.47% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::864-895        16028      0.77%     43.25% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::896-927        50406      2.43%     45.68% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::928-959        50925      2.46%     48.14% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::960-991        16436      0.79%     48.93% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::992-1023        15761      0.76%     49.69% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1024-1055        45293      2.19%     51.88% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1056-1087        46054      2.22%     54.10% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1088-1119        16611      0.80%     54.90% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1120-1151        16664      0.80%     55.71% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1152-1183        48400      2.34%     58.04% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1184-1215        48926      2.36%     60.40% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1216-1247        19132      0.92%     61.33% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1248-1279        23740      1.15%     62.47% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1280-1311        45080      2.18%     64.65% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1312-1343        46269      2.23%     66.88% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1344-1375        18556      0.90%     67.78% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1376-1407        17616      0.85%     68.63% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1408-1439        51603      2.49%     71.12% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1440-1471        51469      2.48%     73.60% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1472-1503        16927      0.82%     74.42% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1504-1535        16744      0.81%     75.23% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1536-1567        45825      2.21%     77.44% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1568-1599        45578      2.20%     79.64% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1600-1631        17680      0.85%     80.49% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1632-1663        17333      0.84%     81.33% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1664-1695        50291      2.43%     83.75% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1696-1727        50048      2.42%     86.17% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1728-1759        16099      0.78%     86.95% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1760-1791        15590      0.75%     87.70% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1792-1823        45722      2.21%     89.90% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1824-1855        46360      2.24%     92.14% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1856-1887        15446      0.75%     92.89% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1888-1919        14930      0.72%     93.61% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1920-1951        49776      2.40%     96.01% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1952-1983        49713      2.40%     98.41% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1984-2015        16220      0.78%     99.19% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::2016-2047        16748      0.81%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::total      2072092                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::samples      5002669                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::mean  1010.301820                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::stdev   586.686813                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::0-31        88903      1.78%      1.78% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::32-63        90115      1.80%      3.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::64-95        46766      0.93%      4.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::96-127        47506      0.95%      5.46% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::128-159       111075      2.22%      7.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::160-191       112007      2.24%      9.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::192-223        56462      1.13%     11.05% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::224-255        54995      1.10%     12.15% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::256-287        89384      1.79%     13.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::288-319        89577      1.79%     15.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::320-351        50223      1.00%     16.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::352-383        50519      1.01%     17.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::384-415       108221      2.16%     19.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::416-447       108395      2.17%     22.07% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::448-479        83249      1.66%     23.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::480-511        84344      1.69%     25.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::512-543        91560      1.83%     27.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::544-575        92541      1.85%     29.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::576-607        81238      1.62%     30.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::608-639        67024      1.34%     32.06% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::640-671       110680      2.21%     34.28% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::672-703       111366      2.23%     36.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::704-735        53693      1.07%     37.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::736-767        51350      1.03%     38.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::768-799        88597      1.77%     40.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::800-831        90013      1.80%     42.17% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::832-863        49914      1.00%     43.17% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::864-895        47149      0.94%     44.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::896-927       110760      2.21%     46.33% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::928-959       113525      2.27%     48.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::960-991        52430      1.05%     49.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::992-1023        50092      1.00%     50.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1024-1055        89182      1.78%     52.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1056-1087        92086      1.84%     54.27% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1088-1119        49743      0.99%     55.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1120-1151        49551      0.99%     56.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1152-1183       106446      2.13%     58.38% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1184-1215       108936      2.18%     60.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1216-1247        57419      1.15%     61.71% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1248-1279        69713      1.39%     63.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1280-1311        87328      1.75%     64.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1312-1343        92952      1.86%     66.70% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1344-1375        55466      1.11%     67.81% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1376-1407        51024      1.02%     68.83% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1408-1439       113110      2.26%     71.09% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1440-1471       113683      2.27%     73.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1472-1503        52253      1.04%     74.41% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1504-1535        71647      1.43%     75.84% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1536-1567        92094      1.84%     77.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1568-1599        89648      1.79%     79.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1600-1631        51717      1.03%     80.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1632-1663        50079      1.00%     81.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1664-1695       111226      2.22%     83.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1696-1727       111583      2.23%     85.97% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1728-1759        50041      1.00%     86.97% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1760-1791        47577      0.95%     87.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1792-1823        90475      1.81%     89.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1824-1855        92773      1.85%     91.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1856-1887        50100      1.00%     92.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1888-1919        47739      0.95%     93.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1920-1951       110748      2.21%     95.75% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1952-1983       110372      2.21%     97.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1984-2015        50193      1.00%     98.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::2016-2047        52092      1.04%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::total      5002669                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2371038                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  47165                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  12                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                131                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 29620                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  12                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    65                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18913229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            31.984457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           95.777025                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              16236156     85.85%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               59475      0.31%     86.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              148197      0.78%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              218258      1.15%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              118593      0.63%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               62664      0.33%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               95193      0.50%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               18925      0.10%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               13439      0.07%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               22063      0.12%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             16911      0.09%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             17293      0.09%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             28908      0.15%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             17427      0.09%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             26442      0.14%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             43913      0.23%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             20190      0.11%     90.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             44815      0.24%     90.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             52866      0.28%     91.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             46707      0.25%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             99231      0.52%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            192662      1.02%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            247136      1.31%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            425222      2.25%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             63944      0.34%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             43139      0.23%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             40312      0.21%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             43905      0.23%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             37291      0.20%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             40981      0.22%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          370971      1.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18913229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               18952704                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7389948                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6359                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   996937                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               12097298                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      233                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      8841446                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 8322972.553091                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        84582                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     27563742                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  67039013547                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     79573014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  3605                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                16308391                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               64692583                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles            36                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 19293145                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            100870364                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             219286004                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               350620                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              55061590                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                296137                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              42437932                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          286368775                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  572080954                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               123444167                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                274966661                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            285690463                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  678281                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      4                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  4                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                117762701                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       412393577                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      438540528                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               127014050                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 218886544                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        462922                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1244083                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          604                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       919212                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         4246                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4195                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       905676                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       904310                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1116                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       475289                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2836                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4097044                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4099880                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       110080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    149569472                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          149679552                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     826310                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             17648704                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      2188663                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.002987                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.054574                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            2182125     99.70%     99.70% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               6538      0.30%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        2188663                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    1555602171                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1114884                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1362914388                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      3234091                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2728453                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1363834                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         6534                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         6534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   86                       # Number of system calls (Count)
system.cpu1.numCycles                       200567240                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      219227453                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1207                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     219113489                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    15                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              357784                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           404561                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                628                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          200545181                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.092589                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.440832                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 99927470     49.83%     49.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 37290513     18.59%     68.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 34660183     17.28%     85.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 14211423      7.09%     92.79% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  6919882      3.45%     96.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4283477      2.14%     98.38% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2323503      1.16%     99.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   599430      0.30%     99.84% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   329300      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            200545181                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 304355     99.87%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   246      0.08%     99.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  130      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2099664      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     88947999     40.59%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           23      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      6297836      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     17837289      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc     17305942      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     14158995      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt     17831109      8.14%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     28320041     12.92%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     10021731      4.57%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      7372398      3.36%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8920182      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite          280      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     219113489                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.092469                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             304737                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001391                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               358979397                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               79359127                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       79060026                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                280097514                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               140227403                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       140046696                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   77269802                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   140048760                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        219111925                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     18941816                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                     1564                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          26314438                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7903478                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     7372622                       # Number of stores executed (Count)
system.cpu1.numRate                          1.092461                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            189                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          22059                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      923599                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  127005458                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    218870876                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.579202                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.579202                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.633231                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.633231                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 123265684                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 66896998                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  274832232                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 131131879                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   24843003                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  33767097                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 48956628                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      18962539                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      7393176                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4644633                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      4137547                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7910394                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3709949                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              364                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5809297                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5808797                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999914                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                2099562                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups              4                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               4                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         330293                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            579                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              351                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    200502829                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.091610                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.832461                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      105283155     52.51%     52.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       54666986     27.26%     79.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10737000      5.36%     85.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       13421791      6.69%     91.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4902997      2.45%     94.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2497848      1.25%     95.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         524538      0.26%     95.78% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         532051      0.27%     96.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        7936463      3.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    200502829                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           127005458                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             218870876                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   26284924                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     18918969                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        386                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7887328                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 139987179                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  103000906                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              2097316                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      2097339      0.96%      0.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     88775347     40.56%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           17      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      6291676      2.87%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     17825988      8.14%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc     17301840      7.91%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     14155920      6.47%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt     17825984      8.14%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     28311841     12.94%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     10005973      4.57%     92.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      7365679      3.37%     95.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      8912996      4.07%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          276      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    218870876                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      7936463                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     20322556                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         20322556                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     20322556                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        20322556                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3616106                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3616106                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3616106                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3616106                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 217288565260                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 217288565260                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 217288565260                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 217288565260                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     23938662                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     23938662                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     23938662                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     23938662                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.151057                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.151057                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.151057                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.151057                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 60089.102825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 60089.102825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 60089.102825                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 60089.102825                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         2810                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs           44                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     63.863636                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       971100                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           971100                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2250512                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2250512                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2250512                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2250512                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1365594                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1365594                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1365594                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1365594                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  70315977301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  70315977301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  70315977301                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  70315977301                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.057046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.057046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.057046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.057046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 51491.129355                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 51491.129355                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 51491.129355                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 51491.129355                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1360701                       # number of replacements (Count)
system.cpu1.dcache.replacement_distribution::samples      1360701                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::mean 42819186224.885864                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::gmean 40207636400.716812                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::stdev 12093134193.240896                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::0-4.29497e+09        10288      0.76%      0.76% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::4.29497e+09-8.58993e+09        10874      0.80%      1.56% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::8.58993e+09-1.28849e+10        10875      0.80%      2.35% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::1.28849e+10-1.71799e+10        10874      0.80%      3.15% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::1.71799e+10-2.14748e+10        10874      0.80%      3.95% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::2.14748e+10-2.57698e+10        10873      0.80%      4.75% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::2.57698e+10-3.00648e+10        79265      5.83%     10.58% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::3.00648e+10-3.43597e+10       196100     14.41%     24.99% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::3.43597e+10-3.86547e+10       184243     13.54%     38.53% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::3.86547e+10-4.29497e+10       141562     10.40%     48.93% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::4.29497e+10-4.72446e+10       165114     12.13%     61.07% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::4.72446e+10-5.15396e+10       182688     13.43%     74.49% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::5.15396e+10-5.58346e+10       167826     12.33%     86.83% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::5.58346e+10-6.01295e+10        79434      5.84%     92.66% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::6.01295e+10-6.44245e+10        63317      4.65%     97.32% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::6.44245e+10-6.87195e+10        36494      2.68%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::total      1360701                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          144                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          144                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           49                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           49                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1462536                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1462536                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          193                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          193                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.253886                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.253886                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 29847.673469                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 29847.673469                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3402927                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3402927                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.253886                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.253886                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 69447.489796                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 69447.489796                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          193                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          193                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          193                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          193                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     13863752                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       13863752                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2709148                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2709148                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 182932287597                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 182932287597                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16572900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16572900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.163469                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.163469                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 67523.918072                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 67523.918072                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2250508                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2250508                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       458640                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       458640                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36564162570                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36564162570                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.027674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.027674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 79723.012755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 79723.012755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      6458804                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       6458804                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       906958                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       906958                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  34356277663                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  34356277663                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      7365762                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      7365762                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.123132                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.123132                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 37880.781318                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 37880.781318                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       906954                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       906954                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  33751814731                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  33751814731                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.123131                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.123131                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 37214.472543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 37214.472543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefectcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefectcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefectcher.pfUseful             0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefectcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefectcher.accuracy           nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefectcher.coverage           nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefectcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefectcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefectcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefectcher.pfLate               0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefectcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefectcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefectcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefectcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefectcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefectcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefectcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefectcher.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::samples            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::0            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::1            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::2            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::3            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::4            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::5            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::6            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::7            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::8            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::9            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::10            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::11            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::12            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::13            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::14            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::15            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::16            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::17            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::18            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::19            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::20            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::21            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::22            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::23            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::24            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::25            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::26            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::27            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::28            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::29            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::30            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::31            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::32            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::33            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::34            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::35            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::36            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::37            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::38            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::39            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::40            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::41            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::42            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::43            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::44            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::45            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::46            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::47            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::48            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::49            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::50            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::51            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::52            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::53            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::54            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::55            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::56            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::57            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::58            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::59            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::60            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::61            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::62            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::63            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::total            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.tags.tagsInUse          510.915879                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            21688625                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1363650                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.904833                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick           55961316                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   510.915879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.997883                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.997883                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          471                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         192876034                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        192876034                       # Number of data accesses (Count)
system.cpu1.dcache.tags.set_misses_dist::samples      6454292                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::mean    31.560222                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::stdev    18.495028                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::0       100511      1.56%      1.56% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::1        99336      1.54%      3.10% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::2       101166      1.57%      4.66% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::3       100891      1.56%      6.23% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::4       100930      1.56%      7.79% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::5       100664      1.56%      9.35% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::6       100961      1.56%     10.91% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::7       100662      1.56%     12.47% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::8       100563      1.56%     14.03% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::9       100844      1.56%     15.59% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::10       100466      1.56%     17.15% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::11       100513      1.56%     18.71% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::12       100340      1.55%     20.26% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::13       100230      1.55%     21.82% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::14       101082      1.57%     23.38% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::15       100574      1.56%     24.94% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::16       100993      1.56%     26.51% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::17       100365      1.56%     28.06% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::18       101122      1.57%     29.63% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::19       100436      1.56%     31.18% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::20       100457      1.56%     32.74% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::21       100278      1.55%     34.29% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::22       100717      1.56%     35.85% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::23       100256      1.55%     37.41% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::24       100722      1.56%     38.97% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::25       100274      1.55%     40.52% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::26       100541      1.56%     42.08% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::27       100045      1.55%     43.63% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::28       100756      1.56%     45.19% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::29       100369      1.56%     46.75% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::30       100762      1.56%     48.31% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::31       100464      1.56%     49.86% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::32       100761      1.56%     51.42% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::33       100717      1.56%     52.98% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::34       100983      1.56%     54.55% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::35       100937      1.56%     56.11% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::36       100895      1.56%     57.68% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::37       100660      1.56%     59.24% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::38       100718      1.56%     60.80% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::39       101093      1.57%     62.36% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::40       101023      1.57%     63.93% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::41       100719      1.56%     65.49% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::42       100630      1.56%     67.05% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::43       100550      1.56%     68.61% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::44       100620      1.56%     70.16% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::45       100397      1.56%     71.72% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::46       100539      1.56%     73.28% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::47       106428      1.65%     74.93% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::48       100313      1.55%     76.48% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::49       100036      1.55%     78.03% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::50       100805      1.56%     79.59% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::51       100789      1.56%     81.15% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::52       100520      1.56%     82.71% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::53       100022      1.55%     84.26% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::54       100408      1.56%     85.82% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::55       101062      1.57%     87.38% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::56       101350      1.57%     88.95% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::57       101187      1.57%     90.52% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::58       100813      1.56%     92.08% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::59       100737      1.56%     93.64% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::60       100491      1.56%     95.20% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::61       100303      1.55%     96.75% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::62        91265      1.41%     98.17% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::63       118231      1.83%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::total      6454292                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::samples     28152913                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::mean    33.884213                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::stdev    15.695057                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::0       230356      0.82%      0.82% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::1       230250      0.82%      1.64% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::2       230808      0.82%      2.46% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::3       231378      0.82%      3.28% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::4       767859      2.73%      6.01% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::5       230439      0.82%      6.82% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::6       230059      0.82%      7.64% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::7       230427      0.82%      8.46% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::8       230708      0.82%      9.28% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::9       230176      0.82%     10.10% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::10       230502      0.82%     10.92% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::11       229460      0.82%     11.73% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::12       230379      0.82%     12.55% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::13       229157      0.81%     13.36% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::14       230431      0.82%     14.18% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::15       229648      0.82%     15.00% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::16       230136      0.82%     15.81% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::17       229638      0.82%     16.63% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::18       230028      0.82%     17.45% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::19       230241      0.82%     18.26% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::20       229704      0.82%     19.08% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::21       229119      0.81%     19.89% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::22       229933      0.82%     20.71% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::23       229738      0.82%     21.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::24       230265      0.82%     22.35% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::25       230433      0.82%     23.16% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::26       229016      0.81%     23.98% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::27       229454      0.82%     24.79% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::28       229910      0.82%     25.61% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::29       230045      0.82%     26.43% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::30       229420      0.81%     27.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::31      8626338     30.64%     57.88% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::32       229665      0.82%     58.70% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::33       229537      0.82%     59.51% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::34       230935      0.82%     60.33% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::35       230973      0.82%     61.15% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::36       229195      0.81%     61.97% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::37       230160      0.82%     62.79% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::38       230222      0.82%     63.60% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::39       230778      0.82%     64.42% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::40       230661      0.82%     65.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::41       230230      0.82%     66.06% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::42       229604      0.82%     66.88% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::43       230066      0.82%     67.69% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::44       230215      0.82%     68.51% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::45       231040      0.82%     69.33% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::46       229577      0.82%     70.15% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::47       244362      0.87%     71.01% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::48       249217      0.89%     71.90% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::49       387035      1.37%     73.27% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::50      2805409      9.96%     83.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::51       953116      3.39%     86.62% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::52       852065      3.03%     89.65% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::53       532548      1.89%     91.54% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::54       298473      1.06%     92.60% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::55       233257      0.83%     93.43% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::56       231461      0.82%     94.25% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::57       230619      0.82%     95.07% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::58       231066      0.82%     95.89% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::59       229984      0.82%     96.71% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::60       230105      0.82%     97.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::61       229049      0.81%     98.34% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::62       220120      0.78%     99.12% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::63       246714      0.88%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::total     28152913                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 8253061                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            164870232                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4523192                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             22896168                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2528                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5804765                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  133                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             219247974                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  556                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::samples        80815                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::mean     3.499276                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::stdev     2.291672                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::2        10100     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::6        10100     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::7        10100     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::total        80815                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499276                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291672                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6        10100     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7        10100     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          12100764                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     127288789                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7910394                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           7908359                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    188440919                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5316                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          720                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 12088911                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  204                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         200545181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.093711                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.479139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               162154427     80.86%     80.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2820332      1.41%     82.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2485013      1.24%     83.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 3249517      1.62%     85.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2873853      1.43%     86.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 5660987      2.82%     89.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2914131      1.45%     90.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 2580944      1.29%     92.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                15805977      7.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           200545181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.039440                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.634644                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12088589                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12088589                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12088589                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12088589                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          322                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            322                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          322                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           322                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     20196117                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     20196117                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     20196117                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     20196117                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12088911                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12088911                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12088911                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12088911                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 62720.860248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 62720.860248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 62720.860248                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 62720.860248                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           70                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           70                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          252                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          252                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          252                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          252                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     16744239                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     16744239                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     16744239                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     16744239                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 66445.392857                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 66445.392857                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 66445.392857                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 66445.392857                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12088589                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12088589                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          322                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          322                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     20196117                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     20196117                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12088911                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12088911                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 62720.860248                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 62720.860248                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           70                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           70                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          252                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          252                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     16744239                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     16744239                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 66445.392857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 66445.392857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          167.668693                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12088841                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               252                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          47971.591270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick           55936341                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   167.668693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.327478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.327478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          202                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.492188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          96711540                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         96711540                       # Number of data accesses (Count)
system.cpu1.icache.tags.set_misses_dist::samples        81651                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::mean    31.474507                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::stdev    18.477030                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::0         1279      1.57%      1.57% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::1         1275      1.56%      3.13% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::2         1274      1.56%      4.69% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::3         1274      1.56%      6.25% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::4         1272      1.56%      7.81% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::5         1275      1.56%      9.37% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::6         1279      1.57%     10.93% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::7         1283      1.57%     12.51% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::8         1282      1.57%     14.08% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::9         1278      1.57%     15.64% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::10         1275      1.56%     17.20% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::11         1272      1.56%     18.76% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::12         1282      1.57%     20.33% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::13         1277      1.56%     21.89% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::14         1284      1.57%     23.47% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::15         1287      1.58%     25.04% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::16         1282      1.57%     26.61% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::17         1284      1.57%     28.19% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::18         1286      1.57%     29.76% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::19         1284      1.57%     31.33% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::20         1284      1.57%     32.91% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::21         1289      1.58%     34.48% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::22         1278      1.57%     36.05% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::23         1278      1.57%     37.61% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::24         1295      1.59%     39.20% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::25         1268      1.55%     40.75% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::26         1274      1.56%     42.31% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::27         1271      1.56%     43.87% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::28         1268      1.55%     45.42% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::29         1268      1.55%     46.98% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::30         1272      1.56%     48.53% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::31         1271      1.56%     50.09% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::32         1268      1.55%     51.64% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::33         1271      1.56%     53.20% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::34         1262      1.55%     54.75% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::35         1271      1.56%     56.30% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::36         1271      1.56%     57.86% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::37         1281      1.57%     59.43% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::38         1271      1.56%     60.99% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::39         1274      1.56%     62.55% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::40         1275      1.56%     64.11% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::41         1274      1.56%     65.67% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::42         1265      1.55%     67.22% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::43         1268      1.55%     68.77% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::44         1276      1.56%     70.33% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::45         1275      1.56%     71.89% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::46         1276      1.56%     73.46% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::47         1271      1.56%     75.01% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::48         1272      1.56%     76.57% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::49         1269      1.55%     78.13% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::50         1276      1.56%     79.69% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::51         1278      1.57%     81.25% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::52         1280      1.57%     82.82% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::53         1279      1.57%     84.39% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::54         1278      1.57%     85.95% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::55         1277      1.56%     87.52% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::56         1277      1.56%     89.08% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::57         1273      1.56%     90.64% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::58         1270      1.56%     92.19% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::59         1271      1.56%     93.75% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::60         1276      1.56%     95.31% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::61         1274      1.56%     96.87% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::62         1275      1.56%     98.44% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::63         1277      1.56%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::total        81651                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::samples     12170931                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::mean    44.781313                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::stdev     5.700973                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::0         1384      0.01%      0.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::1         1359      0.01%      0.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::2         4467      0.04%      0.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::3         4432      0.04%      0.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::4         1313      0.01%      0.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::5         1302      0.01%      0.12% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::6         1293      0.01%      0.13% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::7         1311      0.01%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::8         1330      0.01%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::9         1412      0.01%      0.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::10         1410      0.01%      0.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::11         1329      0.01%      0.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::12         1345      0.01%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::13         4447      0.04%      0.23% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::14         4458      0.04%      0.27% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::15         1344      0.01%      0.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::16         1367      0.01%      0.29% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::17         1358      0.01%      0.30% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::18         1360      0.01%      0.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::19         1348      0.01%      0.32% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::20         1362      0.01%      0.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::21         1384      0.01%      0.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::22         1328      0.01%      0.36% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::23         1312      0.01%      0.37% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::24         1319      0.01%      0.38% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::25         1286      0.01%      0.39% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::26         1297      0.01%      0.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::27         1282      0.01%      0.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::28         1273      0.01%      0.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::29         1277      0.01%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::30         1283      0.01%      0.44% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::31         1313      0.01%      0.45% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::32         1278      0.01%      0.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::33         1284      0.01%      0.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::34         1262      0.01%      0.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::35         1282      0.01%      0.49% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::36         1297      0.01%      0.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::37         1289      0.01%      0.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::38         1281      0.01%      0.53% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::39         1294      0.01%      0.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::40      2101553     17.27%     17.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::41      2101539     17.27%     35.07% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::42      2100496     17.26%     52.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::43      2100527     17.26%     69.59% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::44         1338      0.01%     69.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::45         1286      0.01%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::46         1298      0.01%     69.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::47         1304      0.01%     69.63% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::48         1293      0.01%     69.64% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::49         1289      0.01%     69.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::50         1338      0.01%     69.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::51         1334      0.01%     69.67% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::52      1576233     12.95%     82.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::53      1576214     12.95%     95.58% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::54       526654      4.33%     99.90% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::55         1369      0.01%     99.91% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::56         1350      0.01%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::57         1324      0.01%     99.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::58         1305      0.01%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::59         1311      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::60         1306      0.01%     99.97% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::61         1311      0.01%     99.98% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::62         1300      0.01%     99.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::63         1307      0.01%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::total     12170931                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2528                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  40280880                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                20580968                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             219228660                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  90                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                18962539                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                7393176                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  403                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                   110329                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                20308310                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            47                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          323                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 370                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               219110709                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              219106722                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                164928822                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                306141039                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.092435                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.538735                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::samples        80815                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::mean     3.499276                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::stdev     2.291672                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::2        10100     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::6        10100     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::7        10100     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::total        80815                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499276                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291672                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::6        10100     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::7        10100     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       706789                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          706789                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       706789                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         706789                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          252                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       656829                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        657081                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          252                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       656829                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       657081                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     16490826                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  63944253067                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  63960743893                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     16490826                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  63944253067                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  63960743893                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          252                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      1363618                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1363870                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          252                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      1363618                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1363870                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.481681                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.481777                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.481681                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.481777                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 65439.785714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 97352.968683                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 97340.729519                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 65439.785714                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 97352.968683                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 97340.729519                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       271312                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          271312                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          252                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       656829                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       657081                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          252                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       656829                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       657081                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     14812506                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  59569558807                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  59584371313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     14812506                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  59569558807                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  59584371313                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.481681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.481777                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.481681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.481777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 58779.785714                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 90692.644215                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 90680.405175                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 58779.785714                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 90692.644215                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 90680.405175                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               620391                       # number of replacements (Count)
system.cpu1.l2cache.replacement_distribution::samples       620391                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::mean 44555920472.192787                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::gmean 41587077455.944038                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::stdev 14267988343.323351                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::0-4.29497e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::4.29497e+09-8.58993e+09         5346      0.86%      0.86% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::8.58993e+09-1.28849e+10        10875      1.75%      2.61% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::1.28849e+10-1.71799e+10        10874      1.75%      4.37% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::1.71799e+10-2.14748e+10        10874      1.75%      6.12% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::2.14748e+10-2.57698e+10        10873      1.75%      7.87% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::2.57698e+10-3.00648e+10        69492     11.20%     19.07% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::3.00648e+10-3.43597e+10        42148      6.79%     25.87% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::3.43597e+10-3.86547e+10        46499      7.50%     33.36% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::3.86547e+10-4.29497e+10        72413     11.67%     45.04% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::4.29497e+10-4.72446e+10        57654      9.29%     54.33% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::4.72446e+10-5.15396e+10        49988      8.06%     62.39% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::5.15396e+10-5.58346e+10        58943      9.50%     71.89% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::5.58346e+10-6.01295e+10        76949     12.40%     84.29% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::6.01295e+10-6.44245e+10        61237      9.87%     94.16% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::6.44245e+10-6.87195e+10        36226      5.84%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::total       620391                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          252                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          252                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     16490826                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     16490826                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          252                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          252                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 65439.785714                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 65439.785714                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          252                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          252                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     14812506                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     14812506                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 58779.785714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 58779.785714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data       640364                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total       640364                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       264614                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       264614                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  28309669987                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  28309669987                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       904978                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       904978                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.292398                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.292398                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 106984.777778                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 106984.777778                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       264614                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       264614                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  26547127627                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  26547127627                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.292398                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.292398                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 100323.972379                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 100323.972379                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        66425                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        66425                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       392215                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       392215                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  35634583080                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  35634583080                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       458640                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       458640                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.855170                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.855170                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 90854.717642                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 90854.717642                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       392215                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       392215                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  33022431180                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  33022431180                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.855170                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.855170                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 84194.717642                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 84194.717642                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            1                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            1                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         2024                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         2024                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     43382905                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     43382905                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data         2025                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         2025                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.999506                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.999506                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21434.241601                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21434.241601                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         2024                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         2024                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     30116185                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     30116185                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.999506                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.999506                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14879.538043                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14879.538043                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackDirty.hits::writebacks       971100                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       971100                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       971100                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       971100                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       24045.501226                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            2726628                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           657312                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.148149                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick          55929348                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     6.944532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    33.382636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 24005.174058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.732580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.733810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32764                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1           82                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12422                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        20212                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4           48                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         44282848                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        44282848                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.set_misses_dist::samples      2069397                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::mean  1038.291550                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::stdev   592.355370                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::0-31        19729      0.95%      0.95% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::32-63        19627      0.95%      1.90% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::64-95        48489      2.34%      4.24% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::96-127        48050      2.32%      6.57% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::128-159        13938      0.67%      7.24% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::160-191        13699      0.66%      7.90% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::192-223        46632      2.25%     10.16% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::224-255        47260      2.28%     12.44% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::256-287        19147      0.93%     13.36% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::288-319        19269      0.93%     14.30% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::320-351        47795      2.31%     16.61% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::352-383        47606      2.30%     18.91% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::384-415        16785      0.81%     19.72% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::416-447        16443      0.79%     20.51% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::448-479        47290      2.29%     22.80% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::480-511        47842      2.31%     25.11% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::512-543        18436      0.89%     26.00% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::544-575        17954      0.87%     26.87% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::576-607        47012      2.27%     29.14% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::608-639        46754      2.26%     31.40% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::640-671        13983      0.68%     32.07% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::672-703        13772      0.67%     32.74% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::704-735        47716      2.31%     35.05% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::736-767        48208      2.33%     37.37% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::768-799        19152      0.93%     38.30% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::800-831        19138      0.92%     39.23% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::832-863        47795      2.31%     41.53% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::864-895        48216      2.33%     43.86% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::896-927        13943      0.67%     44.54% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::928-959        13315      0.64%     45.18% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::960-991        47682      2.30%     47.49% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::992-1023        48653      2.35%     49.84% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1024-1055        19338      0.93%     50.77% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1056-1087        18506      0.89%     51.67% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1088-1119        47894      2.31%     53.98% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1120-1151        47953      2.32%     56.30% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1152-1183        15476      0.75%     57.05% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1184-1215        14566      0.70%     57.75% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1216-1247        45292      2.19%     59.94% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1248-1279        53184      2.57%     62.51% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1280-1311        20341      0.98%     63.49% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1312-1343        19069      0.92%     64.41% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1344-1375        46604      2.25%     66.66% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1376-1407        47148      2.28%     68.94% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1408-1439        13415      0.65%     69.59% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1440-1471        13292      0.64%     70.23% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1472-1503        47888      2.31%     72.55% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1504-1535        47868      2.31%     74.86% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1536-1567        18212      0.88%     75.74% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1568-1599        19279      0.93%     76.67% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1600-1631        46846      2.26%     78.94% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1632-1663        46969      2.27%     81.21% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1664-1695        14549      0.70%     81.91% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1696-1727        14160      0.68%     82.59% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1728-1759        48307      2.33%     84.93% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1760-1791        49057      2.37%     87.30% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1792-1823        18871      0.91%     88.21% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1824-1855        18297      0.88%     89.09% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1856-1887        49760      2.40%     91.50% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1888-1919        50212      2.43%     93.93% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1920-1951        15176      0.73%     94.66% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1952-1983        14877      0.72%     95.38% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1984-2015        47839      2.31%     97.69% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::2016-2047        47822      2.31%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::total      2069397                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::samples      4996437                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::mean  1021.809096                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::stdev   591.088421                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::0-31        62851      1.26%      1.26% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::32-63        62658      1.25%      2.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::64-95       103165      2.06%      4.58% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::96-127       101707      2.04%      6.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::128-159        40255      0.81%      7.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::160-191        38272      0.77%      8.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::192-223        96682      1.94%     10.12% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::224-255        98244      1.97%     12.09% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::256-287        61429      1.23%     13.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::288-319        62689      1.25%     14.57% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::320-351       102434      2.05%     16.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::352-383       101889      2.04%     18.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::384-415        74605      1.49%     20.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::416-447        75341      1.51%     21.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::448-479        98080      1.96%     23.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::480-511        99473      1.99%     25.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::512-543        89047      1.78%     27.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::544-575        73661      1.47%     28.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::576-607       100225      2.01%     30.88% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::608-639        98939      1.98%     32.86% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::640-671        40725      0.82%     33.67% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::672-703        39205      0.78%     34.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::704-735        97504      1.95%     36.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::736-767       100133      2.00%     38.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::768-799        62036      1.24%     39.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::800-831        61488      1.23%     40.88% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::832-863       102307      2.05%     42.93% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::864-895       104167      2.08%     45.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::896-927        40149      0.80%     45.82% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::928-959        36123      0.72%     46.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::960-991        98786      1.98%     48.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::992-1023       101885      2.04%     50.56% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1024-1055        62400      1.25%     51.81% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1056-1087        60047      1.20%     53.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1088-1119       102353      2.05%     55.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1120-1151       102653      2.05%     57.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1152-1183        44281      0.89%     58.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1184-1215        39993      0.80%     58.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1216-1247        95027      1.90%     60.70% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1248-1279       118508      2.37%     63.07% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1280-1311        66436      1.33%     64.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1312-1343        60020      1.20%     65.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1344-1375        98278      1.97%     67.57% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1376-1407       101655      2.03%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1408-1439        39728      0.80%     70.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1440-1471        38253      0.77%     71.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1472-1503       100637      2.01%     73.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1504-1535       100111      2.00%     75.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1536-1567        58186      1.16%     76.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1568-1599        79896      1.60%     77.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1600-1631       100602      2.01%     79.96% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1632-1663       101228      2.03%     81.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1664-1695        41079      0.82%     82.81% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1696-1727        39401      0.79%     83.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1728-1759       100950      2.02%     85.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1760-1791       104126      2.08%     87.70% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1792-1823        61942      1.24%     88.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1824-1855        60488      1.21%     90.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1856-1887       103205      2.07%     92.22% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1888-1919       105639      2.11%     94.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1920-1951        41584      0.83%     95.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1952-1983        40966      0.82%     95.98% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1984-2015       100808      2.02%     98.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::2016-2047        99803      2.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::total      4996437                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                    2368574                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  43570                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 27221                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    33                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18918969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            31.730320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           95.230230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              16239413     85.84%     85.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               61021      0.32%     86.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              147193      0.78%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              216460      1.14%     88.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              132577      0.70%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               65450      0.35%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              102139      0.54%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               19210      0.10%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               14066      0.07%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               23946      0.13%     89.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             17663      0.09%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             17034      0.09%     90.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             28921      0.15%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             17858      0.09%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             27113      0.14%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             44760      0.24%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21323      0.11%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             45076      0.24%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             51301      0.27%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             45391      0.24%     91.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             99610      0.53%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            183605      0.97%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            244405      1.29%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            414541      2.19%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             64137      0.34%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             41909      0.22%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             39269      0.21%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             41729      0.22%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             38240      0.20%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             42490      0.22%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          371119      1.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18918969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               18941677                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                7372622                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6273                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   993348                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12089032                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      156                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 25165575.900000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 50771956.564406                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       187812                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    148806378                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  66866930802                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    251655759                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2528                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                16307937                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               63320844                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 19277984                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            101635888                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             219233107                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               227367                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              55356361                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                285026                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              43049702                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          286317617                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  571940009                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               123384942                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                274965795                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            285693517                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  624100                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                117784027                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       411740313                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      438444692                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               127005458                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 218870876                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        461273                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      1245261                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       917991                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4415                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         3955                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       907006                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       905068                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          252                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       471288                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          504                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4096388                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           4096892                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        16128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    149580096                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          149596224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     824018                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             17702400                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      2185512                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002771                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.052571                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            2179455     99.72%     99.72% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               6057      0.28%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        2185512                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    1554711392                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       251748                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1362950019                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      3090571                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      2726596                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      1362742                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         6057                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         6057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    31                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 28333                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   104                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 29270                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     57738                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   31                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                28333                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  104                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                29270                       # number of overall hits (Count)
system.l3.overallHits::total                    57738                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1059                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              616519                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 148                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              611653                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1229379                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1059                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             616519                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                148                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             611653                       # number of overall misses (Count)
system.l3.overallMisses::total                1229379                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       79954965                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    54801381762                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       11475846                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    54435568608                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       109328381181                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      79954965                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   54801381762                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      11475846                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   54435568608                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      109328381181                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1090                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            644852                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               252                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            640923                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1287117                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1090                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           644852                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              252                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           640923                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1287117                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.971560                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.956063                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.587302                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.954331                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.955142                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.971560                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.956063                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.587302                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.954331                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.955142                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 75500.439093                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 88888.390726                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 77539.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 88997.468512                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    88929.761433                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 75500.439093                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 88888.390726                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 77539.500000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 88997.468512                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   88929.761433                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               460338                       # number of writebacks (Count)
system.l3.writebacks::total                    460338                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 9                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    12                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                9                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   12                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1056                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          616519                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             139                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          611653                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1229367                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1056                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         616519                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            139                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         611653                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1229367                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     72664390                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  50593010860                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      9933675                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  50260378711                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   100935987636                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     72664390                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  50593010860                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      9933675                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  50260378711                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  100935987636                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.968807                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.956063                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.551587                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.954331                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.955132                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.968807                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.956063                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.551587                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.954331                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.955132                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 68810.975379                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 82062.370924                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 71465.287770                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 82171.392458                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 82104.032104                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 68810.975379                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 82062.370924                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 71465.287770                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 82171.392458                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 82104.032104                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1321673                       # number of replacements (Count)
system.l3.replacement_distribution::samples      1321673                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::mean 46152774058.555649                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::gmean 44353513241.199036                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::stdev 12465876212.208683                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::0-4.29497e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::4.29497e+09-8.58993e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::8.58993e+09-1.28849e+10            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::1.28849e+10-1.71799e+10            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::1.71799e+10-2.14748e+10        11300      0.85%      0.85% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::2.14748e+10-2.57698e+10        21746      1.65%      2.50% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::2.57698e+10-3.00648e+10       141751     10.73%     13.23% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::3.00648e+10-3.43597e+10       110173      8.34%     21.56% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::3.43597e+10-3.86547e+10       123776      9.37%     30.93% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::3.86547e+10-4.29497e+10       166409     12.59%     43.52% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::4.29497e+10-4.72446e+10       128004      9.68%     53.20% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::4.72446e+10-5.15396e+10       121129      9.16%     62.37% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::5.15396e+10-5.58346e+10       123805      9.37%     71.73% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::5.58346e+10-6.01295e+10       137666     10.42%     82.15% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::6.01295e+10-6.44245e+10       141324     10.69%     92.84% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::6.44245e+10-6.87195e+10        94590      7.16%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::total      1321673                       # A distribution over execution time of replacements (Unspecified)
system.l3.CleanEvict.mshrMisses::writebacks       139296                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         139296                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data                89                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                17                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                   106                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          265023                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          264552                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              529575                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  24664903074                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  24605940762                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    49270843836                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        265112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        264569                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            529681                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999664                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.999936                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999800                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 93067.028424                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 93009.845936                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 93038.462609                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       265023                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       264552                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          529575                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  22855838731                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  22800079728                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  45655918459                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999664                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.999936                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999800                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 86240.962977                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 86183.736007                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 86212.374940                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            31                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         28244                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           104                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         29253                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             57632                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1059                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       351496                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          148                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       347101                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          699804                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     79954965                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  30136478688                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     11475846                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  29829627846                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  60057537345                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1090                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       379740                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          252                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       376354                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        757436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.971560                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.925623                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.587302                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.922273                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.923912                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 75500.439093                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 85737.757152                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 77539.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 85939.331336                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 85820.511665                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            9                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            12                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1056                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       351496                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          139                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       347101                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       699792                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     72664390                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  27737172129                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      9933675                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  27460298983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  55280069177                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.968807                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.925623                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.551587                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.922273                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.923896                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 68810.975379                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 78911.771767                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 71465.287770                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79113.281100                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 78995.000196                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              423                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               37                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  460                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data          424                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           37                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              461                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.002358                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.002169                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data        22393                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total        22393                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.002358                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.002169                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        22393                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        22393                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       542497                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           542497                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       542497                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       542497                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 84329.674044                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2374330                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1419977                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.672090                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    7031.474693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      215.089308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    38619.736676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       13.316192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    38450.057175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.071528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.392860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.391134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.857846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98304                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  242                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1972                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                32086                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                64004                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   61747313                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  61747313                       # Number of data accesses (Count)
system.l3.tags.set_misses_dist::samples       4199768                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::mean      2049.980023                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::gmean               0                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::stdev     1184.467534                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::0-63            64876      1.54%      1.54% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::64-127          65868      1.57%      3.11% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::128-191         64897      1.55%      4.66% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::192-255         67382      1.60%      6.26% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::256-319         65681      1.56%      7.83% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::320-383         65628      1.56%      9.39% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::384-447         67077      1.60%     10.99% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::448-511         66823      1.59%     12.58% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::512-575         64920      1.55%     14.12% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::576-639         65986      1.57%     15.69% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::640-703         65459      1.56%     17.25% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::704-767         66422      1.58%     18.83% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::768-831         64501      1.54%     20.37% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::832-895         65256      1.55%     21.92% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::896-959         65095      1.55%     23.47% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::960-1023        65775      1.57%     25.04% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1024-1087        66060      1.57%     26.61% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1088-1151        64980      1.55%     28.16% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1152-1215        64897      1.55%     29.71% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1216-1279        65986      1.57%     31.28% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1280-1343        64365      1.53%     32.81% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1344-1407        65987      1.57%     34.38% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1408-1471        63527      1.51%     35.89% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1472-1535        65631      1.56%     37.46% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1536-1599        64916      1.55%     39.00% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1600-1663        66058      1.57%     40.57% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1664-1727        65221      1.55%     42.13% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1728-1791        65423      1.56%     43.69% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1792-1855        65014      1.55%     45.23% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1856-1919        64634      1.54%     46.77% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1920-1983        65107      1.55%     48.32% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1984-2047        64844      1.54%     49.87% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2048-2111        64705      1.54%     51.41% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2112-2175        65161      1.55%     52.96% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2176-2239        64603      1.54%     54.50% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2240-2303        65930      1.57%     56.07% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2304-2367        64849      1.54%     57.61% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2368-2431        66606      1.59%     59.20% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2432-2495        65978      1.57%     60.77% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2496-2559        65730      1.57%     62.33% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2560-2623        65081      1.55%     63.88% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2624-2687        66758      1.59%     65.47% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2688-2751        65175      1.55%     67.02% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2752-2815        65937      1.57%     68.59% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2816-2879        64668      1.54%     70.13% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2880-2943        65653      1.56%     71.70% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2944-3007        64929      1.55%     73.24% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3008-3071        65368      1.56%     74.80% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3072-3135        65537      1.56%     76.36% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3136-3199        66419      1.58%     77.94% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3200-3263        65449      1.56%     79.50% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3264-3327        67604      1.61%     81.11% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3328-3391        66396      1.58%     82.69% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3392-3455        68255      1.63%     84.32% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3456-3519        65799      1.57%     85.88% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3520-3583        66787      1.59%     87.47% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3584-3647        64687      1.54%     89.01% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3648-3711        66326      1.58%     90.59% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3712-3775        65302      1.55%     92.15% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3776-3839        66530      1.58%     93.73% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3840-3903        65324      1.56%     95.29% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3904-3967        66050      1.57%     96.86% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3968-4031        66304      1.58%     98.44% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::4032-4095        65572      1.56%    100.00% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::total         4199768                       # Number of misses for this cache set. (Count)
system.l3.tags.indexing_policy.tagAccessHist::samples      6574113                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::mean  2050.401681                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::stdev  1184.614571                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::0-63       102262      1.56%      1.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::64-127       102818      1.56%      3.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::128-191       102435      1.56%      4.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::192-255       104463      1.59%      6.27% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::256-319       103004      1.57%      7.83% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::320-383       102724      1.56%      9.40% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::384-447       104429      1.59%     10.98% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::448-511       103684      1.58%     12.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::512-575       102175      1.55%     14.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::576-639       102508      1.56%     15.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::640-703       103073      1.57%     17.24% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::704-767       103338      1.57%     18.81% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::768-831       101382      1.54%     20.36% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::832-895       101828      1.55%     21.91% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::896-959       102498      1.56%     23.47% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::960-1023       102653      1.56%     25.03% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1024-1087       103150      1.57%     26.60% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1088-1151       101647      1.55%     28.14% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1152-1215       101856      1.55%     29.69% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1216-1279       102659      1.56%     31.25% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1280-1343       101217      1.54%     32.79% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1344-1407       102569      1.56%     34.35% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1408-1471       101071      1.54%     35.89% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1472-1535       102531      1.56%     37.45% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1536-1599       101847      1.55%     39.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1600-1663       102524      1.56%     40.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1664-1727       102325      1.56%     42.11% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1728-1791       102155      1.55%     43.67% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1792-1855       102297      1.56%     45.22% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1856-1919       101262      1.54%     46.77% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1920-1983       102465      1.56%     48.32% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1984-2047       101395      1.54%     49.87% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2048-2111       101591      1.55%     51.41% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2112-2175       101893      1.55%     52.96% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2176-2239       102056      1.55%     54.51% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2240-2303       102729      1.56%     56.08% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2304-2367       102259      1.56%     57.63% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2368-2431       103176      1.57%     59.20% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2432-2495       102956      1.57%     60.77% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2496-2559       102629      1.56%     62.33% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2560-2623       102358      1.56%     63.89% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2624-2687       103562      1.58%     65.46% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2688-2751       102064      1.55%     67.01% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2752-2815       102691      1.56%     68.58% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2816-2879       101690      1.55%     70.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2880-2943       102319      1.56%     71.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2944-3007       102361      1.56%     73.24% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3008-3071       102222      1.55%     74.79% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3072-3135       102680      1.56%     76.35% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3136-3199       103446      1.57%     77.93% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3200-3263       101936      1.55%     79.48% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3264-3327       105096      1.60%     81.07% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3328-3391       104462      1.59%     82.66% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3392-3455       105598      1.61%     84.27% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3456-3519       104389      1.59%     85.86% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3520-3583       104191      1.58%     87.44% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3584-3647       102329      1.56%     89.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3648-3711       103464      1.57%     90.57% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3712-3775       102837      1.56%     92.14% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3776-3839       103900      1.58%     93.72% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3840-3903       102730      1.56%     95.28% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3904-3967       103432      1.57%     96.85% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3968-4031       104175      1.58%     98.44% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::4032-4095       102648      1.56%    100.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::total      6574113                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    460337.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    616506.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       139.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    611622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007509724388                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28514                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28514                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2722291                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             433335                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1229367                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     460337                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1229367                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   460337                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1229367                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               460337                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  568475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  442915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  179338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   38566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  11638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  19431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  25145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  29150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  30052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  30198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  31451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  31108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  31312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  32612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  32040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  31735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  31396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  30772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  28640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.112261                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    846.363310                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        28512     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.143263                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.134673                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.553198                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26533     93.05%     93.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               94      0.33%     93.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1772      6.21%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               72      0.25%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               26      0.09%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                78679488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             29461568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1172245901.34199262                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              438947980.12804055                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   67118473341                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39722.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        67584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     39456384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         8896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     39143808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     29459776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1006934.196067687008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 587860770.341766476631                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 132541.527702091378                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 583203699.684953451157                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 438921281.115266025066                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       616519                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          139                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       611653                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       460337                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     32524243                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  27120770658                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      4556079                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  26969256401                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1175142850420                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     30799.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     43990.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     32777.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     44092.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2552788.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        67584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     39457216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     39145792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       78679488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        67584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        76480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     29461568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     29461568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       616519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       611653                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1229367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       460337                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         460337                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1006934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     587873166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        132542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     583233259                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1172245901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1006934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       132542                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1139476                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    438947980                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        438947980                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    438947980                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1006934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    587873166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       132542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    583233259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1611193881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1229323                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              460309                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        76965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        76891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        77258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        76819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        76695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        77247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        77021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        76705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        76955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        76610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        28709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        28838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        29031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        28813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        28739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        28451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        28977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        29205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        29222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        28834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        28834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             31077301131                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6146615000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        54127107381                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25280.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44030.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              712664                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             221482                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           48.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       755482                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   143.134688                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    91.125909                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   213.364212                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       583539     77.24%     77.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        76504     10.13%     87.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        24422      3.23%     90.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        16127      2.13%     92.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12139      1.61%     94.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7075      0.94%     95.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5027      0.67%     95.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4384      0.58%     96.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        26265      3.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       755482                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              78676672                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           29459776                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1172.203946                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              438.921281                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               55.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2690787540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1430176110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4386023460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1196752860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5298196800.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  23956170330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5599920480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   44558027580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   663.870172                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14266130824                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2241200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50611255737                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2703382500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1436878080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4391342760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1206060120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5298196800.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  23982826950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5577472800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   44596160010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   664.438307                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14207518846                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2241200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50669867715                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              699792                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        460337                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            649300                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              3922                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             529643                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            529575                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         699792                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3572361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      3572361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3572361                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    108141056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    108141056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                108141056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             3989                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1233357                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1233357    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1233357                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          4980555300                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6655448041                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2342994                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1116730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.monitor.readBurstLengthHist::samples      1287185                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::0-3             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::4-7             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::64-67      1287185    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::total      1287185                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::samples       542497                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::0-3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::4-7            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::64-67       542497    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::total       542497                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBandwidthHist::samples           67                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::mean   1227668059.701493                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::gmean  917995168.597231                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::stdev  784877251.289959                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::0-2.68435e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+08-5.36871e+08           26     38.81%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.36871e+08-8.05306e+08            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::8.05306e+08-1.07374e+09            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.07374e+09-1.34218e+09            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+09-1.61061e+09           22     32.84%     71.64% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.61061e+09-1.87905e+09            9     13.43%     85.07% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.87905e+09-2.14748e+09            0      0.00%     85.07% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.14748e+09-2.41592e+09            6      8.96%     94.03% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.41592e+09-2.68435e+09            3      4.48%     98.51% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+09-2.95279e+09            1      1.49%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.95279e+09-3.22123e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.22123e+09-3.48966e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::total            67                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.totalReadBytes                82375488                       # Number of bytes read (Byte)
system.monitor.averageReadBandwidth      1227312615.189444      0.00%      0.00% # Average read bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::samples           67                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::mean  517099940.298507                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::stdev 388668921.037690                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::0-1.34218e+08           10     14.93%     14.93% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+08-2.68435e+08            2      2.99%     17.91% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.68435e+08-4.02653e+08           21     31.34%     49.25% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.02653e+08-5.36871e+08            5      7.46%     56.72% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.36871e+08-6.71089e+08            4      5.97%     62.69% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.71089e+08-8.05306e+08           14     20.90%     83.58% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::8.05306e+08-9.39524e+08            7     10.45%     94.03% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     94.03% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.07374e+09-1.20796e+09            2      2.99%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.74483e+09-1.87905e+09            1      1.49%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.01327e+09-2.14748e+09            1      1.49%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::total           67                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.totalWrittenBytes             34719808                       # Number of bytes written ((Byte/Second))
system.monitor.averageWriteBandwidth     517290511.897852      0.00%      0.00% # Average write bandwidth ((Byte/Second))
system.monitor.readLatencyHist::samples       1287117                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::mean     85255.160758                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::gmean    73711.655547                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::stdev    49261.484644                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::0-65535        590542     45.88%     45.88% # Read request-response latency (Tick)
system.monitor.readLatencyHist::65536-131071       588779     45.74%     91.63% # Read request-response latency (Tick)
system.monitor.readLatencyHist::131072-196607        58558      4.55%     96.17% # Read request-response latency (Tick)
system.monitor.readLatencyHist::196608-262143        23095      1.79%     97.97% # Read request-response latency (Tick)
system.monitor.readLatencyHist::262144-327679        15958      1.24%     99.21% # Read request-response latency (Tick)
system.monitor.readLatencyHist::327680-393215         7704      0.60%     99.81% # Read request-response latency (Tick)
system.monitor.readLatencyHist::393216-458751         1050      0.08%     99.89% # Read request-response latency (Tick)
system.monitor.readLatencyHist::458752-524287          886      0.07%     99.96% # Read request-response latency (Tick)
system.monitor.readLatencyHist::524288-589823          369      0.03%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::589824-655359          105      0.01%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::655360-720895           48      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::720896-786431           18      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::786432-851967            5      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::total         1287117                       # Read request-response latency (Tick)
system.monitor.writeLatencyHist::samples            0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::mean             nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::gmean            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::stdev            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::0                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::1                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::2                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::3                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::4                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::5                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::6                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::7                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::8                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::9                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::10                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::11                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::12                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::13                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::14                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::15                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::16                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::17                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::18                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::19                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::total              0                       # Write request-response latency (Tick)
system.monitor.ittReadRead::samples           1287184                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::mean         52143.651056                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::stdev        70180.220021                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::underflows              0      0.00%      0.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::1-5000             155227     12.06%     12.06% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::5001-10000         156749     12.18%     24.24% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::10001-15000        158842     12.34%     36.58% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::15001-20000        110610      8.59%     45.17% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::20001-25000         56149      4.36%     49.53% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::25001-30000         52886      4.11%     53.64% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::30001-35000         46508      3.61%     57.25% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::35001-40000         55088      4.28%     61.53% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::40001-45000         40853      3.17%     64.71% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::45001-50000         39241      3.05%     67.76% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::50001-55000         36109      2.81%     70.56% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::55001-60000         29781      2.31%     72.88% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::60001-65000         33014      2.56%     75.44% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::65001-70000         27547      2.14%     77.58% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::70001-75000         24171      1.88%     79.46% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::75001-80000         19465      1.51%     80.97% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::80001-85000         25312      1.97%     82.94% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::85001-90000         14165      1.10%     84.04% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::90001-95000         13452      1.05%     85.08% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::95001-100000        23978      1.86%     86.95% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::overflows          168037     13.05%    100.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::min_value             333                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::max_value         4721607                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::total             1287184                       # Read-to-read inter transaction time (Tick)
system.monitor.ittWriteWrite::samples          542496                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::mean       112509.960809                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::stdev      4887456.260590                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::1-5000            28042      5.17%      5.17% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::5001-10000        40075      7.39%     12.56% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::10001-15000        35886      6.61%     19.17% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::15001-20000        32048      5.91%     25.08% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::20001-25000        12694      2.34%     27.42% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::25001-30000        14787      2.73%     30.14% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::30001-35000        15796      2.91%     33.06% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::35001-40000        15161      2.79%     35.85% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::40001-45000        13053      2.41%     38.26% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::45001-50000        16686      3.08%     41.33% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::50001-55000        11731      2.16%     43.50% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::55001-60000         9490      1.75%     45.24% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::60001-65000        10945      2.02%     47.26% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::65001-70000         9940      1.83%     49.09% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::70001-75000        14288      2.63%     51.73% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::75001-80000         9588      1.77%     53.50% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::80001-85000        20402      3.76%     57.26% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::85001-90000         9880      1.82%     59.08% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::90001-95000         8016      1.48%     60.55% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::95001-100000        14393      2.65%     63.21% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::overflows        199595     36.79%    100.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::min_value           999                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::max_value    3595573827                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::total            542496                       # Write-to-write inter transaction time (Tick)
system.monitor.ittReqReq::samples             1829681                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::mean           36683.207572                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::stdev          52218.520330                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::underflows                0      0.00%      0.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::1-5000               299921     16.39%     16.39% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::5001-10000           267278     14.61%     31.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::10001-15000          300338     16.41%     47.41% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::15001-20000          156462      8.55%     55.97% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::20001-25000           82103      4.49%     60.45% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::25001-30000           77242      4.22%     64.67% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::30001-35000           62039      3.39%     68.07% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::35001-40000           61691      3.37%     71.44% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::40001-45000           49674      2.71%     74.15% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::45001-50000           46239      2.53%     76.68% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::50001-55000           38672      2.11%     78.79% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::55001-60000           31020      1.70%     80.49% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::60001-65000           32619      1.78%     82.27% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::65001-70000           47638      2.60%     84.87% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::70001-75000           75601      4.13%     89.01% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::75001-80000           15727      0.86%     89.87% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::80001-85000           22542      1.23%     91.10% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::85001-90000           10646      0.58%     91.68% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::90001-95000           11467      0.63%     92.31% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::95001-100000          14503      0.79%     93.10% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::overflows            126259      6.90%    100.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::min_value               333                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::max_value           3686976                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::total               1829681                       # Request-to-request inter transaction time (Tick)
system.monitor.outstandingReadsHist::samples           67                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::mean     1.582090                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::gmean            0                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::stdev     1.415812                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::0             22     32.84%     32.84% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::1             12     17.91%     50.75% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::2             13     19.40%     70.15% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::3             12     17.91%     88.06% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::4              8     11.94%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::5              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::6              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::7              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::8              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::9              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::10             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::11             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::12             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::13             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::14             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::15             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::16             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::17             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::18             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::19             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::total           67                       # Outstanding read transactions (Count)
system.monitor.outstandingWritesHist::samples           67                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::mean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::gmean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::stdev            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::0            67    100.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::1             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::2             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::3             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::4             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::5             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::6             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::7             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::8             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::9             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::total           67                       # Outstanding write transactions (Count)
system.monitor.readTransHist::samples              67                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::mean       19183.283582                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::gmean      14344.399315                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::stdev      12264.700595                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::0-4095                0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4096-8191            26     38.81%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8192-12287            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::12288-16383            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::16384-20479            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::20480-24575           17     25.37%     64.18% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::24576-28671           13     19.40%     83.58% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::28672-32767            1      1.49%     85.07% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::32768-36863            6      8.96%     94.03% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::36864-40959            1      1.49%     95.52% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::40960-45055            2      2.99%     98.51% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::45056-49151            1      1.49%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::49152-53247            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::53248-57343            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::57344-61439            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::61440-65535            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::65536-69631            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::69632-73727            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::73728-77823            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::77824-81919            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::total                67                       # Histogram of read transactions per sample period (Count)
system.monitor.writeTransHist::samples             67                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::mean       8079.686567                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::gmean                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::stdev      6072.951891                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::0-2047              10     14.93%     14.93% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2048-4095            2      2.99%     17.91% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4096-6143           21     31.34%     49.25% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6144-8191            4      5.97%     55.22% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8192-10239            5      7.46%     62.69% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::10240-12287           14     20.90%     83.58% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::12288-14335            6      8.96%     92.54% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::14336-16383            1      1.49%     94.03% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::16384-18431            2      2.99%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::18432-20479            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::20480-22527            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::22528-24575            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::24576-26623            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::26624-28671            1      1.49%     98.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::28672-30719            0      0.00%     98.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::30720-32767            1      1.49%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::32768-34815            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::34816-36863            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::36864-38911            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::38912-40959            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::total               67                       # Histogram of write transactions per sample period (Count)
system.tollcbus.transDist::ReadResp            785879                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty      1002835                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict         1560955                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            4382                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           4382                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq           529820                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp          529820                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq       785879                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port      1929475                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port      1920301                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total               3849776                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port     58696128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port     58399168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total              117095296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                        1354176                       # Total snoops (Count)
system.tollcbus.snoopTraffic                 31290880                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples          2641754                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.150726                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.363560                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                2249080     85.14%     85.14% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 387168     14.66%     99.79% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                   5506      0.21%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total            2641754                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  67118586561                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy        1214520922                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy        658766778                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy        657172680                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests      2562198                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests      1246348                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        32281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         356171                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       350665                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops         5506                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
