<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Project 1 - Electrical & Computer Engineering Portfolio</title>
    <link rel="stylesheet" href="p2-styles.css">

<body>
    <header>
        <nav>
            <ul>
                <li><a href="/#home">Home</a></li>
                <li><a href="/#about">About</a></li>
                <li><a href="/#projects">Projects</a></li>
                <li><a href="/#skills">Skills</a></li>
                <li><a href="/#contact">Contact</a></li>
            </ul>
        </nav>
    </header>

    <section id="project1">
        <h1>Verilog-Modelled Single Cycle Processor</h1>
        <div class="short-description">
            <p>This project involves using the Verilog modeling language to design a single-cycle ARMv8 ISA processor, by meticulously creating data path components for seamless instruction execution and efficient data handling.</p>
            <br>
        </div>
        <div class="buttons">
        <!-- Modal Buttons -->
        <button id="btnDataMemoryv" class="modal-button" data-modal="modalDataMemoryv">View DataMemory.v</button>
        <button id="btnInstructionMemoryv" class="modal-button" data-modal="modalInstructionMemoryv">View InstructionMemory.v</button>
        <button id="btnSingleCycleControlv" class="modal-button" data-modal="modalSingleCycleControlv">View SingleCycleControl.v</button>
        <button id="btnSingleCycleProcv" class="modal-button" data-modal="modalSingleCycleProcv">View SingleCycleProc.v</button>
        <button id="btnSingleCycleProcTestv" class="modal-button" data-modal="modalSingleCycleProcTestv">View SingleCycleProcTest.v</button>
        </div>
        <!--<img src="project1-image.jpg" alt="Project 1">-->
        <br>
        <h2>About The Project</h2>
        <div class="long-description">
            <p>In an ambitious project aimed at understanding the intricacies of processor design, I undertook the task of modeling a single-cycle ARMv8 ISA processor using the hardware description language Verilog. The project's cornerstone was to meticulously construct each datapath component, ensuring that they function cohesively in a simulation of real-world processing tasks. </p>
            <p><br></p>
            <p>My approach was systematic: beginning with the instruction memory, which serves as the repository for the executable instructions, I then architected the data memory â€“ a crucial component responsible for storing and retrieving data. The control unit was another pivotal design, determining the processor's operational sequence, while the Arithmetic Logic Units (ALUs) were engineered to perform fundamental arithmetic and logical operations essential for the processor's functioning.</p>
            <p><br></p>
            <p>Bringing these individual components to life involved a deep dive into the Verilog language, with a focus on crafting precise and efficient code that reflects the intended hardware behavior. After rigorous testing and validation of each module, I embarked on the challenging yet rewarding process of integrating them. This culminated in a final Verilog source file, representing a harmonious orchestra of instruction memory, data memory, control unit, and ALUs, all working in unison.</p>
            <p><br></p>
            <p>The outcome was a fully functional single-cycle ARMv8 ISA processor model, a testament to the robustness of my design approach and a practical demonstration of my proficiency in hardware description and digital design principles.</p>
        </div>
    </section>

    <footer>
        <p>&copy; 2023 Abdullah Faisal Chaudhry. All rights reserved.</p>
    </footer>

    <div id="modalDataMemoryv" class="modal">
        <div class="modal-content">
            <span class="close">&times;</span>
            <pre><code class="language-verilog" id="codeDataMemoryv">
                `timescale 1ns / 1ps

                `define SIZE 1024
                
                module DataMemory(ReadData , Address , WriteData , MemoryRead , MemoryWrite , Clock);
                   input [63:0]      WriteData;
                   input [63:0]      Address;
                   input             Clock, MemoryRead, MemoryWrite;
                   output reg [63:0] ReadData;
                
                   reg [7:0] 	     memBank [`SIZE-1:0];
                
                
                   // This task is used to write arbitrary data to the Data Memory by
                   // the intialization block.
                   task initset;
                      input [63:0] addr;
                      input [63:0] data;
                      begin
                     memBank[addr] =  data[63:56] ; // Big-endian for the win...
                     memBank[addr+1] =  data[55:48];
                     memBank[addr+2] =  data[47:40];
                     memBank[addr+3] =  data[39:32];
                     memBank[addr+4] =  data[31:24];
                     memBank[addr+5] =  data[23:16];
                     memBank[addr+6] =  data[15:8];
                     memBank[addr+7] =  data[7:0];
                      end
                   endtask
                
                
                   initial
                     begin
                        // preseting some data in the data memory used by test #1
                
                        // Address 0x0 gets 0x1
                        initset( 64'h0,  64'h1);  //Counter variable
                        initset( 64'h8,  64'ha);  //Part of mask
                        initset( 64'h10, 64'h5);  //Other part of mask
                        initset( 64'h18, 64'h0ffbea7deadbeeff); //big constant
                        initset( 64'h20, 64'h0); //clearing space
                
                        // Add any data you need for your tests here.
                
                     end
                
                   // This always block reads the data memory and places a double word
                   // on the ReadData bus.
                   always @(posedge Clock)
                     begin
                        if(MemoryRead)
                          begin
                             ReadData[63:56] <=  memBank[Address];
                             ReadData[55:48] <=  memBank[Address+1];
                             ReadData[47:40] <=  memBank[Address+2];
                             ReadData[39:32] <=  memBank[Address+3];
                             ReadData[31:24] <=  memBank[Address+4];
                             ReadData[23:16] <=  memBank[Address+5];
                             ReadData[15:8] <=  memBank[Address+6];
                             ReadData[7:0] <=  memBank[Address+7];
                          end
                     end
                
                   // This always block takes data from the WriteData bus and writes
                   // it into the DataMemory.
                   always @(posedge Clock)
                     begin
                        if(MemoryWrite)
                          begin
                             memBank[Address] <= #3 WriteData[63:56] ;
                             memBank[Address+1] <= #3 WriteData[55:48];
                             memBank[Address+2] <= #3 WriteData[47:40];
                             memBank[Address+3] <= #3 WriteData[39:32];
                             memBank[Address+4] <= #3 WriteData[31:24];
                             memBank[Address+5] <= #3 WriteData[23:16];
                             memBank[Address+6] <= #3 WriteData[15:8];
                             memBank[Address+7] <= #3 WriteData[7:0];
                             // Could be useful for debugging:
                             // $display("Writing Address:%h Data:%h",Address, WriteData);
                          end
                     end
                endmodule
                            </code></pre>
        </div>
    </div>

    <div id="modalInstructionMemoryv" class="modal">
        <div class="modal-content">
            <span class="close">&times;</span>
            <pre><code class="language-verilog" id="codeInstructionMemoryv">
                <!-- The content of InstructionMemory.v will be loaded here -->
            </code></pre>
        </div>
    </div>

    <div id="modalSingleCycleControlv" class="modal">
        <div class="modal-content">
            <span class="close">&times;</span>
            <pre><code class="language-verilog" id="codeSingleCycleControlv">
                <!-- The content of SingleCycleControl.v will be loaded here -->
            </code></pre>
        </div>
    </div>

    <div id="modalSingleCycleProcv" class="modal">
        <div class="modal-content">
            <span class="close">&times;</span>
            <pre><code class="language-verilog" id="codeSingleCycleProcv">
                <!-- The content of SingleCycleProc.v will be loaded here -->
            </code></pre>
        </div>
    </div>

    <div id="modalSingleCycleProcTestv" class="modal">
        <div class="modal-content">
            <span class="close">&times;</span>
            <pre><code class="language-verilog" id="codeSingleCycleProcTestv">
                <!-- The content of SingleCycleProcTest.v will be loaded here -->
            </code></pre>
        </div>
    </div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.25.0/prism.min.js"></script>
<script>

// Get all the modal buttons
var modalButtons = document.querySelectorAll('.modal-button');

// Add event listeners to buttons
modalButtons.forEach(function(btn) {
    btn.onclick = function() {
        var modal = document.getElementById(btn.getAttribute('data-modal'));
        modal.style.display = "block";
    }
});

// Get all of the elements with class="close" (the x button)
var closeButtons = document.querySelectorAll('.close');

// Add event listeners to close buttons
closeButtons.forEach(function(btn) {
    btn.onclick = function() {
        var modal = btn.closest('.modal');
        modal.style.display = "none";
    }
});

// When the user clicks anywhere outside of the modal, close it
window.onclick = function(event) {
    if (event.target.className === 'modal') {
        event.target.style.display = "none";
    }
}

</script>


</html>
