module Module29 (
    clk: input clock,
    rst: input reset,
) {
    var a: logic;
    var b: logic;
    #[allow(unused_variable)]
    let c: logic = 1;

    #[allow(missing_reset_statement)]
    always_ff (clk, rst) {
        if_reset {
            a = 0;
        } else {
            a = 0;
            b = 0;
        }
    }

    #[allow(missing_port)]
    inst u0: Module29 (


    );
}
