module mux (
  input [7:0] in,
  input [2:0] select,
  input clk,
  output reg out
);
  wire [0:2] reversed = select;
  assign out = in[reversed];
endmodule