// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
  output [2:0]  io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
  output        io_bankGroupIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
                io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
);

  assign io_bankIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :27:31]
  assign io_bankGroupIndex = io_addr[3];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :28:31]
  assign io_rankIndex = io_addr[4];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :29:31]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module BankPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module mem_2097152x32(	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  input  [20:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [20:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:2097151];	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
        for (logic [21:0] i = 22'h0; i < 22'h200000; i += 22'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
          Memory[i[20:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module DRAMBank(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_1(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_1 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_2(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_2 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_3(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_3 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_4(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_4 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_5(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_5 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_6(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_6 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_7(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_7 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

// VCS coverage exclude_file
module ram_4x164(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [163:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [163:0] W0_data
);

  reg [163:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [191:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hC0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[163:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 164'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_BankMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_lastColBankGroup,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_lastColCycle,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_lastColBankGroup,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_lastColCycle	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [163:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]   enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]   deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x164 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id,
        io_enq_bits_lastColBankGroup,
        io_enq_bits_lastColCycle})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[163:132];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[131:100];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[99];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[98];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_lastColBankGroup = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_lastColCycle = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

// VCS coverage exclude_file
module ram_4x96(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [95:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [95:0] W0_data
);

  reg [95:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 96'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_BankMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module BankGroup(	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 1'h0, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 1'h1, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 2'h2, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 2'h3, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h4, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h5, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h6, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h7, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    if (reset)	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:64:25, :67:24]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33, :67:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  DRAMBank banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_1 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_2 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_3 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_4 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_5 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_6 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_7 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_0_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_1_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_2_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_3_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_4_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_5_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_6_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_7_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :14:23, :29:52, :32:60, :55:8, :56:14]
endmodule

module BankPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_8(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_8 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_9(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_9 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_10(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_10 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_11(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_11 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_12(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_12 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_13(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_13 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_14(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_14 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_15(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_15 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankGroup_1(	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:19:33, :64:25, :66:24]
        lastColBankGroup <= 32'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:64:25, :67:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33, :67:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  DRAMBank_8 banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_9 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_10 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_11 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_12 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_13 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_14 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_15 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_0_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_1_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_2_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_3_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_4_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_5_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_6_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_7_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :14:23, :29:52, :32:60, :55:8, :56:14]
endmodule

// VCS coverage exclude_file
module ram_4x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module Queue4_PhysicalMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter_2(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:92:26, :94:{24,33}]
  wire io_out_valid_0 = io_chosen_choice ? io_in_1_valid : io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}]
  reg  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire ctrl_validMask_1 = io_in_1_valid & ~ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  assign io_chosen_choice = ctrl_validMask_1 | ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & io_out_valid_0)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:26, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~ctrl_validMask_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :74:21, :83:76, :118:7]
  assign io_in_1_ready =
    (~ctrl_validMask_grantMask_lastGrant | ~(ctrl_validMask_1 | io_in_0_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :83:76, :87:50, :118:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = io_chosen_choice ? io_in_1_bits_addr : io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_data = io_chosen_choice ? io_in_1_bits_data : io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_request_id =
    io_chosen_choice ? io_in_1_bits_request_id : io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
endmodule

module Rank(	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _groups_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _groups_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _groups_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _groups_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/Rank.scala:8:27]
  wire        reqQueues_0_io_enq_valid = io_memCmd_valid & ~_decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/Rank.scala:8:27, :23:{50,62}]
  wire        reqQueues_1_io_enq_valid = io_memCmd_valid & _decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/Rank.scala:8:27, :23:50]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_0_io_enq_ready & reqQueues_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 0: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_1_io_enq_ready & reqQueues_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 1: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _respQueues_0_io_enq_ready & _groups_0_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 0: addr=0x%x data=0x%x\n",
                _groups_0_io_phyResp_bits_addr, _groups_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_1_io_enq_ready & _groups_1_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 1: addr=0x%x data=0x%x\n",
                _groups_1_io_phyResp_bits_addr, _groups_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:15:11, :41:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  AddressDecoder decoder (	// @[src/main/scala/memctrl/memories/Rank.scala:8:27]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (_decoder_io_bankGroupIndex),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:8:27]
  BankGroup groups_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_0_io_memCmd_ready),
    .io_memCmd_valid            (_reqQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_addr        (_reqQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_data        (_reqQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cs          (_reqQueues_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_ras         (_reqQueues_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cas         (_reqQueues_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_we          (_reqQueues_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_request_id  (_reqQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_phyResp_valid           (_groups_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  BankGroup_1 groups_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_1_io_memCmd_ready),
    .io_memCmd_valid            (_reqQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_addr        (_reqQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_data        (_reqQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cs          (_reqQueues_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_ras         (_reqQueues_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cas         (_reqQueues_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_we          (_reqQueues_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_request_id  (_reqQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_phyResp_valid           (_groups_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  Queue4_PhysicalMemoryCommand reqQueues_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_reqQueues_0_io_enq_ready),
    .io_enq_valid           (reqQueues_0_io_enq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:50]
    .io_enq_bits_addr       (io_memCmd_bits_addr),
    .io_enq_bits_data       (io_memCmd_bits_data),
    .io_enq_bits_cs         (io_memCmd_bits_cs),
    .io_enq_bits_ras        (io_memCmd_bits_ras),
    .io_enq_bits_cas        (io_memCmd_bits_cas),
    .io_enq_bits_we         (io_memCmd_bits_we),
    .io_enq_bits_request_id (io_memCmd_bits_request_id),
    .io_deq_ready           (_groups_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_valid           (_reqQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_reqQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_reqQueues_0_io_deq_bits_data),
    .io_deq_bits_cs         (_reqQueues_0_io_deq_bits_cs),
    .io_deq_bits_ras        (_reqQueues_0_io_deq_bits_ras),
    .io_deq_bits_cas        (_reqQueues_0_io_deq_bits_cas),
    .io_deq_bits_we         (_reqQueues_0_io_deq_bits_we),
    .io_deq_bits_request_id (_reqQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_reqQueues_1_io_enq_ready),
    .io_enq_valid           (reqQueues_1_io_enq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:50]
    .io_enq_bits_addr       (io_memCmd_bits_addr),
    .io_enq_bits_data       (io_memCmd_bits_data),
    .io_enq_bits_cs         (io_memCmd_bits_cs),
    .io_enq_bits_ras        (io_memCmd_bits_ras),
    .io_enq_bits_cas        (io_memCmd_bits_cas),
    .io_enq_bits_we         (io_memCmd_bits_we),
    .io_enq_bits_request_id (io_memCmd_bits_request_id),
    .io_deq_ready           (_groups_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_valid           (_reqQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_reqQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_reqQueues_1_io_deq_bits_data),
    .io_deq_bits_cs         (_reqQueues_1_io_deq_bits_cs),
    .io_deq_bits_ras        (_reqQueues_1_io_deq_bits_ras),
    .io_deq_bits_cas        (_reqQueues_1_io_deq_bits_cas),
    .io_deq_bits_we         (_reqQueues_1_io_deq_bits_we),
    .io_deq_bits_request_id (_reqQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  Queue4_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_groups_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_addr       (_groups_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_data       (_groups_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_request_id (_groups_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_ready           (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_groups_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_addr       (_groups_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_data       (_groups_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_request_id (_groups_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_ready           (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  RRArbiter_2 arbResp (	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
    .clock                   (clock),
    .io_in_0_ready           (_arbResp_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_ready           (_arbResp_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
  assign io_memCmd_ready =
    ~_decoder_io_bankGroupIndex & _reqQueues_0_io_enq_ready | _decoder_io_bankGroupIndex
    & _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:6:7, :8:27, :18:63, :23:62, :32:25, :33:14]
endmodule

module BankPerformanceStatistics_16(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_16(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_16 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_17(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_17(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_17 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_18(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_18(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_18 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_19(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_19(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_19 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_20(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_20(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_20 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_21(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_21(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_21 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_22(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_22(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_22 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_23(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_23(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_23 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankGroup_2(	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 1'h0, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 1'h1, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 2'h2, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 2'h3, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h4, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h5, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h6, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h7, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :46:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33, :68:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    if (reset)	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:64:25, :67:24]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33, :67:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  DRAMBank_16 banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_17 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_18 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_19 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_20 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_21 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_22 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_23 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_0_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_1_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_2_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_3_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_4_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_5_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_6_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_7_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :14:23, :29:52, :32:60, :55:8, :56:14]
endmodule

module BankPerformanceStatistics_24(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_24(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_24 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_25(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_25(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_25 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_26(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_26(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_26 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_27(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_27(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_27 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_28(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_28(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_28 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_29(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_29(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_29 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_30(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_30(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_30 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankPerformanceStatistics_31(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_31(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        perfTracker_io_mem_request_fire = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:55:37]
  wire        _GEN = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :56:18, :70:32, :100:26, :165:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :78:15, :79:15, :83:26]
  wire        _GEN_0 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :80:15, :83:{26,35,44}, :102:26]
  wire [63:0] _GEN_1 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_2 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_3 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_1 > 64'h21
    & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :81:15, :83:26, :87:{35,45}, :108:{30,48}, :109:55]
  wire        _GEN_4 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :55:40, :83:26, :84:{35,45}, :117:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_5 = cycleCounter - casez_tmp > 64'h1D & _GEN_1 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :52:{19,28}, :119:44]
  wire        _GEN_6 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :85:{26,36,45}, :131:{25,38}]
  wire        _GEN_7 =
    _GEN_1 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :52:{19,28}, :93:22, :94:30, :133:51]
  wire [63:0] _GEN_8 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_9 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_10 = _GEN_7 & (|(_GEN_8[63:1])) & (|(_GEN_9[63:3])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :134:51, :135:51, :136:51]
  wire [20:0] _GEN_11 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :139:58]
  wire [20:0] _GEN_12 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :90:28, :139:58]
  wire        _GEN_13 = _GEN_0 | _GEN_3 | _GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:57]
  wire        _GEN_14 = ~state | _GEN_13 | ~(_GEN_6 & _GEN_10);	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :31:30, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :142:24]
  wire        _GEN_15 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :40:30, :44:26, :55:40, :78:15, :80:15, :81:15, :86:{26,36,45}, :148:{26,39}]
  wire        _GEN_16 = _GEN_7 & (|(_GEN_9[63:1])) & _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:{19,28}, :133:51, :151:51, :152:51]
  wire        _GEN_17 = _GEN_15 & _GEN_16;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :86:{26,36,45}, :148:{26,39,58}, :151:51, :152:51, :154:9]
  wire        _GEN_18 = _GEN_0 | _GEN_3 | _GEN_4 | _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:{29,48}, :131:{25,38,57}, :148:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_14 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :31:30, :48:16, :59:18, :100:26, :102:40, :110:56, :117:48, :131:57]
  wire        _GEN_19 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :167:25]
  wire        _GEN_20 = refreshInProg & _GEN_19;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :102:40, :165:26, :167:{25,34}, :168:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_20 | ~_GEN_0 & (_GEN_3 | (_GEN_4 ? _GEN_5 : _GEN_6 ? _GEN_10 : _GEN_17)));	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :56:18, :83:{35,44}, :84:{35,45}, :85:{26,36,45}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :113:21, :117:{29,48}, :119:44, :120:53, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :148:58, :154:9, :165:26, :167:34, :168:23, :171:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
    wire _GEN_21 = state & ~_GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :83:{35,44}, :102:{26,40}]
    wire _GEN_22 = _GEN_21 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/memories/BankModel.scala:84:{35,45}, :110:56, :117:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11]
      if ((`PRINTF_COND_) & perfTracker_io_mem_request_fire & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:65:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :65:11]
      if ((`PRINTF_COND_) & ~perfTracker_io_mem_request_fire & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:62:38, :65:11, :70:{32,46}, :71:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :59:18, :71:11, :100:26, :102:40]
      if ((`PRINTF_COND_) & state & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :65:11, :83:{35,44}, :102:{26,40}, :105:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :105:13]
      if ((`PRINTF_COND_) & _GEN_21 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :87:{35,45}, :102:40, :108:{30,48}, :109:55, :110:56, :114:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :114:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :84:{35,45}, :110:56, :117:{29,48}, :119:44, :120:53, :127:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :89:28, :127:15]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_6 & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9, :143:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :48:16, :90:28, :143:15]
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_6 & _GEN_15 & _GEN_16 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:65:11, :85:{26,36,45}, :86:{26,36,45}, :117:48, :131:{25,38,57}, :148:{26,39,58}, :151:51, :152:51, :154:9, :159:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :25:29, :45:26, :90:28, :159:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :40:30, :65:11, :165:26, :167:{25,34}, :172:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :172:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_24 = _GEN_4 & _GEN_5;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26, :84:{35,45}, :117:{29,48}, :119:44, :120:53, :121:31]
  wire        _GEN_25 = _GEN_0 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :117:48]
  wire        _GEN_26 = ~state | _GEN_25 | ~_GEN_24;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :44:26, :45:26, :100:26, :102:40, :110:56, :117:48, :120:53, :121:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= perfTracker_io_mem_request_fire | ~_GEN & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:19:37, :62:38, :64:13, :70:{32,46}, :74:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :26:35]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:29:30, :100:26, :102:40, :110:56, :117:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_0 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :83:{35,44}, :87:{35,45}, :100:26, :102:{26,40}, :108:{30,48}, :109:55, :110:56]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :100:26, :102:40, :110:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :30:30]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:31:30, :100:26, :102:40, :110:56, :117:48, :131:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :31:30, :142:40]
      if (~state | _GEN_18 | ~(_GEN_15 & _GEN_16)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :32:30, :48:16, :86:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:57, :148:{26,39,58}, :151:51, :152:51, :154:9, :158:24]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :32:30, :158:{40,55}]
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :100:26, :102:40, :110:56, :117:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:37:30, :125:41]
      if (state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_20 & (_GEN_0 | refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :83:{35,44}, :102:{26,40}, :103:21, :165:26, :167:34, :168:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :166:34]
        else if (_GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,44}, :102:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
        rowActive <= ~_GEN_20 & (_GEN_0 ? rowActive : ~_GEN_3 & (_GEN_24 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:30:30, :44:26, :83:{35,44}, :87:{35,45}, :102:{26,40}, :108:{30,48}, :109:55, :110:56, :111:21, :117:48, :120:53, :121:31, :165:26, :167:34, :168:23, :170:23]
      end
      if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:26, :100:26, :102:40, :110:56, :117:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20, :45:26, :89:28]
    end
    if (perfTracker_io_mem_request_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    end
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_25 | ~(_GEN_4 & _GEN_5 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :84:{35,45}, :100:26, :102:40, :110:56, :117:{29,48}, :119:44, :120:53, :124:31]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:26, :100:26, :102:40, :110:56, :117:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_request_id = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h5][31:5], _RANDOM[5'h6], _RANDOM[5'h7][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h7][31:5], _RANDOM[5'h8], _RANDOM[5'h9][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hB][31:5], _RANDOM[5'hC], _RANDOM[5'hD][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h11][31:5], _RANDOM[5'h12], _RANDOM[5'h13][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h13][31:5], _RANDOM[5'h14], _RANDOM[5'h15][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h15][31:5], _RANDOM[5'h16], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h17][31:5], _RANDOM[5'h18], _RANDOM[5'h19][4:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h19][6:5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h19][7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h19][31:8], _RANDOM[5'h1A][7:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h1A][8];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h1A][23:9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
    .R0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58]
    .R0_en   (state & ~_GEN_13 & _GEN_6 & _GEN_10),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :85:{26,36,45}, :100:26, :102:40, :110:56, :117:48, :131:{25,38,57}, :134:51, :135:51, :136:51, :138:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_11 + _GEN_12),	// @[src/main/scala/memctrl/memories/BankModel.scala:139:58, :155:48]
    .W0_en   (state & ~_GEN_18 & _GEN_17),	// @[src/main/scala/memctrl/memories/BankModel.scala:19:37, :48:16, :100:26, :102:40, :110:56, :117:48, :131:57, :148:58, :154:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:48:16]
  BankPerformanceStatistics_31 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (perfTracker_io_mem_request_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:56:18, :100:26, :165:26]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:59:18, :100:26, :102:40]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:178:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :56:18, :100:26, :165:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:18, :100:26, :102:40]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:20]
endmodule

module BankGroup_3(	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23, :32:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:25:11, :59:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:46:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:29:52, :32:39, :46:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :46:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:46:13, :68:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33, :20:33, :68:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:19:33, :64:25, :66:24]
        lastColBankGroup <= 32'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:64:25, :67:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33, :67:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :19:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :20:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:14:23]
  DRAMBank_24 banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_25 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_26 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_27 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_28 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_29 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_30 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  DRAMBank_31 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_request_id       (_reqQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_0_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_1_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_2_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_3_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_4_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_5_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_6_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:32:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_request_id       (io_memCmd_bits_request_id),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:19:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:20:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_request_id       (_reqQs_7_io_deq_bits_request_id),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:29:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:25:11]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:59:53]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:74:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:7:7, :14:23, :29:52, :32:60, :55:8, :56:14]
endmodule

module Rank_1(	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  wire        _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  wire        _groups_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _groups_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _groups_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _groups_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  wire        _decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/Rank.scala:8:27]
  wire        reqQueues_0_io_enq_valid = io_memCmd_valid & ~_decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/Rank.scala:8:27, :23:{50,62}]
  wire        reqQueues_1_io_enq_valid = io_memCmd_valid & _decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/Rank.scala:8:27, :23:50]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_0_io_enq_ready & reqQueues_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 0: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_1_io_enq_ready & reqQueues_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 1: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _respQueues_0_io_enq_ready & _groups_0_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 0: addr=0x%x data=0x%x\n",
                _groups_0_io_phyResp_bits_addr, _groups_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_1_io_enq_ready & _groups_1_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 1: addr=0x%x data=0x%x\n",
                _groups_1_io_phyResp_bits_addr, _groups_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:15:11, :41:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  AddressDecoder decoder (	// @[src/main/scala/memctrl/memories/Rank.scala:8:27]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (_decoder_io_bankGroupIndex),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:8:27]
  BankGroup_2 groups_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_0_io_memCmd_ready),
    .io_memCmd_valid            (_reqQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_addr        (_reqQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_data        (_reqQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cs          (_reqQueues_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_ras         (_reqQueues_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cas         (_reqQueues_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_we          (_reqQueues_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_request_id  (_reqQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_phyResp_valid           (_groups_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  BankGroup_3 groups_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_1_io_memCmd_ready),
    .io_memCmd_valid            (_reqQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_addr        (_reqQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_data        (_reqQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cs          (_reqQueues_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_ras         (_reqQueues_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_cas         (_reqQueues_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_we          (_reqQueues_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_memCmd_bits_request_id  (_reqQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_phyResp_valid           (_groups_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
  Queue4_PhysicalMemoryCommand reqQueues_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_reqQueues_0_io_enq_ready),
    .io_enq_valid           (reqQueues_0_io_enq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:50]
    .io_enq_bits_addr       (io_memCmd_bits_addr),
    .io_enq_bits_data       (io_memCmd_bits_data),
    .io_enq_bits_cs         (io_memCmd_bits_cs),
    .io_enq_bits_ras        (io_memCmd_bits_ras),
    .io_enq_bits_cas        (io_memCmd_bits_cas),
    .io_enq_bits_we         (io_memCmd_bits_we),
    .io_enq_bits_request_id (io_memCmd_bits_request_id),
    .io_deq_ready           (_groups_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_valid           (_reqQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_reqQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_reqQueues_0_io_deq_bits_data),
    .io_deq_bits_cs         (_reqQueues_0_io_deq_bits_cs),
    .io_deq_bits_ras        (_reqQueues_0_io_deq_bits_ras),
    .io_deq_bits_cas        (_reqQueues_0_io_deq_bits_cas),
    .io_deq_bits_we         (_reqQueues_0_io_deq_bits_we),
    .io_deq_bits_request_id (_reqQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_reqQueues_1_io_enq_ready),
    .io_enq_valid           (reqQueues_1_io_enq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:50]
    .io_enq_bits_addr       (io_memCmd_bits_addr),
    .io_enq_bits_data       (io_memCmd_bits_data),
    .io_enq_bits_cs         (io_memCmd_bits_cs),
    .io_enq_bits_ras        (io_memCmd_bits_ras),
    .io_enq_bits_cas        (io_memCmd_bits_cas),
    .io_enq_bits_we         (io_memCmd_bits_we),
    .io_enq_bits_request_id (io_memCmd_bits_request_id),
    .io_deq_ready           (_groups_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_valid           (_reqQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_reqQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_reqQueues_1_io_deq_bits_data),
    .io_deq_bits_cs         (_reqQueues_1_io_deq_bits_cs),
    .io_deq_bits_ras        (_reqQueues_1_io_deq_bits_ras),
    .io_deq_bits_cas        (_reqQueues_1_io_deq_bits_cas),
    .io_deq_bits_we         (_reqQueues_1_io_deq_bits_we),
    .io_deq_bits_request_id (_reqQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:18:63]
  Queue4_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_groups_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_addr       (_groups_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_data       (_groups_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_request_id (_groups_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_ready           (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_groups_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_addr       (_groups_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_data       (_groups_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_enq_bits_request_id (_groups_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:11]
    .io_deq_ready           (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
  RRArbiter_2 arbResp (	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
    .clock                   (clock),
    .io_in_0_ready           (_arbResp_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_ready           (_arbResp_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:63]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:46:23]
  assign io_memCmd_ready =
    ~_decoder_io_bankGroupIndex & _reqQueues_0_io_enq_ready | _decoder_io_bankGroupIndex
    & _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:6:7, :8:27, :18:63, :23:62, :32:25, :33:14]
endmodule

module Channel(	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  wire        _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire [31:0] _reqQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire [31:0] _reqQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire [31:0] _reqQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire [31:0] _reqQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire [31:0] _reqQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire [31:0] _reqQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  wire        _ranks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire        _ranks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire [31:0] _ranks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire [31:0] _ranks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire [31:0] _ranks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire        _ranks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire        _ranks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire [31:0] _ranks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire [31:0] _ranks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire [31:0] _ranks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  wire        _addrDecoder_io_rankIndex;	// @[src/main/scala/memctrl/memories/Channel.scala:9:27]
  AddressDecoder addrDecoder (	// @[src/main/scala/memctrl/memories/Channel.scala:9:27]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (_addrDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:9:27]
  Rank ranks_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_0_io_memCmd_ready),
    .io_memCmd_valid            (_reqQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_addr        (_reqQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_data        (_reqQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_cs          (_reqQueues_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_ras         (_reqQueues_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_cas         (_reqQueues_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_we          (_reqQueues_0_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_request_id  (_reqQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_phyResp_valid           (_ranks_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  Rank_1 ranks_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_1_io_memCmd_ready),
    .io_memCmd_valid            (_reqQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_addr        (_reqQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_data        (_reqQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_cs          (_reqQueues_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_ras         (_reqQueues_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_cas         (_reqQueues_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_we          (_reqQueues_1_io_deq_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_memCmd_bits_request_id  (_reqQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_phyResp_valid           (_ranks_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
  Queue4_PhysicalMemoryCommand reqQueues_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_reqQueues_0_io_enq_ready),
    .io_enq_valid           (io_memCmd_valid & ~_addrDecoder_io_rankIndex),	// @[src/main/scala/memctrl/memories/Channel.scala:9:27, :29:{50,64}]
    .io_enq_bits_addr       (io_memCmd_bits_addr),
    .io_enq_bits_data       (io_memCmd_bits_data),
    .io_enq_bits_cs         (io_memCmd_bits_cs),
    .io_enq_bits_ras        (io_memCmd_bits_ras),
    .io_enq_bits_cas        (io_memCmd_bits_cas),
    .io_enq_bits_we         (io_memCmd_bits_we),
    .io_enq_bits_request_id (io_memCmd_bits_request_id),
    .io_deq_ready           (_ranks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_deq_valid           (_reqQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_reqQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_reqQueues_0_io_deq_bits_data),
    .io_deq_bits_cs         (_reqQueues_0_io_deq_bits_cs),
    .io_deq_bits_ras        (_reqQueues_0_io_deq_bits_ras),
    .io_deq_bits_cas        (_reqQueues_0_io_deq_bits_cas),
    .io_deq_bits_we         (_reqQueues_0_io_deq_bits_we),
    .io_deq_bits_request_id (_reqQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_reqQueues_1_io_enq_ready),
    .io_enq_valid           (io_memCmd_valid & _addrDecoder_io_rankIndex),	// @[src/main/scala/memctrl/memories/Channel.scala:9:27, :29:50]
    .io_enq_bits_addr       (io_memCmd_bits_addr),
    .io_enq_bits_data       (io_memCmd_bits_data),
    .io_enq_bits_cs         (io_memCmd_bits_cs),
    .io_enq_bits_ras        (io_memCmd_bits_ras),
    .io_enq_bits_cas        (io_memCmd_bits_cas),
    .io_enq_bits_we         (io_memCmd_bits_we),
    .io_enq_bits_request_id (io_memCmd_bits_request_id),
    .io_deq_ready           (_ranks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_deq_valid           (_reqQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_reqQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_reqQueues_1_io_deq_bits_data),
    .io_deq_bits_cs         (_reqQueues_1_io_deq_bits_cs),
    .io_deq_bits_ras        (_reqQueues_1_io_deq_bits_ras),
    .io_deq_bits_cas        (_reqQueues_1_io_deq_bits_cas),
    .io_deq_bits_we         (_reqQueues_1_io_deq_bits_we),
    .io_deq_bits_request_id (_reqQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:24:57]
  Queue4_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_ranks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_enq_bits_addr       (_ranks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_enq_bits_data       (_ranks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_enq_bits_request_id (_ranks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_deq_ready           (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_ranks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_enq_bits_addr       (_ranks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_enq_bits_data       (_ranks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_enq_bits_request_id (_ranks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:21:11]
    .io_deq_ready           (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
  RRArbiter_2 arbResp (	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
    .clock                   (clock),
    .io_in_0_ready           (_arbResp_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_1_ready           (_arbResp_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:25:57]
    .io_out_ready            (1'h1),	// @[src/main/scala/memctrl/memories/Channel.scala:44:23, src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
  assign io_memCmd_ready =
    ~_addrDecoder_io_rankIndex & _reqQueues_0_io_enq_ready | _addrDecoder_io_rankIndex
    & _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:6:7, :9:27, :24:57, :29:64, :34:25, :35:14]
endmodule

// VCS coverage exclude_file
module ram_128x98(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [97:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [97:0] W0_data
);

  reg [97:0] Memory[0:127];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[6:0]] = _RANDOM_MEM[97:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 98'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue128_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [97:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [6:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [6:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 7'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 7'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 7'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 7'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][6:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][13:7];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][14];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_128x98 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, enq_ptr_value - deq_ptr_value};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_128x130(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [6:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [129:0] R0_data,
  input  [6:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [129:0] W0_data
);

  reg [129:0] Memory[0:127];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [159:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[6:0]] = _RANDOM_MEM[129:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 130'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue128_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [129:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [6:0]   enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [6:0]   deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 7'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 7'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 7'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 7'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][6:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][13:7];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][14];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_128x130 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_data,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[129];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[128];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[127:96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, enq_ptr_value - deq_ptr_value};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_2048x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [10:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [10:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:2047];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [11:0] i = 12'h0; i < 12'h800; i += 12'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[10:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2048_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [10:0] enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [10:0] deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 11'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 11'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 11'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 11'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][10:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][21:11];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][22];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2048x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module BankSchedulerPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_1(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40, :251:32]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_1 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_2(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h10000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h10000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h10000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h10000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_2 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_3(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h18000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h18000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h18000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h18000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_3 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_4(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h20000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h20000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h20000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h20000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_4 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_5(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h28000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h28000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h28000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h28000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_5 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_6(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h30000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h30000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h30000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h30000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_6 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_7(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h38000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h38000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h38000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h38000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_7 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_8(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h40000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h40000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h40000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h40000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_8 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_9(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h48000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h48000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40, :251:32]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h48000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h48000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_9 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_10(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h50000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h50000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h50000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h50000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_10 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_11(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h58000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h58000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h58000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h58000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_11 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_12(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h60000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h60000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h60000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h60000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_12 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_13(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h68000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h68000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h68000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h68000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_13 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_14(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h70000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h70000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h70000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h70000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_14 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_15(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h78000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h78000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & ~_respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:{32,68}, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h78000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h78000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_15 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_16(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_16(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h80000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h80000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h80000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h80000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_16 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_17(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_17(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h88000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h88000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40, :251:32]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h88000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h88000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_17 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_18(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_18(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h90000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h90000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h90000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h90000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_18 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_19(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_19(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h98000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h98000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'h98000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'h98000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_19 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_20(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_20(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hA0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hA0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hA0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hA0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_20 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_21(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_21(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hA8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hA8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hA8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hA8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_21 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_22(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_22(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hB0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hB0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hB0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hB0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_22 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_23(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_23(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hB8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hB8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & ~_respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:{32,73}, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hB8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hB8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_23 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_24(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_24(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hC0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hC0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hC0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hC0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_24 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_25(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_25(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hC8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hC8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40, :251:32]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hC8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hC8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_25 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_26(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_26(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hD0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hD0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hD0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hD0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_26 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_27(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_27(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40, :251:32]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hD8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hD8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hD8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hD8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_27 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_28(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_28(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hE0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hE0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hE0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hE0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_28 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_29(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_29(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hE8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hE8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hE8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hE8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_29 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_30(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_30(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hF0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hF0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hF0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hF0000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_30 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

module BankSchedulerPerformanceStatistics_31(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_31(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
  wire        _io_req_ready_T = state == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:{26,37,40}]
  wire        perf_io_in_fire = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:79:37]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :103:40]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :95:21, :103:{40,60,66,69,78,81}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :115:32]
  wire        _GEN = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :118:{59,68}]
  wire        _GEN_0 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
  wire        _GEN_1 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:141:20, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
  wire        _GEN_2 = _io_req_ready_T | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :79:26, :103:40, :122:17]
  wire        _GEN_3 = _GEN_1 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :141:20, :159:{39,63}]
  wire        _GEN_4 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :103:40, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign cmdReg_cs = _io_req_ready_T | ~_GEN_4 | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_5 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :151:22, :168:22]
  wire        cmdReg_ras = ~_GEN_2 & _GEN_5 & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :57:26, :96:21, :103:69, :122:17, :135:22, :151:22, :168:22]
  wire        cmdReg_cas =
    ~_io_req_ready_T & (_io_cmdOut_valid_T | ~_GEN_5 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22]
  wire        _GEN_6 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:40, :122:17, :168:22, :183:22]
  wire        cmdReg_we =
    ~_io_req_ready_T
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_6 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :79:26, :97:21, :98:21, :103:{40,69}, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  wire        _GEN_7 =
    _io_req_ready_T | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :93:21, :103:40, :122:17, :168:22, :183:22]
  wire        _GEN_8 = _GEN_7 | ~(_io_cmdOut_valid_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :93:21, :103:{40,69}, :122:17, :197:22, :202:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hF8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :93:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hF8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :93:21, :99:21, :122:17]
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :122:17]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26, :57:26, :58:{19,30,40}]
  wire        _GEN_10 = _GEN_0 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :138:28, :139:17]
  wire        _GEN_11 = ~_GEN_1 & _GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :138:28, :139:17, :141:{20,40}, :145:31]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp = ~_GEN_3 & _GEN_10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :139:17, :141:40, :154:28, :159:{39,82}, :162:25, :175:40, :189:40]
      3'b011:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b100:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      3'b101:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
      3'b110:
        casez_tmp = _GEN_11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:30, :79:26, :103:40, :122:17, :138:28, :141:40, :145:31, :159:82, :175:40, :189:40]
      default:
        casez_tmp = _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:{19,30,40}, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :58:30, :79:26, :103:40, :122:17, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  wire        _GEN_12 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:80:41, :115:32, :122:17, :216:26, :217:23]
  reg  [2:0]  casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:122:17, :124:50]
  wire [2:0]  _GEN_13 = (_io_cmdOut_valid_T_4 ? _GEN_1 : _GEN_12) ? 3'h0 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :80:41, :103:40, :122:17, :141:20, :208:40, :211:21, :216:26, :217:23, :218:23]
  always_comb begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
    casez (state)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
      3'b000:
        casez_tmp_0 = _GEN ? 3'h6 : requestActive ? 3'h1 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :54:26, :79:26, :103:40, :118:68, :122:17, :124:50, :128:20, :129:34, :130:15, :141:40, :159:82, :175:40, :189:40]
      3'b001:
        casez_tmp_0 = _GEN_1 ? {2'h1, ~reqIsRead} : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:42:32, :54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :146:{31,37}, :159:82, :175:40, :189:40]
      3'b010:
        casez_tmp_0 = _GEN_3 ? 3'h4 : state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:{39,82}, :163:25, :175:40, :189:40]
      3'b011:
        casez_tmp_0 = _GEN_1 ? 3'h4 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :177:26, :189:40]
      3'b100:
        casez_tmp_0 = _GEN_1 ? 3'h5 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:{20,40}, :159:82, :175:40, :189:40, :192:23]
      3'b101:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      3'b110:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
      default:
        casez_tmp_0 = _GEN_13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40, :208:40]
    endcase	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :79:26, :103:40, :122:17, :124:50, :141:40, :159:82, :175:40, :189:40]
  end // always_comb
  assign io_phyResp_ready =
    _GEN_4 & sentCmd & io_phyResp_bits_request_id == reqIDReg & _respDec_io_rankIndex
    & _respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :46:32, :57:26, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:{33,47}, :249:68, :250:73, :251:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_io_cmdOut_valid_T_4 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :93:21, :103:40, :122:17, :141:20, :208:40, :209:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      if (_io_req_ready_T & _GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:79:26, :80:41, :118:68, :122:17, :124:50, :126:20]
        reqAddrReg <= 32'hF8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= 32'hF8000000;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      else if (perf_io_in_fire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
        reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      end
      requestActive <=
        (_io_req_ready_T | _GEN_4 | ~_GEN_12) & (perf_io_in_fire | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :79:26, :80:41, :87:19, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22, :216:26, :217:23]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :103:40, :122:17, :154:28, :156:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :48:32]
      if (_GEN_2 | ~(_io_cmdOut_valid_T_1 ? _GEN_3 : _io_cmdOut_valid_T_2 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:48:32, :49:32, :103:40, :122:17, :141:20, :159:{39,82}, :160:25, :175:40, :178:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      state <= casez_tmp_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :122:17, :124:50]
      sentCmd <= casez_tmp;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:26, :58:30, :122:17]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:54:26, :55:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :43:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32, :44:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32, :45:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :48:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :48:32, :49:32]
        state = _RANDOM[6'h24][10:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :54:26]
        prevState = _RANDOM[6'h24][13:11];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :55:26]
        sentCmd = _RANDOM[6'h25][14];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :57:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_31 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (perf_io_in_fire),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:42:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:103:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:93:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:96:21, :122:17, :135:22, :151:22, :168:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:97:21, :122:17, :135:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:98:21, :122:17, :135:22, :151:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:239:35, :240:17, :241:37, :242:37, :243:37, :244:37, :245:37, :247:38, :248:47, :249:68, :250:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:226:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :79:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :42:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :93:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :95:21, :122:17, :135:22, :151:22, :168:22, :183:22, :197:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :96:21, :122:17, :135:22, :151:22, :168:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :97:21, :122:17, :135:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :98:21, :122:17, :135:22, :151:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :122:17]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :54:26]
endmodule

// VCS coverage exclude_file
module ram_2048x98(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [10:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [97:0] R0_data,
  input  [10:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [97:0] W0_data
);

  reg [97:0] Memory[0:2047];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [11:0] i = 12'h0; i < 12'h800; i += 12'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[10:0]] = _RANDOM_MEM[97:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 98'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2048_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [11:0] io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [97:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [10:0] enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [10:0] deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 11'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 11'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 11'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 11'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][10:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][21:11];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][22];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2048x98 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, enq_ptr_value - deq_ptr_value};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

module RRArbiter_7(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_16_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_17_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_18_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_19_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_20_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_21_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_22_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_23_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_24_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_25_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_26_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_27_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_28_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_29_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_30_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_31_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [4:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp = io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp = io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp = io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp = io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp = io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp = io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp = io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp = io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp = io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp = io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp = io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp = io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp = io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp = io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp = io_in_30_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_31_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_0 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_0 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_0 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_0 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_0 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_0 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_0 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_0 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_0 = io_in_16_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_0 = io_in_17_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_0 = io_in_18_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_0 = io_in_19_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_0 = io_in_20_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_0 = io_in_21_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_0 = io_in_22_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_0 = io_in_23_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_0 = io_in_24_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_0 = io_in_25_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_0 = io_in_26_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_0 = io_in_27_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_0 = io_in_28_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_0 = io_in_29_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_0 = io_in_30_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_31_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_1 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_1 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_1 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_1 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_1 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_1 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_1 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_1 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_1 = io_in_16_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_1 = io_in_17_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_1 = io_in_18_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_1 = io_in_19_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_1 = io_in_20_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_1 = io_in_21_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_1 = io_in_22_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_1 = io_in_23_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_1 = io_in_24_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_1 = io_in_25_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_1 = io_in_26_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_1 = io_in_27_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_1 = io_in_28_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_1 = io_in_29_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_1 = io_in_30_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_31_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_2 = io_in_0_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_2 = io_in_1_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_2 = io_in_2_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_2 = io_in_3_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_2 = io_in_4_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_2 = io_in_5_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_2 = io_in_6_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_2 = io_in_7_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_2 = io_in_8_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_2 = io_in_9_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_2 = io_in_10_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_2 = io_in_11_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_2 = io_in_12_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_2 = io_in_13_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_2 = io_in_14_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_2 = io_in_15_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_2 = io_in_16_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_2 = io_in_17_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_2 = io_in_18_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_2 = io_in_19_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_2 = io_in_20_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_2 = io_in_21_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_2 = io_in_22_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_2 = io_in_23_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_2 = io_in_24_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_2 = io_in_25_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_2 = io_in_26_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_2 = io_in_27_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_2 = io_in_28_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_2 = io_in_29_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_2 = io_in_30_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_31_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_3 = io_in_0_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_3 = io_in_1_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_3 = io_in_2_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_3 = io_in_3_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_3 = io_in_4_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_3 = io_in_5_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_3 = io_in_6_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_3 = io_in_7_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_3 = io_in_8_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_3 = io_in_9_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_3 = io_in_10_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_3 = io_in_11_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_3 = io_in_12_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_3 = io_in_13_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_3 = io_in_14_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_3 = io_in_15_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_3 = io_in_16_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_3 = io_in_17_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_3 = io_in_18_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_3 = io_in_19_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_3 = io_in_20_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_3 = io_in_21_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_3 = io_in_22_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_3 = io_in_23_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_3 = io_in_24_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_3 = io_in_25_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_3 = io_in_26_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_3 = io_in_27_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_3 = io_in_28_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_3 = io_in_29_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_3 = io_in_30_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_31_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_4 = io_in_0_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_4 = io_in_1_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_4 = io_in_2_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_4 = io_in_3_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_4 = io_in_4_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_4 = io_in_5_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_4 = io_in_6_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_4 = io_in_7_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_4 = io_in_8_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_4 = io_in_9_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_4 = io_in_10_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_4 = io_in_11_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_4 = io_in_12_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_4 = io_in_13_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_4 = io_in_14_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_4 = io_in_15_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_4 = io_in_16_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_4 = io_in_17_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_4 = io_in_18_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_4 = io_in_19_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_4 = io_in_20_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_4 = io_in_21_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_4 = io_in_22_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_4 = io_in_23_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_4 = io_in_24_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_4 = io_in_25_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_4 = io_in_26_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_4 = io_in_27_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_4 = io_in_28_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_4 = io_in_29_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_4 = io_in_30_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_31_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_5 = io_in_0_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_5 = io_in_1_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_5 = io_in_2_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_5 = io_in_3_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_5 = io_in_4_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_5 = io_in_5_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_5 = io_in_6_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_5 = io_in_7_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_5 = io_in_8_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_5 = io_in_9_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_5 = io_in_10_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_5 = io_in_11_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_5 = io_in_12_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_5 = io_in_13_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_5 = io_in_14_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_5 = io_in_15_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_5 = io_in_16_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_5 = io_in_17_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_5 = io_in_18_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_5 = io_in_19_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_5 = io_in_20_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_5 = io_in_21_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_5 = io_in_22_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_5 = io_in_23_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_5 = io_in_24_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_5 = io_in_25_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_5 = io_in_26_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_5 = io_in_27_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_5 = io_in_28_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_5 = io_in_29_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_5 = io_in_30_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_31_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_6 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_6 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_6 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_6 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_6 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_6 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_6 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_6 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_6 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_6 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_6 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_6 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_6 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_6 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_6 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_6 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_6 = io_in_16_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_6 = io_in_17_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_6 = io_in_18_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_6 = io_in_19_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_6 = io_in_20_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_6 = io_in_21_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_6 = io_in_22_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_6 = io_in_23_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_6 = io_in_24_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_6 = io_in_25_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_6 = io_in_26_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_6 = io_in_27_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_6 = io_in_28_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_6 = io_in_29_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_6 = io_in_30_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_6 = io_in_31_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [4:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 5'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 5'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 5'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 5'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 5'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 5'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_8 = ctrl_validMask_grantMask_lastGrant < 5'h8;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 5'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 5'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 5'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 = ctrl_validMask_grantMask_lastGrant < 5'hC;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 5'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 = ctrl_validMask_grantMask_lastGrant < 5'hE;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant < 5'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_17 = ctrl_validMask_grantMask_lastGrant < 5'h11;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_18 = ctrl_validMask_grantMask_lastGrant < 5'h12;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_19 = ctrl_validMask_grantMask_lastGrant < 5'h13;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_20 = ctrl_validMask_grantMask_lastGrant < 5'h14;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_21 = ctrl_validMask_grantMask_lastGrant < 5'h15;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_22 = ctrl_validMask_grantMask_lastGrant < 5'h16;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_23 = ctrl_validMask_grantMask_lastGrant < 5'h17;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_24 =
    ctrl_validMask_grantMask_lastGrant[4:3] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_25 = ctrl_validMask_grantMask_lastGrant < 5'h19;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_26 = ctrl_validMask_grantMask_lastGrant < 5'h1A;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_27 = ctrl_validMask_grantMask_lastGrant < 5'h1B;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_28 =
    ctrl_validMask_grantMask_lastGrant[4:2] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_29 = ctrl_validMask_grantMask_lastGrant < 5'h1D;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_30 =
    ctrl_validMask_grantMask_lastGrant[4:1] != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_31 = ctrl_validMask_grantMask_lastGrant != 5'h1F;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ctrl_validMask_grantMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_16 =
    io_in_16_valid & ~(ctrl_validMask_grantMask_lastGrant[4]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_17 = io_in_17_valid & ctrl_validMask_grantMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_18 = io_in_18_valid & ctrl_validMask_grantMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_19 = io_in_19_valid & ctrl_validMask_grantMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_20 = io_in_20_valid & ctrl_validMask_grantMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_21 = io_in_21_valid & ctrl_validMask_grantMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_22 = io_in_22_valid & ctrl_validMask_grantMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_23 = io_in_23_valid & ctrl_validMask_grantMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_24 = io_in_24_valid & ctrl_validMask_grantMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_25 = io_in_25_valid & ctrl_validMask_grantMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_26 = io_in_26_valid & ctrl_validMask_grantMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_27 = io_in_27_valid & ctrl_validMask_grantMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_28 = io_in_28_valid & ctrl_validMask_grantMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_29 = io_in_29_valid & ctrl_validMask_grantMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_30 = io_in_30_valid & ctrl_validMask_grantMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_31 = io_in_31_valid & ctrl_validMask_grantMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | ctrl_validMask_16;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_16 = _ctrl_T_15 | ctrl_validMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_17 = _ctrl_T_16 | ctrl_validMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_18 = _ctrl_T_17 | ctrl_validMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_19 = _ctrl_T_18 | ctrl_validMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_20 = _ctrl_T_19 | ctrl_validMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_21 = _ctrl_T_20 | ctrl_validMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_22 = _ctrl_T_21 | ctrl_validMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_23 = _ctrl_T_22 | ctrl_validMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_24 = _ctrl_T_23 | ctrl_validMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_25 = _ctrl_T_24 | ctrl_validMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_26 = _ctrl_T_25 | ctrl_validMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_27 = _ctrl_T_26 | ctrl_validMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_28 = _ctrl_T_27 | ctrl_validMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_29 = _ctrl_T_28 | ctrl_validMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_30 = _ctrl_T_29 | ctrl_validMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_31 = _ctrl_T_30 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_32 = _ctrl_T_31 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_33 = _ctrl_T_32 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_34 = _ctrl_T_33 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_35 = _ctrl_T_34 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_36 = _ctrl_T_35 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_37 = _ctrl_T_36 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_38 = _ctrl_T_37 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_39 = _ctrl_T_38 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_40 = _ctrl_T_39 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_41 = _ctrl_T_40 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_42 = _ctrl_T_41 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_43 = _ctrl_T_42 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_44 = _ctrl_T_43 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_45 = _ctrl_T_44 | io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_46 = _ctrl_T_45 | io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_47 = _ctrl_T_46 | io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_48 = _ctrl_T_47 | io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_49 = _ctrl_T_48 | io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_50 = _ctrl_T_49 | io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_51 = _ctrl_T_50 | io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_52 = _ctrl_T_51 | io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_53 = _ctrl_T_52 | io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_54 = _ctrl_T_53 | io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_55 = _ctrl_T_54 | io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_56 = _ctrl_T_55 | io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_57 = _ctrl_T_56 | io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_58 = _ctrl_T_57 | io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_59 = _ctrl_T_58 | io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_60 = _ctrl_T_59 | io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 5'h1
      : ctrl_validMask_2
          ? 5'h2
          : ctrl_validMask_3
              ? 5'h3
              : ctrl_validMask_4
                  ? 5'h4
                  : ctrl_validMask_5
                      ? 5'h5
                      : ctrl_validMask_6
                          ? 5'h6
                          : ctrl_validMask_7
                              ? 5'h7
                              : ctrl_validMask_8
                                  ? 5'h8
                                  : ctrl_validMask_9
                                      ? 5'h9
                                      : ctrl_validMask_10
                                          ? 5'hA
                                          : ctrl_validMask_11
                                              ? 5'hB
                                              : ctrl_validMask_12
                                                  ? 5'hC
                                                  : ctrl_validMask_13
                                                      ? 5'hD
                                                      : ctrl_validMask_14
                                                          ? 5'hE
                                                          : ctrl_validMask_15
                                                              ? 5'hF
                                                              : ctrl_validMask_16
                                                                  ? 5'h10
                                                                  : ctrl_validMask_17
                                                                      ? 5'h11
                                                                      : ctrl_validMask_18
                                                                          ? 5'h12
                                                                          : ctrl_validMask_19
                                                                              ? 5'h13
                                                                              : ctrl_validMask_20
                                                                                  ? 5'h14
                                                                                  : ctrl_validMask_21
                                                                                      ? 5'h15
                                                                                      : ctrl_validMask_22
                                                                                          ? 5'h16
                                                                                          : ctrl_validMask_23
                                                                                              ? 5'h17
                                                                                              : ctrl_validMask_24
                                                                                                  ? 5'h18
                                                                                                  : ctrl_validMask_25
                                                                                                      ? 5'h19
                                                                                                      : ctrl_validMask_26
                                                                                                          ? 5'h1A
                                                                                                          : ctrl_validMask_27
                                                                                                              ? 5'h1B
                                                                                                              : ctrl_validMask_28
                                                                                                                  ? 5'h1C
                                                                                                                  : ctrl_validMask_29
                                                                                                                      ? 5'h1D
                                                                                                                      : ctrl_validMask_30
                                                                                                                          ? 5'h1E
                                                                                                                          : ctrl_validMask_31
                                                                                                                              ? 5'h1F
                                                                                                                              : io_in_0_valid
                                                                                                                                  ? 5'h0
                                                                                                                                  : io_in_1_valid
                                                                                                                                      ? 5'h1
                                                                                                                                      : io_in_2_valid
                                                                                                                                          ? 5'h2
                                                                                                                                          : io_in_3_valid
                                                                                                                                              ? 5'h3
                                                                                                                                              : io_in_4_valid
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : io_in_5_valid
                                                                                                                                                      ? 5'h5
                                                                                                                                                      : io_in_6_valid
                                                                                                                                                          ? 5'h6
                                                                                                                                                          : io_in_7_valid
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : io_in_8_valid
                                                                                                                                                                  ? 5'h8
                                                                                                                                                                  : io_in_9_valid
                                                                                                                                                                      ? 5'h9
                                                                                                                                                                      : io_in_10_valid
                                                                                                                                                                          ? 5'hA
                                                                                                                                                                          : io_in_11_valid
                                                                                                                                                                              ? 5'hB
                                                                                                                                                                              : io_in_12_valid
                                                                                                                                                                                  ? 5'hC
                                                                                                                                                                                  : io_in_13_valid
                                                                                                                                                                                      ? 5'hD
                                                                                                                                                                                      : io_in_14_valid
                                                                                                                                                                                          ? 5'hE
                                                                                                                                                                                          : io_in_15_valid
                                                                                                                                                                                              ? 5'hF
                                                                                                                                                                                              : io_in_16_valid
                                                                                                                                                                                                  ? 5'h10
                                                                                                                                                                                                  : io_in_17_valid
                                                                                                                                                                                                      ? 5'h11
                                                                                                                                                                                                      : io_in_18_valid
                                                                                                                                                                                                          ? 5'h12
                                                                                                                                                                                                          : io_in_19_valid
                                                                                                                                                                                                              ? 5'h13
                                                                                                                                                                                                              : io_in_20_valid
                                                                                                                                                                                                                  ? 5'h14
                                                                                                                                                                                                                  : io_in_21_valid
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : io_in_22_valid
                                                                                                                                                                                                                          ? 5'h16
                                                                                                                                                                                                                          : io_in_23_valid
                                                                                                                                                                                                                              ? 5'h17
                                                                                                                                                                                                                              : io_in_24_valid
                                                                                                                                                                                                                                  ? 5'h18
                                                                                                                                                                                                                                  : io_in_25_valid
                                                                                                                                                                                                                                      ? 5'h19
                                                                                                                                                                                                                                      : io_in_26_valid
                                                                                                                                                                                                                                          ? 5'h1A
                                                                                                                                                                                                                                          : io_in_27_valid
                                                                                                                                                                                                                                              ? 5'h1B
                                                                                                                                                                                                                                              : io_in_28_valid
                                                                                                                                                                                                                                                  ? 5'h1C
                                                                                                                                                                                                                                                  : io_in_29_valid
                                                                                                                                                                                                                                                      ? 5'h1D
                                                                                                                                                                                                                                                      : {4'hF,
                                                                                                                                                                                                                                                         ~io_in_30_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][4:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_30 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_31) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_32) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_33) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_34) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_35) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_36) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_37) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ctrl_validMask_grantMask_8 | ~_ctrl_T_38) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_39) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_40) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_41) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_42) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_43) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_44) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~_ctrl_T_45) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_16_ready =
    (~_ctrl_T_14 & ~(ctrl_validMask_grantMask_lastGrant[4]) | ~_ctrl_T_46) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_17_ready =
    (~_ctrl_T_15 & ctrl_validMask_grantMask_17 | ~_ctrl_T_47) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_18_ready =
    (~_ctrl_T_16 & ctrl_validMask_grantMask_18 | ~_ctrl_T_48) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_19_ready =
    (~_ctrl_T_17 & ctrl_validMask_grantMask_19 | ~_ctrl_T_49) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_20_ready =
    (~_ctrl_T_18 & ctrl_validMask_grantMask_20 | ~_ctrl_T_50) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_21_ready =
    (~_ctrl_T_19 & ctrl_validMask_grantMask_21 | ~_ctrl_T_51) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_22_ready =
    (~_ctrl_T_20 & ctrl_validMask_grantMask_22 | ~_ctrl_T_52) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_23_ready =
    (~_ctrl_T_21 & ctrl_validMask_grantMask_23 | ~_ctrl_T_53) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_24_ready =
    (~_ctrl_T_22 & ctrl_validMask_grantMask_24 | ~_ctrl_T_54) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_25_ready =
    (~_ctrl_T_23 & ctrl_validMask_grantMask_25 | ~_ctrl_T_55) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_26_ready =
    (~_ctrl_T_24 & ctrl_validMask_grantMask_26 | ~_ctrl_T_56) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_27_ready =
    (~_ctrl_T_25 & ctrl_validMask_grantMask_27 | ~_ctrl_T_57) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_28_ready =
    (~_ctrl_T_26 & ctrl_validMask_grantMask_28 | ~_ctrl_T_58) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_29_ready =
    (~_ctrl_T_27 & ctrl_validMask_grantMask_29 | ~_ctrl_T_59) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_30_ready =
    (~_ctrl_T_28 & ctrl_validMask_grantMask_30 | ~_ctrl_T_60) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_31_ready =
    (~_ctrl_T_29 & ctrl_validMask_grantMask_31 | ~(_ctrl_T_60 | io_in_30_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cs = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_ras = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cas = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_we = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module RRArbiter_8(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_16_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_17_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_18_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_19_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_20_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_21_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_22_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_23_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_24_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_25_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_26_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_27_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_28_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_29_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_30_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_31_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [4:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp = io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp = io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp = io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp = io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp = io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp = io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp = io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp = io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp = io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp = io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp = io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp = io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp = io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp = io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp = io_in_30_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_31_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_0 = io_in_0_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_0 = io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_0 = io_in_2_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_0 = io_in_3_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_0 = io_in_4_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_0 = io_in_5_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_0 = io_in_6_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_0 = io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_0 = io_in_8_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_0 = io_in_9_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_0 = io_in_10_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_0 = io_in_11_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_0 = io_in_12_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_0 = io_in_13_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_0 = io_in_14_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_0 = io_in_15_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_0 = io_in_16_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_0 = io_in_17_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_0 = io_in_18_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_0 = io_in_19_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_0 = io_in_20_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_0 = io_in_21_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_0 = io_in_22_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_0 = io_in_23_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_0 = io_in_24_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_0 = io_in_25_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_0 = io_in_26_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_0 = io_in_27_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_0 = io_in_28_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_0 = io_in_29_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_0 = io_in_30_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_31_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_1 = io_in_0_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_1 = io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_1 = io_in_2_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_1 = io_in_3_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_1 = io_in_4_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_1 = io_in_5_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_1 = io_in_6_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_1 = io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_1 = io_in_8_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_1 = io_in_9_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_1 = io_in_10_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_1 = io_in_11_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_1 = io_in_12_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_1 = io_in_13_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_1 = io_in_14_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_1 = io_in_15_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_1 = io_in_16_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_1 = io_in_17_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_1 = io_in_18_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_1 = io_in_19_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_1 = io_in_20_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_1 = io_in_21_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_1 = io_in_22_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_1 = io_in_23_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_1 = io_in_24_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_1 = io_in_25_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_1 = io_in_26_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_1 = io_in_27_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_1 = io_in_28_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_1 = io_in_29_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_1 = io_in_30_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_31_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_2 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_2 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_2 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_2 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_2 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_2 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_2 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_2 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_2 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_2 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_2 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_2 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_2 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_2 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_2 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_2 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_2 = io_in_16_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_2 = io_in_17_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_2 = io_in_18_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_2 = io_in_19_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_2 = io_in_20_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_2 = io_in_21_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_2 = io_in_22_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_2 = io_in_23_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_2 = io_in_24_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_2 = io_in_25_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_2 = io_in_26_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_2 = io_in_27_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_2 = io_in_28_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_2 = io_in_29_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_2 = io_in_30_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_31_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_3 = io_in_0_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_3 = io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_3 = io_in_2_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_3 = io_in_3_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_3 = io_in_4_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_3 = io_in_5_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_3 = io_in_6_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_3 = io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_3 = io_in_8_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_3 = io_in_9_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_3 = io_in_10_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_3 = io_in_11_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_3 = io_in_12_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_3 = io_in_13_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_3 = io_in_14_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_3 = io_in_15_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_3 = io_in_16_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_3 = io_in_17_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_3 = io_in_18_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_3 = io_in_19_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_3 = io_in_20_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_3 = io_in_21_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_3 = io_in_22_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_3 = io_in_23_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_3 = io_in_24_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_3 = io_in_25_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_3 = io_in_26_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_3 = io_in_27_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_3 = io_in_28_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_3 = io_in_29_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_3 = io_in_30_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_31_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_4 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_4 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_4 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_4 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_4 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_4 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_4 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_4 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_4 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_4 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_4 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_4 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_4 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_4 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_4 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_4 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_4 = io_in_16_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_4 = io_in_17_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_4 = io_in_18_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_4 = io_in_19_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_4 = io_in_20_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_4 = io_in_21_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_4 = io_in_22_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_4 = io_in_23_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_4 = io_in_24_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_4 = io_in_25_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_4 = io_in_26_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_4 = io_in_27_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_4 = io_in_28_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_4 = io_in_29_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_4 = io_in_30_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_31_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_5 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_5 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_5 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_5 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_5 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_5 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_5 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_5 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_5 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_5 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_5 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_5 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_5 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_5 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_5 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_5 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_5 = io_in_16_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_5 = io_in_17_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_5 = io_in_18_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_5 = io_in_19_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_5 = io_in_20_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_5 = io_in_21_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_5 = io_in_22_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_5 = io_in_23_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_5 = io_in_24_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_5 = io_in_25_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_5 = io_in_26_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_5 = io_in_27_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_5 = io_in_28_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_5 = io_in_29_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_5 = io_in_30_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_31_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [4:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 5'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 5'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 5'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 5'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 5'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 5'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_8 = ctrl_validMask_grantMask_lastGrant < 5'h8;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 5'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 5'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 5'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 = ctrl_validMask_grantMask_lastGrant < 5'hC;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 5'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 = ctrl_validMask_grantMask_lastGrant < 5'hE;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant < 5'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_17 = ctrl_validMask_grantMask_lastGrant < 5'h11;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_18 = ctrl_validMask_grantMask_lastGrant < 5'h12;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_19 = ctrl_validMask_grantMask_lastGrant < 5'h13;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_20 = ctrl_validMask_grantMask_lastGrant < 5'h14;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_21 = ctrl_validMask_grantMask_lastGrant < 5'h15;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_22 = ctrl_validMask_grantMask_lastGrant < 5'h16;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_23 = ctrl_validMask_grantMask_lastGrant < 5'h17;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_24 =
    ctrl_validMask_grantMask_lastGrant[4:3] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_25 = ctrl_validMask_grantMask_lastGrant < 5'h19;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_26 = ctrl_validMask_grantMask_lastGrant < 5'h1A;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_27 = ctrl_validMask_grantMask_lastGrant < 5'h1B;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_28 =
    ctrl_validMask_grantMask_lastGrant[4:2] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_29 = ctrl_validMask_grantMask_lastGrant < 5'h1D;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_30 =
    ctrl_validMask_grantMask_lastGrant[4:1] != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_31 = ctrl_validMask_grantMask_lastGrant != 5'h1F;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ctrl_validMask_grantMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_16 =
    io_in_16_valid & ~(ctrl_validMask_grantMask_lastGrant[4]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_17 = io_in_17_valid & ctrl_validMask_grantMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_18 = io_in_18_valid & ctrl_validMask_grantMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_19 = io_in_19_valid & ctrl_validMask_grantMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_20 = io_in_20_valid & ctrl_validMask_grantMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_21 = io_in_21_valid & ctrl_validMask_grantMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_22 = io_in_22_valid & ctrl_validMask_grantMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_23 = io_in_23_valid & ctrl_validMask_grantMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_24 = io_in_24_valid & ctrl_validMask_grantMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_25 = io_in_25_valid & ctrl_validMask_grantMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_26 = io_in_26_valid & ctrl_validMask_grantMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_27 = io_in_27_valid & ctrl_validMask_grantMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_28 = io_in_28_valid & ctrl_validMask_grantMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_29 = io_in_29_valid & ctrl_validMask_grantMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_30 = io_in_30_valid & ctrl_validMask_grantMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_31 = io_in_31_valid & ctrl_validMask_grantMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | ctrl_validMask_16;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_16 = _ctrl_T_15 | ctrl_validMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_17 = _ctrl_T_16 | ctrl_validMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_18 = _ctrl_T_17 | ctrl_validMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_19 = _ctrl_T_18 | ctrl_validMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_20 = _ctrl_T_19 | ctrl_validMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_21 = _ctrl_T_20 | ctrl_validMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_22 = _ctrl_T_21 | ctrl_validMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_23 = _ctrl_T_22 | ctrl_validMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_24 = _ctrl_T_23 | ctrl_validMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_25 = _ctrl_T_24 | ctrl_validMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_26 = _ctrl_T_25 | ctrl_validMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_27 = _ctrl_T_26 | ctrl_validMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_28 = _ctrl_T_27 | ctrl_validMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_29 = _ctrl_T_28 | ctrl_validMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_30 = _ctrl_T_29 | ctrl_validMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_31 = _ctrl_T_30 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_32 = _ctrl_T_31 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_33 = _ctrl_T_32 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_34 = _ctrl_T_33 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_35 = _ctrl_T_34 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_36 = _ctrl_T_35 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_37 = _ctrl_T_36 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_38 = _ctrl_T_37 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_39 = _ctrl_T_38 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_40 = _ctrl_T_39 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_41 = _ctrl_T_40 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_42 = _ctrl_T_41 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_43 = _ctrl_T_42 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_44 = _ctrl_T_43 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_45 = _ctrl_T_44 | io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_46 = _ctrl_T_45 | io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_47 = _ctrl_T_46 | io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_48 = _ctrl_T_47 | io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_49 = _ctrl_T_48 | io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_50 = _ctrl_T_49 | io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_51 = _ctrl_T_50 | io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_52 = _ctrl_T_51 | io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_53 = _ctrl_T_52 | io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_54 = _ctrl_T_53 | io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_55 = _ctrl_T_54 | io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_56 = _ctrl_T_55 | io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_57 = _ctrl_T_56 | io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_58 = _ctrl_T_57 | io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_59 = _ctrl_T_58 | io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_60 = _ctrl_T_59 | io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 5'h1
      : ctrl_validMask_2
          ? 5'h2
          : ctrl_validMask_3
              ? 5'h3
              : ctrl_validMask_4
                  ? 5'h4
                  : ctrl_validMask_5
                      ? 5'h5
                      : ctrl_validMask_6
                          ? 5'h6
                          : ctrl_validMask_7
                              ? 5'h7
                              : ctrl_validMask_8
                                  ? 5'h8
                                  : ctrl_validMask_9
                                      ? 5'h9
                                      : ctrl_validMask_10
                                          ? 5'hA
                                          : ctrl_validMask_11
                                              ? 5'hB
                                              : ctrl_validMask_12
                                                  ? 5'hC
                                                  : ctrl_validMask_13
                                                      ? 5'hD
                                                      : ctrl_validMask_14
                                                          ? 5'hE
                                                          : ctrl_validMask_15
                                                              ? 5'hF
                                                              : ctrl_validMask_16
                                                                  ? 5'h10
                                                                  : ctrl_validMask_17
                                                                      ? 5'h11
                                                                      : ctrl_validMask_18
                                                                          ? 5'h12
                                                                          : ctrl_validMask_19
                                                                              ? 5'h13
                                                                              : ctrl_validMask_20
                                                                                  ? 5'h14
                                                                                  : ctrl_validMask_21
                                                                                      ? 5'h15
                                                                                      : ctrl_validMask_22
                                                                                          ? 5'h16
                                                                                          : ctrl_validMask_23
                                                                                              ? 5'h17
                                                                                              : ctrl_validMask_24
                                                                                                  ? 5'h18
                                                                                                  : ctrl_validMask_25
                                                                                                      ? 5'h19
                                                                                                      : ctrl_validMask_26
                                                                                                          ? 5'h1A
                                                                                                          : ctrl_validMask_27
                                                                                                              ? 5'h1B
                                                                                                              : ctrl_validMask_28
                                                                                                                  ? 5'h1C
                                                                                                                  : ctrl_validMask_29
                                                                                                                      ? 5'h1D
                                                                                                                      : ctrl_validMask_30
                                                                                                                          ? 5'h1E
                                                                                                                          : ctrl_validMask_31
                                                                                                                              ? 5'h1F
                                                                                                                              : io_in_0_valid
                                                                                                                                  ? 5'h0
                                                                                                                                  : io_in_1_valid
                                                                                                                                      ? 5'h1
                                                                                                                                      : io_in_2_valid
                                                                                                                                          ? 5'h2
                                                                                                                                          : io_in_3_valid
                                                                                                                                              ? 5'h3
                                                                                                                                              : io_in_4_valid
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : io_in_5_valid
                                                                                                                                                      ? 5'h5
                                                                                                                                                      : io_in_6_valid
                                                                                                                                                          ? 5'h6
                                                                                                                                                          : io_in_7_valid
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : io_in_8_valid
                                                                                                                                                                  ? 5'h8
                                                                                                                                                                  : io_in_9_valid
                                                                                                                                                                      ? 5'h9
                                                                                                                                                                      : io_in_10_valid
                                                                                                                                                                          ? 5'hA
                                                                                                                                                                          : io_in_11_valid
                                                                                                                                                                              ? 5'hB
                                                                                                                                                                              : io_in_12_valid
                                                                                                                                                                                  ? 5'hC
                                                                                                                                                                                  : io_in_13_valid
                                                                                                                                                                                      ? 5'hD
                                                                                                                                                                                      : io_in_14_valid
                                                                                                                                                                                          ? 5'hE
                                                                                                                                                                                          : io_in_15_valid
                                                                                                                                                                                              ? 5'hF
                                                                                                                                                                                              : io_in_16_valid
                                                                                                                                                                                                  ? 5'h10
                                                                                                                                                                                                  : io_in_17_valid
                                                                                                                                                                                                      ? 5'h11
                                                                                                                                                                                                      : io_in_18_valid
                                                                                                                                                                                                          ? 5'h12
                                                                                                                                                                                                          : io_in_19_valid
                                                                                                                                                                                                              ? 5'h13
                                                                                                                                                                                                              : io_in_20_valid
                                                                                                                                                                                                                  ? 5'h14
                                                                                                                                                                                                                  : io_in_21_valid
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : io_in_22_valid
                                                                                                                                                                                                                          ? 5'h16
                                                                                                                                                                                                                          : io_in_23_valid
                                                                                                                                                                                                                              ? 5'h17
                                                                                                                                                                                                                              : io_in_24_valid
                                                                                                                                                                                                                                  ? 5'h18
                                                                                                                                                                                                                                  : io_in_25_valid
                                                                                                                                                                                                                                      ? 5'h19
                                                                                                                                                                                                                                      : io_in_26_valid
                                                                                                                                                                                                                                          ? 5'h1A
                                                                                                                                                                                                                                          : io_in_27_valid
                                                                                                                                                                                                                                              ? 5'h1B
                                                                                                                                                                                                                                              : io_in_28_valid
                                                                                                                                                                                                                                                  ? 5'h1C
                                                                                                                                                                                                                                                  : io_in_29_valid
                                                                                                                                                                                                                                                      ? 5'h1D
                                                                                                                                                                                                                                                      : {4'hF,
                                                                                                                                                                                                                                                         ~io_in_30_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][4:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_30 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_31) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_32) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_33) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_34) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_35) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_36) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_37) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ctrl_validMask_grantMask_8 | ~_ctrl_T_38) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_39) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_40) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_41) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_42) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_43) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_44) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~_ctrl_T_45) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_16_ready =
    (~_ctrl_T_14 & ~(ctrl_validMask_grantMask_lastGrant[4]) | ~_ctrl_T_46) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_17_ready =
    (~_ctrl_T_15 & ctrl_validMask_grantMask_17 | ~_ctrl_T_47) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_18_ready =
    (~_ctrl_T_16 & ctrl_validMask_grantMask_18 | ~_ctrl_T_48) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_19_ready =
    (~_ctrl_T_17 & ctrl_validMask_grantMask_19 | ~_ctrl_T_49) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_20_ready =
    (~_ctrl_T_18 & ctrl_validMask_grantMask_20 | ~_ctrl_T_50) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_21_ready =
    (~_ctrl_T_19 & ctrl_validMask_grantMask_21 | ~_ctrl_T_51) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_22_ready =
    (~_ctrl_T_20 & ctrl_validMask_grantMask_22 | ~_ctrl_T_52) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_23_ready =
    (~_ctrl_T_21 & ctrl_validMask_grantMask_23 | ~_ctrl_T_53) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_24_ready =
    (~_ctrl_T_22 & ctrl_validMask_grantMask_24 | ~_ctrl_T_54) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_25_ready =
    (~_ctrl_T_23 & ctrl_validMask_grantMask_25 | ~_ctrl_T_55) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_26_ready =
    (~_ctrl_T_24 & ctrl_validMask_grantMask_26 | ~_ctrl_T_56) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_27_ready =
    (~_ctrl_T_25 & ctrl_validMask_grantMask_27 | ~_ctrl_T_57) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_28_ready =
    (~_ctrl_T_26 & ctrl_validMask_grantMask_28 | ~_ctrl_T_58) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_29_ready =
    (~_ctrl_T_27 & ctrl_validMask_grantMask_29 | ~_ctrl_T_59) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_30_ready =
    (~_ctrl_T_28 & ctrl_validMask_grantMask_30 | ~_ctrl_T_60) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_31_ready =
    (~_ctrl_T_29 & ctrl_validMask_grantMask_31 | ~(_ctrl_T_60 | io_in_30_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_rd_en = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wr_en = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wdata = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module CommandQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
               reset,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input        io_in_bits_cs,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_ras,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_cas,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_we,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_out_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
    else	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29, :71:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    initial begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        end	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7, :70:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CommandQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:74:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .addr        (io_in_bits_addr),
    .data        (io_in_bits_data),
    .cs          (io_in_bits_cs),
    .ras         (io_in_bits_ras),
    .cas         (io_in_bits_cas),
    .we          (io_in_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:74:23]
  CommandQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:75:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .addr        (io_out_bits_addr),
    .data        (io_out_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:75:23]
endmodule

module MultiRankMemoryController(	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
                reset,	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_memCmd_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output        io_memCmd_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output        io_memCmd_bits_cs,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_rankState_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_16,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_17,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_18,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_19,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_20,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_21,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_22,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_23,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_24,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_25,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_26,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_27,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_28,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_29,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_30,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_31	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire        _respArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire [31:0] _respArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire [31:0] _respArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire [31:0] _respArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire [31:0] _respArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  wire [2:0]  _respDecoder_io_bankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:115:27]
  wire        _respDecoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:115:27]
  wire        _respDecoder_io_rankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:115:27]
  wire        _cmdArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire [31:0] _cmdArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire [31:0] _cmdArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_out_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_out_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_out_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _cmdArb_io_out_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire [31:0] _cmdArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  wire        _Queue2048_ControllerRequest_31_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_31_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_31_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_31_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_31_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_31_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_31_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_31_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_30_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_30_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_30_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_30_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_30_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_30_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_30_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_30_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_29_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_29_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_29_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_29_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_29_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_29_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_29_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_29_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_28_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_28_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_28_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_28_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_28_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_28_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_28_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_28_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_27_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_27_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_27_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_27_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_27_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_27_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_27_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_27_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_26_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_26_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_26_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_26_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_26_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_26_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_26_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_26_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_25_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_25_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_25_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_25_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_25_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_25_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_25_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_25_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_24_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_24_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_24_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_24_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_24_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_24_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_24_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_24_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_23_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_23_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_23_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_23_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_23_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_23_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_23_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_23_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_22_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_22_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_22_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_22_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_22_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_22_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_22_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_22_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_21_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_21_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_21_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_21_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_21_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_21_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_21_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_21_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_20_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_20_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_20_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_20_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_20_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_20_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_20_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_20_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_19_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_19_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_19_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_19_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_19_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_19_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_19_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_19_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_18_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_18_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_18_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_18_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_18_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_18_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_18_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_18_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_17_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_17_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_17_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_17_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_17_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_17_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_17_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_17_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_16_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_16_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_16_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_16_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_16_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_16_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_16_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_16_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_15_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_15_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_15_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_15_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_15_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_15_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_15_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_15_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_14_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_14_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_14_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_14_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_14_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_14_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_14_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_14_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_13_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_13_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_13_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_13_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_13_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_13_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_13_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_13_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_12_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_12_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_12_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_12_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_12_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_12_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_12_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_12_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_11_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_11_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_11_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_11_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_11_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_11_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_11_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_11_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_10_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_10_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_10_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_10_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_10_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_10_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_10_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_10_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_9_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_9_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_9_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_9_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_9_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_9_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_9_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_9_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_8_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_8_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_8_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_8_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_8_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_8_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_8_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_8_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_7_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_7_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_7_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_7_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_7_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_7_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_6_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_6_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_6_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_6_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_6_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_6_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_5_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_5_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_5_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_5_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_5_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_5_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_4_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_4_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_4_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_4_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_4_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_4_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_3_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_3_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_3_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_3_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_3_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_3_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_2_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_2_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_2_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_2_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_2_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_2_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_1_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_1_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_1_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_1_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_1_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_1_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _Queue2048_ControllerRequest_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [31:0] _Queue2048_ControllerRequest_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire [11:0] _Queue2048_ControllerRequest_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  wire        _MemoryControllerFSM_31_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_31_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_30_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_29_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_28_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_27_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_26_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_25_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_24_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_23_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_22_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_21_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_20_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_19_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_18_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_17_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_16_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_15_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_14_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_13_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_12_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_11_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_10_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_9_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_8_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_7_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_6_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_5_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_4_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_3_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_2_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_1_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire [2:0]  _MemoryControllerFSM_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  wire        _cmdQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:35:24]
  wire        _respQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
  wire [7:0]  _respQueue_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
  wire        _reqQueue_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire        _reqQueue_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire        _reqQueue_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [31:0] _reqQueue_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [31:0] _reqQueue_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [31:0] _reqQueue_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [7:0]  _reqQueue_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [5:0]  _flatIdx_T_4 =
    {1'h0, _reqQueue_io_deq_bits_addr[4], 4'h0}
    + {2'h0, _reqQueue_io_deq_bits_addr[3], 3'h0}
    + {3'h0, _reqQueue_io_deq_bits_addr[2:0]};	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :75:24, :76:24, :77:24, :91:{40,69}]
  wire        _GEN = _flatIdx_T_4 == 6'h0;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_0 = _reqQueue_io_deq_valid & _GEN;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_1 = _flatIdx_T_4 == 6'h1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_2 = _reqQueue_io_deq_valid & _GEN_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_3 = _flatIdx_T_4 == 6'h2;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_4 = _reqQueue_io_deq_valid & _GEN_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_5 = _flatIdx_T_4 == 6'h3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_6 = _reqQueue_io_deq_valid & _GEN_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_7 = _flatIdx_T_4 == 6'h4;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_8 = _reqQueue_io_deq_valid & _GEN_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_9 = _flatIdx_T_4 == 6'h5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_10 = _reqQueue_io_deq_valid & _GEN_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_11 = _flatIdx_T_4 == 6'h6;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_12 = _reqQueue_io_deq_valid & _GEN_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_13 = _flatIdx_T_4 == 6'h7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_14 = _reqQueue_io_deq_valid & _GEN_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_15 = _flatIdx_T_4 == 6'h8;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_16 = _reqQueue_io_deq_valid & _GEN_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_17 = _flatIdx_T_4 == 6'h9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_18 = _reqQueue_io_deq_valid & _GEN_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_19 = _flatIdx_T_4 == 6'hA;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_20 = _reqQueue_io_deq_valid & _GEN_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_21 = _flatIdx_T_4 == 6'hB;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_22 = _reqQueue_io_deq_valid & _GEN_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_23 = _flatIdx_T_4 == 6'hC;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_24 = _reqQueue_io_deq_valid & _GEN_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_25 = _flatIdx_T_4 == 6'hD;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_26 = _reqQueue_io_deq_valid & _GEN_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_27 = _flatIdx_T_4 == 6'hE;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_28 = _reqQueue_io_deq_valid & _GEN_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_29 = _flatIdx_T_4 == 6'hF;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_30 = _reqQueue_io_deq_valid & _GEN_29;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_31 = _flatIdx_T_4 == 6'h10;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_32 = _reqQueue_io_deq_valid & _GEN_31;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_33 = _flatIdx_T_4 == 6'h11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_34 = _reqQueue_io_deq_valid & _GEN_33;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_35 = _flatIdx_T_4 == 6'h12;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_36 = _reqQueue_io_deq_valid & _GEN_35;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_37 = _flatIdx_T_4 == 6'h13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_38 = _reqQueue_io_deq_valid & _GEN_37;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_39 = _flatIdx_T_4 == 6'h14;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_40 = _reqQueue_io_deq_valid & _GEN_39;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_41 = _flatIdx_T_4 == 6'h15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_42 = _reqQueue_io_deq_valid & _GEN_41;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_43 = _flatIdx_T_4 == 6'h16;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_44 = _reqQueue_io_deq_valid & _GEN_43;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_45 = _flatIdx_T_4 == 6'h17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_46 = _reqQueue_io_deq_valid & _GEN_45;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_47 = _flatIdx_T_4 == 6'h18;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_48 = _reqQueue_io_deq_valid & _GEN_47;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_49 = _flatIdx_T_4 == 6'h19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_50 = _reqQueue_io_deq_valid & _GEN_49;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_51 = _flatIdx_T_4 == 6'h1A;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_52 = _reqQueue_io_deq_valid & _GEN_51;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_53 = _flatIdx_T_4 == 6'h1B;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_54 = _reqQueue_io_deq_valid & _GEN_53;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_55 = _flatIdx_T_4 == 6'h1C;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_56 = _reqQueue_io_deq_valid & _GEN_55;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_57 = _flatIdx_T_4 == 6'h1D;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_58 = _reqQueue_io_deq_valid & _GEN_57;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_59 = _flatIdx_T_4 == 6'h1E;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_60 = _reqQueue_io_deq_valid & _GEN_59;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire        _GEN_61 = _flatIdx_T_4 == 6'h1F;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:{40,69}, :93:20]
  wire        _GEN_62 = _reqQueue_io_deq_valid & _GEN_61;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:{20,29}, :95:35]
  wire [5:0]  _respFlat_T_4 =
    {1'h0, _respDecoder_io_rankIndex, 4'h0} + {2'h0, _respDecoder_io_bankGroupIndex, 3'h0}
    + {3'h0, _respDecoder_io_bankIndex};	// @[src/main/scala/memctrl/controller/MemoryController.scala:115:27, :120:{45,82}]
  wire [2:0]  _io_rankState_0_T_1 =
    _MemoryControllerFSM_io_stateOut < _MemoryControllerFSM_1_io_stateOut
      ? _MemoryControllerFSM_1_io_stateOut
      : _MemoryControllerFSM_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_3 =
    _io_rankState_0_T_1 < _MemoryControllerFSM_2_io_stateOut
      ? _MemoryControllerFSM_2_io_stateOut
      : _io_rankState_0_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_5 =
    _io_rankState_0_T_3 < _MemoryControllerFSM_3_io_stateOut
      ? _MemoryControllerFSM_3_io_stateOut
      : _io_rankState_0_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_7 =
    _io_rankState_0_T_5 < _MemoryControllerFSM_4_io_stateOut
      ? _MemoryControllerFSM_4_io_stateOut
      : _io_rankState_0_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_9 =
    _io_rankState_0_T_7 < _MemoryControllerFSM_5_io_stateOut
      ? _MemoryControllerFSM_5_io_stateOut
      : _io_rankState_0_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_11 =
    _io_rankState_0_T_9 < _MemoryControllerFSM_6_io_stateOut
      ? _MemoryControllerFSM_6_io_stateOut
      : _io_rankState_0_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_13 =
    _io_rankState_0_T_11 < _MemoryControllerFSM_7_io_stateOut
      ? _MemoryControllerFSM_7_io_stateOut
      : _io_rankState_0_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_15 =
    _io_rankState_0_T_13 < _MemoryControllerFSM_8_io_stateOut
      ? _MemoryControllerFSM_8_io_stateOut
      : _io_rankState_0_T_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_17 =
    _io_rankState_0_T_15 < _MemoryControllerFSM_9_io_stateOut
      ? _MemoryControllerFSM_9_io_stateOut
      : _io_rankState_0_T_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_19 =
    _io_rankState_0_T_17 < _MemoryControllerFSM_10_io_stateOut
      ? _MemoryControllerFSM_10_io_stateOut
      : _io_rankState_0_T_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_21 =
    _io_rankState_0_T_19 < _MemoryControllerFSM_11_io_stateOut
      ? _MemoryControllerFSM_11_io_stateOut
      : _io_rankState_0_T_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_23 =
    _io_rankState_0_T_21 < _MemoryControllerFSM_12_io_stateOut
      ? _MemoryControllerFSM_12_io_stateOut
      : _io_rankState_0_T_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_25 =
    _io_rankState_0_T_23 < _MemoryControllerFSM_13_io_stateOut
      ? _MemoryControllerFSM_13_io_stateOut
      : _io_rankState_0_T_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_0_T_27 =
    _io_rankState_0_T_25 < _MemoryControllerFSM_14_io_stateOut
      ? _MemoryControllerFSM_14_io_stateOut
      : _io_rankState_0_T_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_1 =
    _MemoryControllerFSM_16_io_stateOut < _MemoryControllerFSM_17_io_stateOut
      ? _MemoryControllerFSM_17_io_stateOut
      : _MemoryControllerFSM_16_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_3 =
    _io_rankState_1_T_1 < _MemoryControllerFSM_18_io_stateOut
      ? _MemoryControllerFSM_18_io_stateOut
      : _io_rankState_1_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_5 =
    _io_rankState_1_T_3 < _MemoryControllerFSM_19_io_stateOut
      ? _MemoryControllerFSM_19_io_stateOut
      : _io_rankState_1_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_7 =
    _io_rankState_1_T_5 < _MemoryControllerFSM_20_io_stateOut
      ? _MemoryControllerFSM_20_io_stateOut
      : _io_rankState_1_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_9 =
    _io_rankState_1_T_7 < _MemoryControllerFSM_21_io_stateOut
      ? _MemoryControllerFSM_21_io_stateOut
      : _io_rankState_1_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_11 =
    _io_rankState_1_T_9 < _MemoryControllerFSM_22_io_stateOut
      ? _MemoryControllerFSM_22_io_stateOut
      : _io_rankState_1_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_13 =
    _io_rankState_1_T_11 < _MemoryControllerFSM_23_io_stateOut
      ? _MemoryControllerFSM_23_io_stateOut
      : _io_rankState_1_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_15 =
    _io_rankState_1_T_13 < _MemoryControllerFSM_24_io_stateOut
      ? _MemoryControllerFSM_24_io_stateOut
      : _io_rankState_1_T_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_17 =
    _io_rankState_1_T_15 < _MemoryControllerFSM_25_io_stateOut
      ? _MemoryControllerFSM_25_io_stateOut
      : _io_rankState_1_T_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_19 =
    _io_rankState_1_T_17 < _MemoryControllerFSM_26_io_stateOut
      ? _MemoryControllerFSM_26_io_stateOut
      : _io_rankState_1_T_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_21 =
    _io_rankState_1_T_19 < _MemoryControllerFSM_27_io_stateOut
      ? _MemoryControllerFSM_27_io_stateOut
      : _io_rankState_1_T_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_23 =
    _io_rankState_1_T_21 < _MemoryControllerFSM_28_io_stateOut
      ? _MemoryControllerFSM_28_io_stateOut
      : _io_rankState_1_T_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_25 =
    _io_rankState_1_T_23 < _MemoryControllerFSM_29_io_stateOut
      ? _MemoryControllerFSM_29_io_stateOut
      : _io_rankState_1_T_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  wire [2:0]  _io_rankState_1_T_27 =
    _io_rankState_1_T_25 < _MemoryControllerFSM_30_io_stateOut
      ? _MemoryControllerFSM_30_io_stateOut
      : _io_rankState_1_T_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11, :160:55]
  Queue128_ControllerRequest reqQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (io_in_ready),
    .io_enq_valid           (io_in_valid),
    .io_enq_bits_rd_en      (io_in_bits_rd_en),
    .io_enq_bits_wr_en      (io_in_bits_wr_en),
    .io_enq_bits_addr       (io_in_bits_addr),
    .io_enq_bits_wdata      (io_in_bits_wdata),
    .io_enq_bits_request_id (io_in_bits_request_id),
    .io_deq_ready
      (|{_GEN_62 & _Queue2048_ControllerRequest_31_io_enq_ready,
         _GEN_60 & _Queue2048_ControllerRequest_30_io_enq_ready,
         _GEN_58 & _Queue2048_ControllerRequest_29_io_enq_ready,
         _GEN_56 & _Queue2048_ControllerRequest_28_io_enq_ready,
         _GEN_54 & _Queue2048_ControllerRequest_27_io_enq_ready,
         _GEN_52 & _Queue2048_ControllerRequest_26_io_enq_ready,
         _GEN_50 & _Queue2048_ControllerRequest_25_io_enq_ready,
         _GEN_48 & _Queue2048_ControllerRequest_24_io_enq_ready,
         _GEN_46 & _Queue2048_ControllerRequest_23_io_enq_ready,
         _GEN_44 & _Queue2048_ControllerRequest_22_io_enq_ready,
         _GEN_42 & _Queue2048_ControllerRequest_21_io_enq_ready,
         _GEN_40 & _Queue2048_ControllerRequest_20_io_enq_ready,
         _GEN_38 & _Queue2048_ControllerRequest_19_io_enq_ready,
         _GEN_36 & _Queue2048_ControllerRequest_18_io_enq_ready,
         _GEN_34 & _Queue2048_ControllerRequest_17_io_enq_ready,
         _GEN_32 & _Queue2048_ControllerRequest_16_io_enq_ready,
         _GEN_30 & _Queue2048_ControllerRequest_15_io_enq_ready,
         _GEN_28 & _Queue2048_ControllerRequest_14_io_enq_ready,
         _GEN_26 & _Queue2048_ControllerRequest_13_io_enq_ready,
         _GEN_24 & _Queue2048_ControllerRequest_12_io_enq_ready,
         _GEN_22 & _Queue2048_ControllerRequest_11_io_enq_ready,
         _GEN_20 & _Queue2048_ControllerRequest_10_io_enq_ready,
         _GEN_18 & _Queue2048_ControllerRequest_9_io_enq_ready,
         _GEN_16 & _Queue2048_ControllerRequest_8_io_enq_ready,
         _GEN_14 & _Queue2048_ControllerRequest_7_io_enq_ready,
         _GEN_12 & _Queue2048_ControllerRequest_6_io_enq_ready,
         _GEN_10 & _Queue2048_ControllerRequest_5_io_enq_ready,
         _GEN_8 & _Queue2048_ControllerRequest_4_io_enq_ready,
         _GEN_6 & _Queue2048_ControllerRequest_3_io_enq_ready,
         _GEN_4 & _Queue2048_ControllerRequest_2_io_enq_ready,
         _GEN_2 & _Queue2048_ControllerRequest_1_io_enq_ready,
         _GEN_0 & _Queue2048_ControllerRequest_io_enq_ready}),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11, :85:31, :86:20, :89:31, :93:29, :95:35, :96:24, :100:{40,47}]
    .io_deq_valid           (_reqQueue_io_deq_valid),
    .io_deq_bits_rd_en      (_reqQueue_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_reqQueue_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_reqQueue_io_deq_bits_addr),
    .io_deq_bits_wdata      (_reqQueue_io_deq_bits_wdata),
    .io_deq_bits_request_id (_reqQueue_io_deq_bits_request_id),
    .io_count               (_reqQueue_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  Queue128_ControllerResponse respQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueue_io_enq_ready),
    .io_enq_valid           (_respArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_enq_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_enq_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_enq_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_enq_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_enq_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_enq_bits_request_id (_respArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_deq_ready           (io_out_ready),
    .io_deq_valid           (io_out_valid),
    .io_deq_bits_rd_en      (io_out_bits_rd_en),
    .io_deq_bits_wr_en      (io_out_bits_wr_en),
    .io_deq_bits_addr       (io_out_bits_addr),
    .io_deq_bits_wdata      (io_out_bits_wdata),
    .io_deq_bits_data       (io_out_bits_data),
    .io_deq_bits_request_id (io_out_bits_request_id),
    .io_count               (_respQueue_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
  Queue2048_PhysicalMemoryCommand cmdQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:35:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_cmdQueue_io_enq_ready),
    .io_enq_valid           (_cmdArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_addr       (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_data       (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_cs         (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_ras        (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_cas        (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_we         (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_enq_bits_request_id (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_deq_ready           (io_memCmd_ready),
    .io_deq_valid           (io_memCmd_valid),
    .io_deq_bits_addr       (io_memCmd_bits_addr),
    .io_deq_bits_data       (io_memCmd_bits_data),
    .io_deq_bits_cs         (io_memCmd_bits_cs),
    .io_deq_bits_ras        (io_memCmd_bits_ras),
    .io_deq_bits_cas        (io_memCmd_bits_cas),
    .io_deq_bits_we         (io_memCmd_bits_we),
    .io_deq_bits_request_id (io_memCmd_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:35:24]
  MemoryControllerFSM MemoryControllerFSM (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:93:20, :120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_1 MemoryControllerFSM_1 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_1_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_1_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_1_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_1_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_1_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_1_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_1_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_1_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_1_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_1_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_1_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_1_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_1_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_1_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_1_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_1_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_1_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_1_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_1_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_1_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_1_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_2 MemoryControllerFSM_2 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_2_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_2_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_2_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_2_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_2_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_2_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_2_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_2_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_2_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_2_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_2_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_2_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_2_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_2_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_2_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_2_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_2_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_2_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_2_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_2_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h2),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_2_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_3 MemoryControllerFSM_3 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_3_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_3_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_3_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_3_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_3_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_3_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_3_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_3_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_3_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_3_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_3_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_3_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_3_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_3_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_3_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_3_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_3_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_3_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_3_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_3_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h3),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_3_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_4 MemoryControllerFSM_4 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_4_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_4_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_4_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_4_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_4_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_4_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_4_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_4_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_4_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_4_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_4_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_4_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_4_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_4_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_4_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_4_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_4_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_4_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_4_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_4_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h4),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_4_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_5 MemoryControllerFSM_5 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_5_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_5_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_5_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_5_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_5_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_5_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_5_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_5_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_5_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_5_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_5_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_5_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_5_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_5_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_5_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_5_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_5_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_5_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_5_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_5_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h5),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_5_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_6 MemoryControllerFSM_6 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_6_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_6_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_6_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_6_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_6_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_6_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_6_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_6_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_6_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_6_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_6_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_6_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_6_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_6_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_6_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_6_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_6_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_6_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_6_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_6_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h6),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_6_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_7 MemoryControllerFSM_7 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_7_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_7_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_7_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_7_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_7_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_7_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_7_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_7_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_7_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_7_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_7_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_7_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_7_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_7_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_7_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_7_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_7_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_7_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_7_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_7_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h7),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_7_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_8 MemoryControllerFSM_8 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_8_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_8_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_8_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_8_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_8_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_8_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_8_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_8_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_8_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_8_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_8_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_8_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_8_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_8_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_8_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_8_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_8_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_8_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_8_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_8_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_8_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_8_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h8),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_8_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_9 MemoryControllerFSM_9 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_9_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_9_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_9_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_9_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_9_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_9_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_9_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_9_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_9_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_9_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_9_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_9_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_9_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_9_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_9_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_9_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_9_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_9_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_9_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_9_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_9_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_9_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h9),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_9_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_10 MemoryControllerFSM_10 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_10_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_10_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_10_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_10_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_10_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_10_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_10_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_10_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_10_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_10_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_10_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_10_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_10_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_10_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_10_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_10_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_10_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_10_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_10_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_10_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_10_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_10_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hA),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_10_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_11 MemoryControllerFSM_11 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_11_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_11_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_11_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_11_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_11_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_11_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_11_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_11_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_11_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_11_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_11_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_11_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_11_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_11_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_11_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_11_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_11_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_11_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_11_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_11_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_11_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_11_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hB),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_11_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_12 MemoryControllerFSM_12 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_12_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_12_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_12_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_12_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_12_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_12_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_12_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_12_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_12_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_12_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_12_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_12_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_12_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_12_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_12_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_12_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_12_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_12_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_12_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_12_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_12_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_12_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hC),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_12_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_13 MemoryControllerFSM_13 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_13_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_13_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_13_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_13_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_13_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_13_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_13_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_13_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_13_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_13_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_13_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_13_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_13_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_13_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_13_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_13_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_13_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_13_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_13_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_13_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_13_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_13_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hD),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_13_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_14 MemoryControllerFSM_14 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_14_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_14_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_14_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_14_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_14_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_14_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_14_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_14_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_14_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_14_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_14_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_14_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_14_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_14_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_14_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_14_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_14_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_14_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_14_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_14_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_14_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_14_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hE),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_14_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_15 MemoryControllerFSM_15 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_15_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_15_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_15_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_15_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_15_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_15_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_15_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_15_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_15_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_15_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_15_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_15_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_15_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_15_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_15_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_15_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_15_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_15_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_15_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_15_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_15_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_15_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hF),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_15_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_16 MemoryControllerFSM_16 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_16_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_16_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_16_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_16_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_16_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_16_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_16_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_16_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_16_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_16_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_16_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_16_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_16_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_16_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_16_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_16_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_16_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_16_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_16_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_16_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_16_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_16_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h10),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_16_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_17 MemoryControllerFSM_17 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_17_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_17_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_17_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_17_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_17_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_17_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_17_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_17_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_17_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_17_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_17_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_17_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_17_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_17_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_17_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_17_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_17_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_17_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_17_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_17_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_17_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_17_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h11),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_17_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_18 MemoryControllerFSM_18 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_18_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_18_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_18_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_18_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_18_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_18_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_18_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_18_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_18_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_18_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_18_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_18_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_18_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_18_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_18_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_18_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_18_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_18_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_18_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_18_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_18_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_18_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h12),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_18_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_19 MemoryControllerFSM_19 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_19_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_19_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_19_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_19_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_19_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_19_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_19_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_19_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_19_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_19_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_19_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_19_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_19_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_19_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_19_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_19_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_19_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_19_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_19_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_19_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_19_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_19_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h13),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_19_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_20 MemoryControllerFSM_20 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_20_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_20_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_20_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_20_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_20_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_20_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_20_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_20_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_20_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_20_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_20_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_20_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_20_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_20_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_20_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_20_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_20_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_20_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_20_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_20_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_20_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_20_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h14),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_20_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_21 MemoryControllerFSM_21 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_21_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_21_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_21_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_21_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_21_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_21_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_21_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_21_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_21_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_21_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_21_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_21_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_21_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_21_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_21_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_21_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_21_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_21_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_21_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_21_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_21_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_21_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h15),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_21_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_22 MemoryControllerFSM_22 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_22_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_22_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_22_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_22_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_22_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_22_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_22_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_22_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_22_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_22_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_22_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_22_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_22_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_22_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_22_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_22_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_22_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_22_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_22_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_22_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_22_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_22_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h16),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_22_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_23 MemoryControllerFSM_23 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_23_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_23_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_23_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_23_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_23_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_23_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_23_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_23_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_23_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_23_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_23_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_23_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_23_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_23_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_23_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_23_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_23_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_23_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_23_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_23_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_23_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_23_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h17),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_23_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_24 MemoryControllerFSM_24 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_24_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_24_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_24_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_24_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_24_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_24_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_24_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_24_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_24_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_24_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_24_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_24_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_24_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_24_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_24_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_24_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_24_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_24_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_24_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_24_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_24_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_24_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h18),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_24_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_25 MemoryControllerFSM_25 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_25_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_25_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_25_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_25_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_25_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_25_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_25_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_25_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_25_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_25_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_25_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_25_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_25_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_25_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_25_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_25_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_25_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_25_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_25_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_25_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_25_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_25_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h19),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_25_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_26 MemoryControllerFSM_26 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_26_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_26_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_26_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_26_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_26_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_26_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_26_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_26_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_26_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_26_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_26_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_26_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_26_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_26_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_26_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_26_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_26_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_26_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_26_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_26_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_26_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_26_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1A),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_26_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_27 MemoryControllerFSM_27 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_27_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_27_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_27_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_27_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_27_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_27_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_27_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_27_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_27_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_27_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_27_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_27_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_27_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_27_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_27_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_27_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_27_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_27_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_27_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_27_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_27_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_27_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1B),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_27_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_28 MemoryControllerFSM_28 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_28_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_28_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_28_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_28_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_28_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_28_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_28_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_28_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_28_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_28_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_28_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_28_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_28_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_28_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_28_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_28_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_28_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_28_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_28_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_28_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_28_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_28_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1C),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_28_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_29 MemoryControllerFSM_29 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_29_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_29_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_29_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_29_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_29_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_29_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_29_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_29_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_29_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_29_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_29_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_29_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_29_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_29_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_29_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_29_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_29_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_29_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_29_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_29_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_29_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_29_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1D),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_29_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_30 MemoryControllerFSM_30 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_30_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_30_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_30_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_30_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_30_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_30_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_30_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_30_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_30_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_30_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_30_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_30_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_30_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_30_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_30_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_30_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_30_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_30_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_30_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_30_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_30_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_30_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1E),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_30_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  MemoryControllerFSM_31 MemoryControllerFSM_31 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_31_io_req_ready),
    .io_req_valid               (_Queue2048_ControllerRequest_31_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_rd_en          (_Queue2048_ControllerRequest_31_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wr_en          (_Queue2048_ControllerRequest_31_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_addr           (_Queue2048_ControllerRequest_31_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_wdata          (_Queue2048_ControllerRequest_31_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_req_bits_request_id     (_Queue2048_ControllerRequest_31_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .io_resp_ready              (_respArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .io_resp_valid              (_MemoryControllerFSM_31_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_31_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_31_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_31_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_31_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_31_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_31_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_31_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_31_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_31_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_31_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_31_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_31_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_31_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_31_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1F),	// @[src/main/scala/memctrl/controller/MemoryController.scala:120:{45,82}, :124:30, :125:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_31_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_0 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_0 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_0 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_0 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_0 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_1 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_1_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_1),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_2 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_2 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_2 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_2 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_2 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_1_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_1_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_1_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_1_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_1_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_1_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_1_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_1_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_2 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_2_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_3),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_4 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_4 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_4 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_4 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_4 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_2_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_2_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_2_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_2_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_2_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_2_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_2_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_2_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_3 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_3_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_5),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_6 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_6 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_6 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_6 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_6 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_3_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_3_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_3_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_3_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_3_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_3_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_3_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_3_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_4 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_4_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_7),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_8 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_8 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_8 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_8 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_8 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_4_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_4_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_4_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_4_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_4_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_4_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_4_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_4_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_5 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_5_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_9),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_10 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_10 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_10 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_10 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_10 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_5_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_5_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_5_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_5_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_5_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_5_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_5_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_5_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_6 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_6_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_11),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_12 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_12 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_12 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_12 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_12 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_6_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_6_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_6_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_6_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_6_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_6_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_6_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_6_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_7 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_7_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_13),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_14 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_14 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_14 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_14 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_14 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_7_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_7_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_7_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_7_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_7_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_7_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_7_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_7_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_8 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_8_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_15),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_16 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_16 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_16 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_16 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_16 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_8_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_8_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_8_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_8_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_8_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_8_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_8_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_8_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_9 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_9_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_17),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_18 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_18 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_18 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_18 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_18 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_9_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_9_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_9_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_9_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_9_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_9_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_9_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_9_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_10 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_10_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_19),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_20 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_20 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_20 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_20 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_20 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_10_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_10_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_10_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_10_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_10_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_10_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_10_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_10_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_11 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_11_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_21),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_22 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_22 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_22 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_22 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_22 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_11_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_11_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_11_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_11_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_11_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_11_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_11_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_11_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_12 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_12_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_23),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_24 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_24 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_24 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_24 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_24 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_12_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_12_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_12_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_12_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_12_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_12_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_12_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_12_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_13 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_13_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_25),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_26 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_26 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_26 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_26 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_26 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_13_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_13_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_13_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_13_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_13_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_13_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_13_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_13_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_14 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_14_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_27),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_28 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_28 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_28 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_28 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_28 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_14_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_14_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_14_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_14_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_14_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_14_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_14_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_14_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_15 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_15_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_29),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_30 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_30 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_30 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_30 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_30 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_15_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_15_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_15_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_15_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_15_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_15_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_15_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_15_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_16 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_16_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_31),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_32 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_32 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_32 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_32 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_32 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_16_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_16_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_16_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_16_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_16_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_16_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_16_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_16_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_17 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_17_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_33),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_34 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_34 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_34 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_34 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_34 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_17_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_17_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_17_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_17_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_17_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_17_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_17_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_17_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_18 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_18_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_35),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_36 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_36 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_36 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_36 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_36 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_18_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_18_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_18_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_18_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_18_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_18_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_18_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_18_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_19 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_19_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_37),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_38 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_38 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_38 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_38 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_38 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_19_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_19_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_19_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_19_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_19_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_19_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_19_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_19_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_20 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_20_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_39),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_40 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_40 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_40 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_40 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_40 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_20_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_20_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_20_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_20_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_20_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_20_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_20_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_20_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_21 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_21_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_41),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_42 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_42 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_42 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_42 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_42 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_21_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_21_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_21_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_21_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_21_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_21_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_21_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_21_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_22 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_22_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_43),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_44 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_44 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_44 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_44 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_44 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_22_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_22_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_22_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_22_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_22_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_22_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_22_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_22_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_23 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_23_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_45),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_46 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_46 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_46 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_46 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_46 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_23_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_23_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_23_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_23_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_23_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_23_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_23_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_23_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_24 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_24_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_47),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_48 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_48 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_48 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_48 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_48 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_24_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_24_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_24_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_24_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_24_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_24_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_24_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_24_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_25 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_25_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_49),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_50 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_50 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_50 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_50 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_50 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_25_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_25_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_25_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_25_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_25_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_25_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_25_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_25_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_26 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_26_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_51),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_52 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_52 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_52 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_52 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_52 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_26_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_26_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_26_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_26_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_26_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_26_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_26_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_26_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_27 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_27_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_53),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_54 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_54 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_54 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_54 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_54 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_27_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_27_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_27_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_27_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_27_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_27_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_27_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_27_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_28 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_28_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_55),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_56 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_56 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_56 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_56 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_56 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_28_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_28_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_28_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_28_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_28_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_28_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_28_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_28_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_29 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_29_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_57),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_58 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_58 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_58 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_58 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_58 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_29_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_29_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_29_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_29_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_29_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_29_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_29_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_29_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_30 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_30_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_59),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_60 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_60 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_60 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_60 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_60 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_30_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_30_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_30_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_30_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_30_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_30_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_30_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_30_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  Queue2048_ControllerRequest Queue2048_ControllerRequest_31 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_Queue2048_ControllerRequest_31_io_enq_ready),
    .io_enq_valid           (_reqQueue_io_deq_valid & _GEN_61),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :84:31, :89:31, :93:{20,29}]
    .io_enq_bits_rd_en      (_GEN_62 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wr_en      (_GEN_62 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_addr       (_GEN_62 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_wdata      (_GEN_62 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_enq_bits_request_id (_GEN_62 ? _reqQueue_io_deq_bits_request_id : 32'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25, :85:31, :89:31, :93:29, :95:35]
    .io_deq_ready           (_MemoryControllerFSM_31_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_deq_valid           (_Queue2048_ControllerRequest_31_io_deq_valid),
    .io_deq_bits_rd_en      (_Queue2048_ControllerRequest_31_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_Queue2048_ControllerRequest_31_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_Queue2048_ControllerRequest_31_io_deq_bits_addr),
    .io_deq_bits_wdata      (_Queue2048_ControllerRequest_31_io_deq_bits_wdata),
    .io_deq_bits_request_id (_Queue2048_ControllerRequest_31_io_deq_bits_request_id),
    .io_count               (_Queue2048_ControllerRequest_31_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:65:11]
  RRArbiter_7 cmdArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .clock                    (clock),
    .io_in_0_ready            (_cmdArb_io_in_0_ready),
    .io_in_0_valid            (_MemoryControllerFSM_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_addr        (_MemoryControllerFSM_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_data        (_MemoryControllerFSM_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_cs          (_MemoryControllerFSM_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_ras         (_MemoryControllerFSM_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_cas         (_MemoryControllerFSM_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_we          (_MemoryControllerFSM_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_request_id  (_MemoryControllerFSM_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_ready            (_cmdArb_io_in_1_ready),
    .io_in_1_valid            (_MemoryControllerFSM_1_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_addr        (_MemoryControllerFSM_1_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_data        (_MemoryControllerFSM_1_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_cs          (_MemoryControllerFSM_1_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_ras         (_MemoryControllerFSM_1_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_cas         (_MemoryControllerFSM_1_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_we          (_MemoryControllerFSM_1_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_request_id  (_MemoryControllerFSM_1_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_ready            (_cmdArb_io_in_2_ready),
    .io_in_2_valid            (_MemoryControllerFSM_2_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_addr        (_MemoryControllerFSM_2_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_data        (_MemoryControllerFSM_2_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_cs          (_MemoryControllerFSM_2_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_ras         (_MemoryControllerFSM_2_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_cas         (_MemoryControllerFSM_2_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_we          (_MemoryControllerFSM_2_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_request_id  (_MemoryControllerFSM_2_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_ready            (_cmdArb_io_in_3_ready),
    .io_in_3_valid            (_MemoryControllerFSM_3_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_addr        (_MemoryControllerFSM_3_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_data        (_MemoryControllerFSM_3_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_cs          (_MemoryControllerFSM_3_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_ras         (_MemoryControllerFSM_3_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_cas         (_MemoryControllerFSM_3_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_we          (_MemoryControllerFSM_3_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_request_id  (_MemoryControllerFSM_3_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_ready            (_cmdArb_io_in_4_ready),
    .io_in_4_valid            (_MemoryControllerFSM_4_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_addr        (_MemoryControllerFSM_4_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_data        (_MemoryControllerFSM_4_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_cs          (_MemoryControllerFSM_4_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_ras         (_MemoryControllerFSM_4_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_cas         (_MemoryControllerFSM_4_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_we          (_MemoryControllerFSM_4_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_request_id  (_MemoryControllerFSM_4_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_ready            (_cmdArb_io_in_5_ready),
    .io_in_5_valid            (_MemoryControllerFSM_5_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_addr        (_MemoryControllerFSM_5_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_data        (_MemoryControllerFSM_5_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_cs          (_MemoryControllerFSM_5_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_ras         (_MemoryControllerFSM_5_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_cas         (_MemoryControllerFSM_5_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_we          (_MemoryControllerFSM_5_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_request_id  (_MemoryControllerFSM_5_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_ready            (_cmdArb_io_in_6_ready),
    .io_in_6_valid            (_MemoryControllerFSM_6_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_addr        (_MemoryControllerFSM_6_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_data        (_MemoryControllerFSM_6_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_cs          (_MemoryControllerFSM_6_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_ras         (_MemoryControllerFSM_6_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_cas         (_MemoryControllerFSM_6_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_we          (_MemoryControllerFSM_6_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_request_id  (_MemoryControllerFSM_6_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_ready            (_cmdArb_io_in_7_ready),
    .io_in_7_valid            (_MemoryControllerFSM_7_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_addr        (_MemoryControllerFSM_7_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_data        (_MemoryControllerFSM_7_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_cs          (_MemoryControllerFSM_7_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_ras         (_MemoryControllerFSM_7_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_cas         (_MemoryControllerFSM_7_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_we          (_MemoryControllerFSM_7_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_request_id  (_MemoryControllerFSM_7_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_ready            (_cmdArb_io_in_8_ready),
    .io_in_8_valid            (_MemoryControllerFSM_8_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_addr        (_MemoryControllerFSM_8_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_data        (_MemoryControllerFSM_8_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_cs          (_MemoryControllerFSM_8_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_ras         (_MemoryControllerFSM_8_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_cas         (_MemoryControllerFSM_8_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_we          (_MemoryControllerFSM_8_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_request_id  (_MemoryControllerFSM_8_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_ready            (_cmdArb_io_in_9_ready),
    .io_in_9_valid            (_MemoryControllerFSM_9_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_addr        (_MemoryControllerFSM_9_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_data        (_MemoryControllerFSM_9_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_cs          (_MemoryControllerFSM_9_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_ras         (_MemoryControllerFSM_9_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_cas         (_MemoryControllerFSM_9_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_we          (_MemoryControllerFSM_9_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_request_id  (_MemoryControllerFSM_9_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_ready           (_cmdArb_io_in_10_ready),
    .io_in_10_valid           (_MemoryControllerFSM_10_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_addr       (_MemoryControllerFSM_10_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_data       (_MemoryControllerFSM_10_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_cs         (_MemoryControllerFSM_10_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_ras        (_MemoryControllerFSM_10_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_cas        (_MemoryControllerFSM_10_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_we         (_MemoryControllerFSM_10_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_request_id (_MemoryControllerFSM_10_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_ready           (_cmdArb_io_in_11_ready),
    .io_in_11_valid           (_MemoryControllerFSM_11_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_addr       (_MemoryControllerFSM_11_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_data       (_MemoryControllerFSM_11_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_cs         (_MemoryControllerFSM_11_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_ras        (_MemoryControllerFSM_11_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_cas        (_MemoryControllerFSM_11_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_we         (_MemoryControllerFSM_11_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_request_id (_MemoryControllerFSM_11_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_ready           (_cmdArb_io_in_12_ready),
    .io_in_12_valid           (_MemoryControllerFSM_12_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_addr       (_MemoryControllerFSM_12_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_data       (_MemoryControllerFSM_12_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_cs         (_MemoryControllerFSM_12_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_ras        (_MemoryControllerFSM_12_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_cas        (_MemoryControllerFSM_12_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_we         (_MemoryControllerFSM_12_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_request_id (_MemoryControllerFSM_12_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_ready           (_cmdArb_io_in_13_ready),
    .io_in_13_valid           (_MemoryControllerFSM_13_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_addr       (_MemoryControllerFSM_13_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_data       (_MemoryControllerFSM_13_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_cs         (_MemoryControllerFSM_13_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_ras        (_MemoryControllerFSM_13_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_cas        (_MemoryControllerFSM_13_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_we         (_MemoryControllerFSM_13_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_request_id (_MemoryControllerFSM_13_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_ready           (_cmdArb_io_in_14_ready),
    .io_in_14_valid           (_MemoryControllerFSM_14_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_addr       (_MemoryControllerFSM_14_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_data       (_MemoryControllerFSM_14_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_cs         (_MemoryControllerFSM_14_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_ras        (_MemoryControllerFSM_14_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_cas        (_MemoryControllerFSM_14_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_we         (_MemoryControllerFSM_14_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_request_id (_MemoryControllerFSM_14_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_ready           (_cmdArb_io_in_15_ready),
    .io_in_15_valid           (_MemoryControllerFSM_15_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_addr       (_MemoryControllerFSM_15_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_data       (_MemoryControllerFSM_15_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_cs         (_MemoryControllerFSM_15_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_ras        (_MemoryControllerFSM_15_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_cas        (_MemoryControllerFSM_15_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_we         (_MemoryControllerFSM_15_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_request_id (_MemoryControllerFSM_15_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_ready           (_cmdArb_io_in_16_ready),
    .io_in_16_valid           (_MemoryControllerFSM_16_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_addr       (_MemoryControllerFSM_16_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_data       (_MemoryControllerFSM_16_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_cs         (_MemoryControllerFSM_16_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_ras        (_MemoryControllerFSM_16_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_cas        (_MemoryControllerFSM_16_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_we         (_MemoryControllerFSM_16_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_request_id (_MemoryControllerFSM_16_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_ready           (_cmdArb_io_in_17_ready),
    .io_in_17_valid           (_MemoryControllerFSM_17_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_addr       (_MemoryControllerFSM_17_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_data       (_MemoryControllerFSM_17_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_cs         (_MemoryControllerFSM_17_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_ras        (_MemoryControllerFSM_17_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_cas        (_MemoryControllerFSM_17_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_we         (_MemoryControllerFSM_17_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_request_id (_MemoryControllerFSM_17_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_ready           (_cmdArb_io_in_18_ready),
    .io_in_18_valid           (_MemoryControllerFSM_18_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_addr       (_MemoryControllerFSM_18_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_data       (_MemoryControllerFSM_18_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_cs         (_MemoryControllerFSM_18_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_ras        (_MemoryControllerFSM_18_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_cas        (_MemoryControllerFSM_18_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_we         (_MemoryControllerFSM_18_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_request_id (_MemoryControllerFSM_18_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_ready           (_cmdArb_io_in_19_ready),
    .io_in_19_valid           (_MemoryControllerFSM_19_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_addr       (_MemoryControllerFSM_19_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_data       (_MemoryControllerFSM_19_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_cs         (_MemoryControllerFSM_19_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_ras        (_MemoryControllerFSM_19_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_cas        (_MemoryControllerFSM_19_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_we         (_MemoryControllerFSM_19_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_request_id (_MemoryControllerFSM_19_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_ready           (_cmdArb_io_in_20_ready),
    .io_in_20_valid           (_MemoryControllerFSM_20_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_addr       (_MemoryControllerFSM_20_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_data       (_MemoryControllerFSM_20_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_cs         (_MemoryControllerFSM_20_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_ras        (_MemoryControllerFSM_20_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_cas        (_MemoryControllerFSM_20_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_we         (_MemoryControllerFSM_20_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_request_id (_MemoryControllerFSM_20_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_ready           (_cmdArb_io_in_21_ready),
    .io_in_21_valid           (_MemoryControllerFSM_21_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_addr       (_MemoryControllerFSM_21_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_data       (_MemoryControllerFSM_21_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_cs         (_MemoryControllerFSM_21_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_ras        (_MemoryControllerFSM_21_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_cas        (_MemoryControllerFSM_21_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_we         (_MemoryControllerFSM_21_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_request_id (_MemoryControllerFSM_21_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_ready           (_cmdArb_io_in_22_ready),
    .io_in_22_valid           (_MemoryControllerFSM_22_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_addr       (_MemoryControllerFSM_22_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_data       (_MemoryControllerFSM_22_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_cs         (_MemoryControllerFSM_22_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_ras        (_MemoryControllerFSM_22_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_cas        (_MemoryControllerFSM_22_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_we         (_MemoryControllerFSM_22_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_request_id (_MemoryControllerFSM_22_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_ready           (_cmdArb_io_in_23_ready),
    .io_in_23_valid           (_MemoryControllerFSM_23_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_addr       (_MemoryControllerFSM_23_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_data       (_MemoryControllerFSM_23_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_cs         (_MemoryControllerFSM_23_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_ras        (_MemoryControllerFSM_23_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_cas        (_MemoryControllerFSM_23_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_we         (_MemoryControllerFSM_23_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_request_id (_MemoryControllerFSM_23_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_ready           (_cmdArb_io_in_24_ready),
    .io_in_24_valid           (_MemoryControllerFSM_24_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_addr       (_MemoryControllerFSM_24_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_data       (_MemoryControllerFSM_24_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_cs         (_MemoryControllerFSM_24_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_ras        (_MemoryControllerFSM_24_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_cas        (_MemoryControllerFSM_24_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_we         (_MemoryControllerFSM_24_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_request_id (_MemoryControllerFSM_24_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_ready           (_cmdArb_io_in_25_ready),
    .io_in_25_valid           (_MemoryControllerFSM_25_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_addr       (_MemoryControllerFSM_25_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_data       (_MemoryControllerFSM_25_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_cs         (_MemoryControllerFSM_25_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_ras        (_MemoryControllerFSM_25_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_cas        (_MemoryControllerFSM_25_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_we         (_MemoryControllerFSM_25_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_request_id (_MemoryControllerFSM_25_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_ready           (_cmdArb_io_in_26_ready),
    .io_in_26_valid           (_MemoryControllerFSM_26_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_addr       (_MemoryControllerFSM_26_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_data       (_MemoryControllerFSM_26_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_cs         (_MemoryControllerFSM_26_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_ras        (_MemoryControllerFSM_26_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_cas        (_MemoryControllerFSM_26_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_we         (_MemoryControllerFSM_26_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_request_id (_MemoryControllerFSM_26_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_ready           (_cmdArb_io_in_27_ready),
    .io_in_27_valid           (_MemoryControllerFSM_27_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_addr       (_MemoryControllerFSM_27_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_data       (_MemoryControllerFSM_27_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_cs         (_MemoryControllerFSM_27_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_ras        (_MemoryControllerFSM_27_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_cas        (_MemoryControllerFSM_27_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_we         (_MemoryControllerFSM_27_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_request_id (_MemoryControllerFSM_27_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_ready           (_cmdArb_io_in_28_ready),
    .io_in_28_valid           (_MemoryControllerFSM_28_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_addr       (_MemoryControllerFSM_28_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_data       (_MemoryControllerFSM_28_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_cs         (_MemoryControllerFSM_28_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_ras        (_MemoryControllerFSM_28_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_cas        (_MemoryControllerFSM_28_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_we         (_MemoryControllerFSM_28_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_request_id (_MemoryControllerFSM_28_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_ready           (_cmdArb_io_in_29_ready),
    .io_in_29_valid           (_MemoryControllerFSM_29_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_addr       (_MemoryControllerFSM_29_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_data       (_MemoryControllerFSM_29_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_cs         (_MemoryControllerFSM_29_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_ras        (_MemoryControllerFSM_29_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_cas        (_MemoryControllerFSM_29_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_we         (_MemoryControllerFSM_29_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_request_id (_MemoryControllerFSM_29_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_ready           (_cmdArb_io_in_30_ready),
    .io_in_30_valid           (_MemoryControllerFSM_30_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_addr       (_MemoryControllerFSM_30_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_data       (_MemoryControllerFSM_30_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_cs         (_MemoryControllerFSM_30_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_ras        (_MemoryControllerFSM_30_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_cas        (_MemoryControllerFSM_30_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_we         (_MemoryControllerFSM_30_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_request_id (_MemoryControllerFSM_30_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_ready           (_cmdArb_io_in_31_ready),
    .io_in_31_valid           (_MemoryControllerFSM_31_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_addr       (_MemoryControllerFSM_31_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_data       (_MemoryControllerFSM_31_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_cs         (_MemoryControllerFSM_31_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_ras        (_MemoryControllerFSM_31_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_cas        (_MemoryControllerFSM_31_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_we         (_MemoryControllerFSM_31_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_request_id (_MemoryControllerFSM_31_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_out_ready             (_cmdQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:35:24]
    .io_out_valid             (_cmdArb_io_out_valid),
    .io_out_bits_addr         (_cmdArb_io_out_bits_addr),
    .io_out_bits_data         (_cmdArb_io_out_bits_data),
    .io_out_bits_cs           (_cmdArb_io_out_bits_cs),
    .io_out_bits_ras          (_cmdArb_io_out_bits_ras),
    .io_out_bits_cas          (_cmdArb_io_out_bits_cas),
    .io_out_bits_we           (_cmdArb_io_out_bits_we),
    .io_out_bits_request_id   (_cmdArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
  AddressDecoder respDecoder (	// @[src/main/scala/memctrl/controller/MemoryController.scala:115:27]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDecoder_io_bankIndex),
    .io_bankGroupIndex (_respDecoder_io_bankGroupIndex),
    .io_rankIndex      (_respDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:115:27]
  RRArbiter_8 respArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
    .clock                    (clock),
    .io_in_0_ready            (_respArb_io_in_0_ready),
    .io_in_0_valid            (_MemoryControllerFSM_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_rd_en       (_MemoryControllerFSM_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_wr_en       (_MemoryControllerFSM_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_addr        (_MemoryControllerFSM_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_wdata       (_MemoryControllerFSM_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_data        (_MemoryControllerFSM_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_0_bits_request_id  (_MemoryControllerFSM_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_ready            (_respArb_io_in_1_ready),
    .io_in_1_valid            (_MemoryControllerFSM_1_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_rd_en       (_MemoryControllerFSM_1_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_wr_en       (_MemoryControllerFSM_1_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_addr        (_MemoryControllerFSM_1_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_wdata       (_MemoryControllerFSM_1_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_data        (_MemoryControllerFSM_1_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_1_bits_request_id  (_MemoryControllerFSM_1_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_ready            (_respArb_io_in_2_ready),
    .io_in_2_valid            (_MemoryControllerFSM_2_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_rd_en       (_MemoryControllerFSM_2_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_wr_en       (_MemoryControllerFSM_2_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_addr        (_MemoryControllerFSM_2_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_wdata       (_MemoryControllerFSM_2_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_data        (_MemoryControllerFSM_2_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_2_bits_request_id  (_MemoryControllerFSM_2_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_ready            (_respArb_io_in_3_ready),
    .io_in_3_valid            (_MemoryControllerFSM_3_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_rd_en       (_MemoryControllerFSM_3_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_wr_en       (_MemoryControllerFSM_3_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_addr        (_MemoryControllerFSM_3_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_wdata       (_MemoryControllerFSM_3_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_data        (_MemoryControllerFSM_3_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_3_bits_request_id  (_MemoryControllerFSM_3_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_ready            (_respArb_io_in_4_ready),
    .io_in_4_valid            (_MemoryControllerFSM_4_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_rd_en       (_MemoryControllerFSM_4_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_wr_en       (_MemoryControllerFSM_4_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_addr        (_MemoryControllerFSM_4_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_wdata       (_MemoryControllerFSM_4_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_data        (_MemoryControllerFSM_4_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_4_bits_request_id  (_MemoryControllerFSM_4_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_ready            (_respArb_io_in_5_ready),
    .io_in_5_valid            (_MemoryControllerFSM_5_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_rd_en       (_MemoryControllerFSM_5_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_wr_en       (_MemoryControllerFSM_5_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_addr        (_MemoryControllerFSM_5_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_wdata       (_MemoryControllerFSM_5_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_data        (_MemoryControllerFSM_5_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_5_bits_request_id  (_MemoryControllerFSM_5_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_ready            (_respArb_io_in_6_ready),
    .io_in_6_valid            (_MemoryControllerFSM_6_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_rd_en       (_MemoryControllerFSM_6_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_wr_en       (_MemoryControllerFSM_6_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_addr        (_MemoryControllerFSM_6_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_wdata       (_MemoryControllerFSM_6_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_data        (_MemoryControllerFSM_6_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_6_bits_request_id  (_MemoryControllerFSM_6_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_ready            (_respArb_io_in_7_ready),
    .io_in_7_valid            (_MemoryControllerFSM_7_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_rd_en       (_MemoryControllerFSM_7_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_wr_en       (_MemoryControllerFSM_7_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_addr        (_MemoryControllerFSM_7_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_wdata       (_MemoryControllerFSM_7_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_data        (_MemoryControllerFSM_7_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_7_bits_request_id  (_MemoryControllerFSM_7_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_ready            (_respArb_io_in_8_ready),
    .io_in_8_valid            (_MemoryControllerFSM_8_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_rd_en       (_MemoryControllerFSM_8_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_wr_en       (_MemoryControllerFSM_8_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_addr        (_MemoryControllerFSM_8_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_wdata       (_MemoryControllerFSM_8_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_data        (_MemoryControllerFSM_8_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_8_bits_request_id  (_MemoryControllerFSM_8_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_ready            (_respArb_io_in_9_ready),
    .io_in_9_valid            (_MemoryControllerFSM_9_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_rd_en       (_MemoryControllerFSM_9_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_wr_en       (_MemoryControllerFSM_9_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_addr        (_MemoryControllerFSM_9_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_wdata       (_MemoryControllerFSM_9_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_data        (_MemoryControllerFSM_9_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_9_bits_request_id  (_MemoryControllerFSM_9_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_ready           (_respArb_io_in_10_ready),
    .io_in_10_valid           (_MemoryControllerFSM_10_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_rd_en      (_MemoryControllerFSM_10_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_wr_en      (_MemoryControllerFSM_10_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_addr       (_MemoryControllerFSM_10_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_wdata      (_MemoryControllerFSM_10_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_data       (_MemoryControllerFSM_10_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_10_bits_request_id (_MemoryControllerFSM_10_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_ready           (_respArb_io_in_11_ready),
    .io_in_11_valid           (_MemoryControllerFSM_11_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_rd_en      (_MemoryControllerFSM_11_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_wr_en      (_MemoryControllerFSM_11_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_addr       (_MemoryControllerFSM_11_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_wdata      (_MemoryControllerFSM_11_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_data       (_MemoryControllerFSM_11_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_11_bits_request_id (_MemoryControllerFSM_11_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_ready           (_respArb_io_in_12_ready),
    .io_in_12_valid           (_MemoryControllerFSM_12_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_rd_en      (_MemoryControllerFSM_12_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_wr_en      (_MemoryControllerFSM_12_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_addr       (_MemoryControllerFSM_12_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_wdata      (_MemoryControllerFSM_12_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_data       (_MemoryControllerFSM_12_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_12_bits_request_id (_MemoryControllerFSM_12_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_ready           (_respArb_io_in_13_ready),
    .io_in_13_valid           (_MemoryControllerFSM_13_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_rd_en      (_MemoryControllerFSM_13_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_wr_en      (_MemoryControllerFSM_13_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_addr       (_MemoryControllerFSM_13_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_wdata      (_MemoryControllerFSM_13_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_data       (_MemoryControllerFSM_13_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_13_bits_request_id (_MemoryControllerFSM_13_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_ready           (_respArb_io_in_14_ready),
    .io_in_14_valid           (_MemoryControllerFSM_14_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_rd_en      (_MemoryControllerFSM_14_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_wr_en      (_MemoryControllerFSM_14_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_addr       (_MemoryControllerFSM_14_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_wdata      (_MemoryControllerFSM_14_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_data       (_MemoryControllerFSM_14_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_14_bits_request_id (_MemoryControllerFSM_14_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_ready           (_respArb_io_in_15_ready),
    .io_in_15_valid           (_MemoryControllerFSM_15_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_rd_en      (_MemoryControllerFSM_15_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_wr_en      (_MemoryControllerFSM_15_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_addr       (_MemoryControllerFSM_15_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_wdata      (_MemoryControllerFSM_15_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_data       (_MemoryControllerFSM_15_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_15_bits_request_id (_MemoryControllerFSM_15_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_ready           (_respArb_io_in_16_ready),
    .io_in_16_valid           (_MemoryControllerFSM_16_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_rd_en      (_MemoryControllerFSM_16_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_wr_en      (_MemoryControllerFSM_16_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_addr       (_MemoryControllerFSM_16_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_wdata      (_MemoryControllerFSM_16_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_data       (_MemoryControllerFSM_16_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_16_bits_request_id (_MemoryControllerFSM_16_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_ready           (_respArb_io_in_17_ready),
    .io_in_17_valid           (_MemoryControllerFSM_17_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_rd_en      (_MemoryControllerFSM_17_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_wr_en      (_MemoryControllerFSM_17_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_addr       (_MemoryControllerFSM_17_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_wdata      (_MemoryControllerFSM_17_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_data       (_MemoryControllerFSM_17_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_17_bits_request_id (_MemoryControllerFSM_17_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_ready           (_respArb_io_in_18_ready),
    .io_in_18_valid           (_MemoryControllerFSM_18_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_rd_en      (_MemoryControllerFSM_18_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_wr_en      (_MemoryControllerFSM_18_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_addr       (_MemoryControllerFSM_18_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_wdata      (_MemoryControllerFSM_18_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_data       (_MemoryControllerFSM_18_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_18_bits_request_id (_MemoryControllerFSM_18_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_ready           (_respArb_io_in_19_ready),
    .io_in_19_valid           (_MemoryControllerFSM_19_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_rd_en      (_MemoryControllerFSM_19_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_wr_en      (_MemoryControllerFSM_19_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_addr       (_MemoryControllerFSM_19_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_wdata      (_MemoryControllerFSM_19_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_data       (_MemoryControllerFSM_19_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_19_bits_request_id (_MemoryControllerFSM_19_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_ready           (_respArb_io_in_20_ready),
    .io_in_20_valid           (_MemoryControllerFSM_20_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_rd_en      (_MemoryControllerFSM_20_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_wr_en      (_MemoryControllerFSM_20_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_addr       (_MemoryControllerFSM_20_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_wdata      (_MemoryControllerFSM_20_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_data       (_MemoryControllerFSM_20_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_20_bits_request_id (_MemoryControllerFSM_20_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_ready           (_respArb_io_in_21_ready),
    .io_in_21_valid           (_MemoryControllerFSM_21_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_rd_en      (_MemoryControllerFSM_21_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_wr_en      (_MemoryControllerFSM_21_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_addr       (_MemoryControllerFSM_21_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_wdata      (_MemoryControllerFSM_21_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_data       (_MemoryControllerFSM_21_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_21_bits_request_id (_MemoryControllerFSM_21_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_ready           (_respArb_io_in_22_ready),
    .io_in_22_valid           (_MemoryControllerFSM_22_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_rd_en      (_MemoryControllerFSM_22_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_wr_en      (_MemoryControllerFSM_22_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_addr       (_MemoryControllerFSM_22_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_wdata      (_MemoryControllerFSM_22_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_data       (_MemoryControllerFSM_22_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_22_bits_request_id (_MemoryControllerFSM_22_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_ready           (_respArb_io_in_23_ready),
    .io_in_23_valid           (_MemoryControllerFSM_23_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_rd_en      (_MemoryControllerFSM_23_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_wr_en      (_MemoryControllerFSM_23_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_addr       (_MemoryControllerFSM_23_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_wdata      (_MemoryControllerFSM_23_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_data       (_MemoryControllerFSM_23_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_23_bits_request_id (_MemoryControllerFSM_23_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_ready           (_respArb_io_in_24_ready),
    .io_in_24_valid           (_MemoryControllerFSM_24_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_rd_en      (_MemoryControllerFSM_24_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_wr_en      (_MemoryControllerFSM_24_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_addr       (_MemoryControllerFSM_24_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_wdata      (_MemoryControllerFSM_24_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_data       (_MemoryControllerFSM_24_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_24_bits_request_id (_MemoryControllerFSM_24_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_ready           (_respArb_io_in_25_ready),
    .io_in_25_valid           (_MemoryControllerFSM_25_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_rd_en      (_MemoryControllerFSM_25_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_wr_en      (_MemoryControllerFSM_25_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_addr       (_MemoryControllerFSM_25_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_wdata      (_MemoryControllerFSM_25_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_data       (_MemoryControllerFSM_25_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_25_bits_request_id (_MemoryControllerFSM_25_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_ready           (_respArb_io_in_26_ready),
    .io_in_26_valid           (_MemoryControllerFSM_26_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_rd_en      (_MemoryControllerFSM_26_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_wr_en      (_MemoryControllerFSM_26_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_addr       (_MemoryControllerFSM_26_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_wdata      (_MemoryControllerFSM_26_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_data       (_MemoryControllerFSM_26_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_26_bits_request_id (_MemoryControllerFSM_26_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_ready           (_respArb_io_in_27_ready),
    .io_in_27_valid           (_MemoryControllerFSM_27_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_rd_en      (_MemoryControllerFSM_27_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_wr_en      (_MemoryControllerFSM_27_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_addr       (_MemoryControllerFSM_27_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_wdata      (_MemoryControllerFSM_27_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_data       (_MemoryControllerFSM_27_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_27_bits_request_id (_MemoryControllerFSM_27_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_ready           (_respArb_io_in_28_ready),
    .io_in_28_valid           (_MemoryControllerFSM_28_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_rd_en      (_MemoryControllerFSM_28_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_wr_en      (_MemoryControllerFSM_28_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_addr       (_MemoryControllerFSM_28_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_wdata      (_MemoryControllerFSM_28_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_data       (_MemoryControllerFSM_28_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_28_bits_request_id (_MemoryControllerFSM_28_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_ready           (_respArb_io_in_29_ready),
    .io_in_29_valid           (_MemoryControllerFSM_29_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_rd_en      (_MemoryControllerFSM_29_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_wr_en      (_MemoryControllerFSM_29_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_addr       (_MemoryControllerFSM_29_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_wdata      (_MemoryControllerFSM_29_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_data       (_MemoryControllerFSM_29_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_29_bits_request_id (_MemoryControllerFSM_29_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_ready           (_respArb_io_in_30_ready),
    .io_in_30_valid           (_MemoryControllerFSM_30_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_rd_en      (_MemoryControllerFSM_30_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_wr_en      (_MemoryControllerFSM_30_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_addr       (_MemoryControllerFSM_30_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_wdata      (_MemoryControllerFSM_30_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_data       (_MemoryControllerFSM_30_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_30_bits_request_id (_MemoryControllerFSM_30_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_ready           (_respArb_io_in_31_ready),
    .io_in_31_valid           (_MemoryControllerFSM_31_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_rd_en      (_MemoryControllerFSM_31_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_wr_en      (_MemoryControllerFSM_31_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_addr       (_MemoryControllerFSM_31_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_wdata      (_MemoryControllerFSM_31_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_data       (_MemoryControllerFSM_31_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_in_31_bits_request_id (_MemoryControllerFSM_31_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:59:11]
    .io_out_ready             (_respQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
    .io_out_valid             (_respArb_io_out_valid),
    .io_out_bits_rd_en        (_respArb_io_out_bits_rd_en),
    .io_out_bits_wr_en        (_respArb_io_out_bits_wr_en),
    .io_out_bits_addr         (_respArb_io_out_bits_addr),
    .io_out_bits_wdata        (_respArb_io_out_bits_wdata),
    .io_out_bits_data         (_respArb_io_out_bits_data),
    .io_out_bits_request_id   (_respArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:132:23]
  CommandQueuePerformanceStatistics requestQueueTracker (	// @[src/main/scala/memctrl/controller/MemoryController.scala:142:37]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (_cmdQueue_io_enq_ready & _cmdArb_io_out_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/MemoryController.scala:35:24, :108:22]
    .io_in_bits_addr        (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_in_bits_data        (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_in_bits_cs          (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_in_bits_ras         (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_in_bits_cas         (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_in_bits_we          (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_in_bits_request_id  (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:22]
    .io_out_fire            (io_phyResp_valid),
    .io_out_bits_addr       (io_phyResp_bits_addr),
    .io_out_bits_data       (io_phyResp_bits_data),
    .io_out_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:142:37]
  assign io_rankState_0 =
    _io_rankState_0_T_27 < _MemoryControllerFSM_15_io_stateOut
      ? _MemoryControllerFSM_15_io_stateOut
      : _io_rankState_0_T_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :59:11, :160:55]
  assign io_rankState_1 =
    _io_rankState_1_T_27 < _MemoryControllerFSM_31_io_stateOut
      ? _MemoryControllerFSM_31_io_stateOut
      : _io_rankState_1_T_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :59:11, :160:55]
  assign io_reqQueueCount = _reqQueue_io_count[3:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :29:25, :151:20]
  assign io_respQueueCount = _respQueue_io_count[3:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :30:25, :152:21]
  assign io_fsmReqQueueCounts_0 = _Queue2048_ControllerRequest_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_1 = _Queue2048_ControllerRequest_1_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_2 = _Queue2048_ControllerRequest_2_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_3 = _Queue2048_ControllerRequest_3_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_4 = _Queue2048_ControllerRequest_4_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_5 = _Queue2048_ControllerRequest_5_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_6 = _Queue2048_ControllerRequest_6_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_7 = _Queue2048_ControllerRequest_7_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_8 = _Queue2048_ControllerRequest_8_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_9 = _Queue2048_ControllerRequest_9_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_10 = _Queue2048_ControllerRequest_10_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_11 = _Queue2048_ControllerRequest_11_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_12 = _Queue2048_ControllerRequest_12_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_13 = _Queue2048_ControllerRequest_13_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_14 = _Queue2048_ControllerRequest_14_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_15 = _Queue2048_ControllerRequest_15_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_16 = _Queue2048_ControllerRequest_16_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_17 = _Queue2048_ControllerRequest_17_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_18 = _Queue2048_ControllerRequest_18_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_19 = _Queue2048_ControllerRequest_19_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_20 = _Queue2048_ControllerRequest_20_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_21 = _Queue2048_ControllerRequest_21_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_22 = _Queue2048_ControllerRequest_22_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_23 = _Queue2048_ControllerRequest_23_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_24 = _Queue2048_ControllerRequest_24_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_25 = _Queue2048_ControllerRequest_25_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_26 = _Queue2048_ControllerRequest_26_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_27 = _Queue2048_ControllerRequest_27_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_28 = _Queue2048_ControllerRequest_28_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_29 = _Queue2048_ControllerRequest_29_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_30 = _Queue2048_ControllerRequest_30_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
  assign io_fsmReqQueueCounts_31 = _Queue2048_ControllerRequest_31_io_count[2:0];	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :65:11, :154:29]
endmodule

module SystemQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
               reset,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
    else	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29, :71:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    initial begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        end	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7, :70:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SystemQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:74:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:74:23]
  SystemQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:75:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:75:23]
endmodule

module SingleChannelSystem(	// @[src/main/scala/memctrl/System.scala:27:7]
  input         clock,	// @[src/main/scala/memctrl/System.scala:27:7]
                reset,	// @[src/main/scala/memctrl/System.scala:27:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/System.scala:30:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:30:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/System.scala:30:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/System.scala:30:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_1,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_16,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_17,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_18,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_19,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_20,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_21,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_22,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_23,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_24,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_25,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_26,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_27,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_28,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_29,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_30,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_31,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [1:0]  io_activeRanks	// @[src/main/scala/memctrl/System.scala:30:14]
);

  wire        _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_out_bits_request_id;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_data;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_we;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _channel_io_memCmd_ready;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire        _channel_io_phyResp_valid;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_data;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/System.scala:32:23]
  reg  [31:0] requestId;	// @[src/main/scala/memctrl/System.scala:42:26]
  wire        inputFire = io_in_valid & _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:33:33, :46:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/System.scala:27:7]
    if (reset)	// @[src/main/scala/memctrl/System.scala:27:7]
      requestId <= 32'h0;	// @[src/main/scala/memctrl/System.scala:42:26]
    else if (inputFire)	// @[src/main/scala/memctrl/System.scala:46:33]
      requestId <= requestId + 32'h1;	// @[src/main/scala/memctrl/System.scala:42:26, :51:28]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/System.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/memctrl/System.scala:27:7]
    initial begin	// @[src/main/scala/memctrl/System.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/System.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/System.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/System.scala:27:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/memctrl/System.scala:27:7]
        requestId = _RANDOM[/*Zero width*/ 1'b0];	// @[src/main/scala/memctrl/System.scala:27:7, :42:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Channel channel (	// @[src/main/scala/memctrl/System.scala:32:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channel_io_memCmd_ready),
    .io_memCmd_valid            (_memory_controller_io_memCmd_valid),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_addr        (_memory_controller_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_data        (_memory_controller_io_memCmd_bits_data),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_cs          (_memory_controller_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_ras         (_memory_controller_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_cas         (_memory_controller_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_we          (_memory_controller_io_memCmd_bits_we),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_request_id  (_memory_controller_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_phyResp_valid           (_channel_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channel_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channel_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channel_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/System.scala:32:23]
  MultiRankMemoryController memory_controller (	// @[src/main/scala/memctrl/System.scala:33:33]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_memory_controller_io_in_ready),
    .io_in_valid                (io_in_valid),
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/System.scala:42:26]
    .io_out_ready               (io_out_ready),
    .io_out_valid               (_memory_controller_io_out_valid),
    .io_out_bits_rd_en          (_memory_controller_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_memory_controller_io_out_bits_wr_en),
    .io_out_bits_addr           (_memory_controller_io_out_bits_addr),
    .io_out_bits_wdata          (io_out_bits_wdata),
    .io_out_bits_data           (io_out_bits_data),
    .io_out_bits_request_id     (_memory_controller_io_out_bits_request_id),
    .io_memCmd_ready            (_channel_io_memCmd_ready),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_memCmd_valid            (_memory_controller_io_memCmd_valid),
    .io_memCmd_bits_addr        (_memory_controller_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_memory_controller_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_memory_controller_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_memory_controller_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_memory_controller_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_memory_controller_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_memory_controller_io_memCmd_bits_request_id),
    .io_phyResp_valid           (_channel_io_phyResp_valid),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_addr       (_channel_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_data       (_channel_io_phyResp_bits_data),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_request_id (_channel_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_rankState_0             (_memory_controller_io_rankState_0),
    .io_rankState_1             (_memory_controller_io_rankState_1),
    .io_reqQueueCount           (io_reqQueueCount),
    .io_respQueueCount          (io_respQueueCount),
    .io_fsmReqQueueCounts_0     (io_fsmReqQueueCounts_0),
    .io_fsmReqQueueCounts_1     (io_fsmReqQueueCounts_1),
    .io_fsmReqQueueCounts_2     (io_fsmReqQueueCounts_2),
    .io_fsmReqQueueCounts_3     (io_fsmReqQueueCounts_3),
    .io_fsmReqQueueCounts_4     (io_fsmReqQueueCounts_4),
    .io_fsmReqQueueCounts_5     (io_fsmReqQueueCounts_5),
    .io_fsmReqQueueCounts_6     (io_fsmReqQueueCounts_6),
    .io_fsmReqQueueCounts_7     (io_fsmReqQueueCounts_7),
    .io_fsmReqQueueCounts_8     (io_fsmReqQueueCounts_8),
    .io_fsmReqQueueCounts_9     (io_fsmReqQueueCounts_9),
    .io_fsmReqQueueCounts_10    (io_fsmReqQueueCounts_10),
    .io_fsmReqQueueCounts_11    (io_fsmReqQueueCounts_11),
    .io_fsmReqQueueCounts_12    (io_fsmReqQueueCounts_12),
    .io_fsmReqQueueCounts_13    (io_fsmReqQueueCounts_13),
    .io_fsmReqQueueCounts_14    (io_fsmReqQueueCounts_14),
    .io_fsmReqQueueCounts_15    (io_fsmReqQueueCounts_15),
    .io_fsmReqQueueCounts_16    (io_fsmReqQueueCounts_16),
    .io_fsmReqQueueCounts_17    (io_fsmReqQueueCounts_17),
    .io_fsmReqQueueCounts_18    (io_fsmReqQueueCounts_18),
    .io_fsmReqQueueCounts_19    (io_fsmReqQueueCounts_19),
    .io_fsmReqQueueCounts_20    (io_fsmReqQueueCounts_20),
    .io_fsmReqQueueCounts_21    (io_fsmReqQueueCounts_21),
    .io_fsmReqQueueCounts_22    (io_fsmReqQueueCounts_22),
    .io_fsmReqQueueCounts_23    (io_fsmReqQueueCounts_23),
    .io_fsmReqQueueCounts_24    (io_fsmReqQueueCounts_24),
    .io_fsmReqQueueCounts_25    (io_fsmReqQueueCounts_25),
    .io_fsmReqQueueCounts_26    (io_fsmReqQueueCounts_26),
    .io_fsmReqQueueCounts_27    (io_fsmReqQueueCounts_27),
    .io_fsmReqQueueCounts_28    (io_fsmReqQueueCounts_28),
    .io_fsmReqQueueCounts_29    (io_fsmReqQueueCounts_29),
    .io_fsmReqQueueCounts_30    (io_fsmReqQueueCounts_30),
    .io_fsmReqQueueCounts_31    (io_fsmReqQueueCounts_31)
  );	// @[src/main/scala/memctrl/System.scala:33:33]
  SystemQueuePerformanceStatistics perfStats (	// @[src/main/scala/memctrl/System.scala:72:27]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire),	// @[src/main/scala/memctrl/System.scala:46:33]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/System.scala:42:26]
    .io_out_fire            (_memory_controller_io_out_valid & io_out_ready),	// @[src/main/scala/memctrl/System.scala:33:33, :47:33]
    .io_out_bits_rd_en      (_memory_controller_io_out_bits_rd_en),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_wr_en      (_memory_controller_io_out_bits_wr_en),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_addr       (_memory_controller_io_out_bits_addr),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_request_id (_memory_controller_io_out_bits_request_id)	// @[src/main/scala/memctrl/System.scala:33:33]
  );	// @[src/main/scala/memctrl/System.scala:72:27]
  assign io_in_ready = _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_valid = _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_rd_en = _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_wr_en = _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_addr = _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_request_id = _memory_controller_io_out_bits_request_id;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_0 = _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_1 = _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_activeRanks =
    {1'h0, |_memory_controller_io_rankState_0}
    + {1'h0, |_memory_controller_io_rankState_1};	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :88:{62,65}]
endmodule



// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;
    
    initial begin
        $sformat(filename, "bank_req_queue_stats_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "bank_resp_queue_stats_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsInput #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "input_request_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsOutput #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "output_response_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_request_queue_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_response_queue_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_request_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_response_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("input_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG INPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("output_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG OUTPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

