Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: FX3_SLAVE_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FX3_SLAVE_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FX3_SLAVE_TOP"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : FX3_SLAVE_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/data/git/jcfpga/FX3_SLAVE_IF/DATA_TO_GPIFII_FIFO.vhd" into library work
Parsing entity <DATA_TO_GPIFII_FIFO>.
Parsing architecture <DATA_TO_GPIFII_FIFO_a> of entity <data_to_gpifii_fifo>.
Parsing VHDL file "/media/data/git/jcfpga/FX3_SLAVE_IF/DATA_FROM_GPIFII_FIFO.vhd" into library work
Parsing entity <DATA_FROM_GPIFII_FIFO>.
Parsing architecture <DATA_FROM_GPIFII_FIFO_a> of entity <data_from_gpifii_fifo>.
Parsing VHDL file "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" into library work
Parsing entity <FX3_SLAVE_IF>.
Parsing architecture <RTL> of entity <fx3_slave_if>.
Parsing VHDL file "/media/data/git/jcfpga/FX3_SLAVE_IF/FX3_SLAVE_TOP.vhd" into library work
Parsing entity <FX3_SLAVE_TOP>.
Parsing architecture <Behavioral> of entity <fx3_slave_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FX3_SLAVE_TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <FX3_SLAVE_IF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <DATA_TO_GPIFII_FIFO> (architecture <DATA_TO_GPIFII_FIFO_a>) from library <work>.

Elaborating entity <DATA_FROM_GPIFII_FIFO> (architecture <DATA_FROM_GPIFII_FIFO_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" Line 186: Assignment to i_gpifii_flaga1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" Line 199: Assignment to i_last_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" Line 310: Assignment to i_gpifii_epswitch ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" Line 366: Assignment to i_gpifii_dout1 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FX3_SLAVE_TOP>.
    Related source file is "/media/data/git/jcfpga/FX3_SLAVE_IF/FX3_SLAVE_TOP.vhd".
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/FX3_SLAVE_TOP.vhd" line 69: Output port <FIFO_RDDAT_O> of the instance <FX3_SLAVE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/FX3_SLAVE_TOP.vhd" line 69: Output port <FIFO0_FULL_O> of the instance <FX3_SLAVE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/FX3_SLAVE_TOP.vhd" line 69: Output port <FIFO_EMPTY_O> of the instance <FX3_SLAVE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/FX3_SLAVE_TOP.vhd" line 69: Output port <GPIFII_PCLK> of the instance <FX3_SLAVE_INST> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FX3_SLAVE_TOP> synthesized.

Synthesizing Unit <FX3_SLAVE_IF>.
    Related source file is "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd".
        G_WRDAT_W = 32
WARNING:Xst:647 - Input <FIFO_ENABLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 143: Output port <rd_data_count> of the instance <I0_DATA_TO_GPIFII_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 143: Output port <almost_full> of the instance <I0_DATA_TO_GPIFII_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 143: Output port <empty> of the instance <I0_DATA_TO_GPIFII_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 143: Output port <almost_empty> of the instance <I0_DATA_TO_GPIFII_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 167: Output port <full> of the instance <I_DATA_FROM_GPIFII_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 167: Output port <almost_full> of the instance <I_DATA_FROM_GPIFII_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/data/git/jcfpga/FX3_SLAVE_IF/fx3_slave_if.vhd" line 167: Output port <almost_empty> of the instance <I_DATA_FROM_GPIFII_FIFO> is unconnected or connected to loadless signal.
    Register <I_GPIFII_SLOE_N> equivalent to <I_GPIFII_SLRD_N> has been removed
    Found 1-bit register for signal <I_GPIFII_FLAGB>.
    Found 4-bit register for signal <I_PRESENT_STATE>.
    Found 16-bit register for signal <I_TX_CNT>.
    Found 1-bit register for signal <I_FIFO_RDEN1>.
    Found 1-bit register for signal <I_GPIFII_SLWR_N1>.
    Found 1-bit register for signal <I_GPIFII_SLWR_N2>.
    Found 1-bit register for signal <I_GPIFII_OUTEN1>.
    Found 1-bit register for signal <I_GPIFII_OUTEN2>.
    Found 5-bit register for signal <I_GPIFII_ADDR>.
    Found 1-bit register for signal <I_GPIFII_SLCS_N>.
    Found 1-bit register for signal <I_GPIFII_SLRD_N>.
    Found 1-bit register for signal <I_GPIFII_SLWR_N>.
    Found 32-bit register for signal <I_GPIFII_DOUT>.
    Found 32-bit register for signal <I_GPIFII_DIN>.
    Found 1-bit register for signal <I_GPIFII_SLRD_N1>.
    Found 1-bit register for signal <I_GPIFII_SLRD_N2>.
    Found 1-bit register for signal <I_GPIFII_SLRD_N3>.
    Found 1-bit register for signal <I_GPIFII_FLAGA>.
    Found finite state machine <FSM_0> for signal <I_PRESENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <I_TX_CNT[15]_GND_6_o_add_10_OUT> created at line 1241.
    Found 1-bit tristate buffer for signal <GPIFII_D<31>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<30>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<29>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<28>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<27>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<26>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<25>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<24>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<23>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<22>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<21>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<20>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<19>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<18>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<17>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<16>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<15>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<14>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<13>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<12>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<11>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<10>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<9>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<8>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<7>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<6>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<5>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<4>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<3>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<2>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<1>> created at line 48
    Found 1-bit tristate buffer for signal <GPIFII_D<0>> created at line 48
    WARNING:Xst:2404 -  FFs/Latches <I_GPIFII_PKTEND_N<0:0>> (without init value) have a constant value of 1 in block <FX3_SLAVE_IF>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <FX3_SLAVE_IF> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 17
 1-bit register                                        : 13
 16-bit register                                       : 1
 32-bit register                                       : 2
 5-bit register                                        : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <DATA_TO_GPIFII_FIFO.ngc>.
Reading core <DATA_FROM_GPIFII_FIFO.ngc>.
Loading core <DATA_TO_GPIFII_FIFO> for timing and area information for instance <I0_DATA_TO_GPIFII_FIFO>.
Loading core <DATA_FROM_GPIFII_FIFO> for timing and area information for instance <I_DATA_FROM_GPIFII_FIFO>.
INFO:Xst:2261 - The FF/Latch <I_GPIFII_ADDR_2> in Unit <FX3_SLAVE_INST> is equivalent to the following 2 FFs/Latches, which will be removed : <I_GPIFII_ADDR_3> <I_GPIFII_ADDR_4> 
WARNING:Xst:1426 - The value init of the FF/Latch I_GPIFII_SLCS_N hinder the constant cleaning in the block FX3_SLAVE_INST.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <I_GPIFII_ADDR_2> has a constant value of 0 in block <FX3_SLAVE_INST>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <FX3_SLAVE_IF>.
The following registers are absorbed into counter <I_TX_CNT>: 1 register on signal <I_TX_CNT>.
Unit <FX3_SLAVE_IF> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 82
 Flip-Flops                                            : 82
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch I_GPIFII_SLCS_N hinder the constant cleaning in the block FX3_SLAVE_IF.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <I_GPIFII_ADDR_2> has a constant value of 0 in block <FX3_SLAVE_IF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_GPIFII_ADDR_3> has a constant value of 0 in block <FX3_SLAVE_IF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_GPIFII_ADDR_4> has a constant value of 0 in block <FX3_SLAVE_IF>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FX3_SLAVE_INST/FSM_0> on signal <I_PRESENT_STATE[1:14]> with one-hot encoding.
---------------------------------
 State         | Encoding
---------------------------------
 idle          | 00000000000001
 wr_addr_phase | 00000000000100
 write         | 00000000001000
 read          | 00000000000010
 terminate1    | 00000000010000
 terminate2    | 00000001000000
 terminate3    | 00000010000000
 terminate4    | 00000100000000
 terminate5    | 00001000000000
 terminate6    | 00010000000000
 terminate7    | 00100000000000
 terminate8    | 01000000000000
 terminate9    | 10000000000000
 terminate10   | 00000000100000
---------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch I_GPIFII_ADDR_0 hinder the constant cleaning in the block FX3_SLAVE_IF.
   You should achieve better results by setting this init to 1.

Optimizing unit <FX3_SLAVE_TOP> ...
INFO:Xst:3203 - The FF/Latch <FX3_SLAVE_INST/I_GPIFII_SLWR_N> in Unit <FX3_SLAVE_TOP> is the opposite to the following FF/Latch, which will be removed : <FX3_SLAVE_INST/I_FIFO_RDEN1> 
INFO:Xst:3203 - The FF/Latch <FX3_SLAVE_INST/I_GPIFII_OUTEN1> in Unit <FX3_SLAVE_TOP> is the opposite to the following FF/Latch, which will be removed : <FX3_SLAVE_INST/I_GPIFII_SLWR_N1> 
INFO:Xst:3203 - The FF/Latch <FX3_SLAVE_INST/I_GPIFII_SLWR_N2> in Unit <FX3_SLAVE_TOP> is the opposite to the following FF/Latch, which will be removed : <FX3_SLAVE_INST/I_GPIFII_OUTEN2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FX3_SLAVE_TOP, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 

Final Macro Processing ...

Processing Unit <FX3_SLAVE_TOP> :
	Found 2-bit shift register for signal <FX3_SLAVE_INST/I_PRESENT_STATE_FSM_FFd1>.
	Found 3-bit shift register for signal <FX3_SLAVE_INST/I_PRESENT_STATE_FSM_FFd3-In>.
	Found 3-bit shift register for signal <FX3_SLAVE_INST/I_GPIFII_SLRD_N3>.
Unit <FX3_SLAVE_TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98
# Shift Registers                                      : 3
 2-bit shift register                                  : 1
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FX3_SLAVE_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 684
#      GND                         : 5
#      INV                         : 17
#      LUT1                        : 43
#      LUT2                        : 112
#      LUT3                        : 31
#      LUT4                        : 109
#      LUT5                        : 21
#      LUT6                        : 98
#      MUXCY                       : 143
#      MUXF7                       : 32
#      VCC                         : 3
#      XORCY                       : 70
# FlipFlops/Latches                : 521
#      FD                          : 88
#      FDC                         : 225
#      FDCE                        : 146
#      FDE                         : 8
#      FDP                         : 21
#      FDPE                        : 8
#      FDR                         : 16
#      FDRE                        : 8
#      ODDR2                       : 1
# RAMS                             : 30
#      RAMB16BWER                  : 30
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 49
#      IBUF                        : 4
#      IOBUF                       : 32
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             520  out of  184304     0%  
 Number of Slice LUTs:                  434  out of  92152     0%  
    Number used as Logic:               431  out of  92152     0%  
    Number used as Memory:                3  out of  21680     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    735
   Number with an unused Flip Flop:     215  out of    735    29%  
   Number with an unused LUT:           301  out of    735    40%  
   Number of fully used LUT-FF pairs:   219  out of    735    29%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    338    14%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               30  out of    268    11%  
    Number using Block RAM only:         30
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
GPIFII_ADDR_4_OBUF                 | NONE(FX3_SLAVE_INST/I_ODDR2)| 1     |
LED_OBUF                           | NONE(FX3_SLAVE_INST/I_ODDR2)| 1     |
CLOCK                              | IBUF+BUFG                   | 553   |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.364ns (Maximum Frequency: 229.163MHz)
   Minimum input arrival time before clock: 2.335ns
   Maximum output required time after clock: 4.323ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 4.364ns (frequency: 229.163MHz)
  Total number of paths / destination ports: 4620 / 1994
-------------------------------------------------------------------------
Delay:               4.364ns (Levels of Logic = 4)
  Source:            FX3_SLAVE_INST/I_GPIFII_SLWR_N (FF)
  Destination:       FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: FX3_SLAVE_INST/I_GPIFII_SLWR_N to FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  FX3_SLAVE_INST/I_GPIFII_SLWR_N (FX3_SLAVE_INST/I_GPIFII_SLWR_N)
     INV:I->O              6   0.206   0.849  FX3_SLAVE_INST/I_GPIFII_SLWR_N_inv1_INV_0 (FX3_SLAVE_INST/I_FIFO_RDEN1)
     begin scope: 'FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO:rd_en'
     LUT3:I1->O           16   0.203   1.005  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     begin scope: 'FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENB'
     LUT4:I3->O            3   0.205   0.650  bindec_b.bindec_inst_b/Mmux_ENOUT<7>11 (enb_array<7>)
     RAMB16BWER:ENB            0.220          ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      4.364ns (1.281ns logic, 3.083ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              2.335ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: CLOCK rising

  Data Path: RESET to FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  RESET_IBUF (RESET_IBUF)
     begin scope: 'FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO:rst'
     FDP:PRE                   0.430          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    ----------------------------------------
    Total                      2.335ns (1.652ns logic, 0.683ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 70 / 38
-------------------------------------------------------------------------
Offset:              4.323ns (Levels of Logic = 1)
  Source:            FX3_SLAVE_INST/I_GPIFII_SLWR_N2 (FF)
  Destination:       GPIFII_D<31> (PAD)
  Source Clock:      CLOCK rising

  Data Path: FX3_SLAVE_INST/I_GPIFII_SLWR_N2 to GPIFII_D<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.447   1.305  FX3_SLAVE_INST/I_GPIFII_SLWR_N2 (FX3_SLAVE_INST/I_GPIFII_SLWR_N2)
     OBUF:I->O                 2.571          GPIFII_SLWR_N_OBUF (GPIFII_SLWR_N)
    ----------------------------------------
    Total                      4.323ns (3.018ns logic, 1.305ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            CLOCK (PAD)
  Destination:       GPIFII_PCLK (PAD)

  Data Path: CLOCK to GPIFII_PCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  CLOCK_IBUF (GPIFII_PCLK_OBUF)
     OBUF:I->O                 2.571          GPIFII_PCLK_OBUF (GPIFII_PCLK)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.364|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.21 secs
 
--> 


Total memory usage is 405396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :   34 (   0 filtered)

