// Seed: 2671812837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1'd0;
  wire id_5 = id_1++;
  assign module_1.id_1 = 0;
  wire id_6 = id_4;
endmodule
module module_1 (
    output tri0 id_0
    , id_6,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  wire id_7 = id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  wire id_8;
  wire id_9;
endmodule
