{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623518277749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623518277750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 20:17:57 2021 " "Processing started: Sat Jun 12 20:17:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623518277750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623518277750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SaleTerminal -c SaleTerminal " "Command: quartus_sta SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623518277750 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623518277891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_PLL 16 " "Ignored 16 assignments for entity \"VGA_PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623518278393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623518278393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623518278393 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1623518278393 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_PLL_0002 317 " "Ignored 317 assignments for entity \"VGA_PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1623518278393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623518278680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518278726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518278726 ""}
{ "Info" "ISTA_SDC_FOUND" "SaleTerminal.sdc " "Reading SDC File: 'SaleTerminal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1623518279315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 22 VGA_CLK port " "Ignored filter at SaleTerminal.sdc(22): VGA_CLK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"40.0 MHz\" -name VGA_CLK \[get_ports VGA_CLK\] " "create_clock -period \"40.0 MHz\" -name VGA_CLK \[get_ports VGA_CLK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279317 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1623518279317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 87 VGA_R* port " "Ignored filter at SaleTerminal.sdc(87): VGA_R* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 87 VGA_CLK clock " "Ignored filter at SaleTerminal.sdc(87): VGA_CLK could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock VGA_CLK 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock VGA_CLK 0.220 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279318 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(87): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock VGA_CLK -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock VGA_CLK -1.506 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279318 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(88): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 89 VGA_G* port " "Ignored filter at SaleTerminal.sdc(89): VGA_G* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock VGA_CLK 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock VGA_CLK 0.212 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279318 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(89): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock VGA_CLK -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock VGA_CLK -1.519 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279319 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(90): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 91 VGA_B* port " "Ignored filter at SaleTerminal.sdc(91): VGA_B* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock VGA_CLK 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock VGA_CLK 0.264 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279319 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(91): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock VGA_CLK -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock VGA_CLK -1.519 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279319 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(92): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 93 VGA_BLANK_N port " "Ignored filter at SaleTerminal.sdc(93): VGA_BLANK_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock VGA_CLK 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock VGA_CLK 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279319 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock VGA_CLK -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock VGA_CLK -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623518279320 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623518279320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623518279324 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623518279325 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623518279334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.356 " "Worst-case setup slack is 16.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.356               0.000 CLOCK_50  " "   16.356               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518279349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 CLOCK_50  " "    0.314               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518279352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518279355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518279358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.225 " "Worst-case minimum pulse width slack is 9.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.225               0.000 CLOCK_50  " "    9.225               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518279360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518279360 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623518279373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623518279405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623518280403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623518280462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.441 " "Worst-case setup slack is 16.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.441               0.000 CLOCK_50  " "   16.441               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518280470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 CLOCK_50  " "    0.301               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518280475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518280477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518280480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.283 " "Worst-case minimum pulse width slack is 9.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.283               0.000 CLOCK_50  " "    9.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518280482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518280482 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623518280495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623518280653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623518281494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623518281548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.884 " "Worst-case setup slack is 17.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.884               0.000 CLOCK_50  " "   17.884               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518281551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518281555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518281558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518281560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.110 " "Worst-case minimum pulse width slack is 9.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.110               0.000 CLOCK_50  " "    9.110               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518281562 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623518281573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623518281727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.072 " "Worst-case setup slack is 18.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.072               0.000 CLOCK_50  " "   18.072               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518281730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518281734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518281736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623518281739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.072 " "Worst-case minimum pulse width slack is 9.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.072               0.000 CLOCK_50  " "    9.072               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623518281741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623518281741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623518283137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623518283138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623518283181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 20:18:03 2021 " "Processing ended: Sat Jun 12 20:18:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623518283181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623518283181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623518283181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623518283181 ""}
