// Seed: 1978608082
module module_0;
  uwire id_1 = -1, id_2;
  assign module_3.id_3 = 0;
endmodule
module module_1;
  string id_1 = "", id_2, id_3;
  integer id_4;
  assign id_2 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule : SymbolIdentifier
module module_2;
  assign id_2 = ~&id_2;
  wire id_3;
  uwire id_4 = id_1[-1] + id_4, id_5, id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 <= id_1;
  module_0 modCall_1 ();
  initial $display(id_1, id_5 - -1);
endmodule
