#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan  3 11:51:46 2022
# Process ID: 15176
# Current directory: C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8348 C:\Users\ASUS\Desktop\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr
# Log file: C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/vivado.log
# Journal file: C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4\vivado.jou
# Running On: LAPTOP-72CGHN6E, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 8433 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
generate_target all [get_files C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
export_ip_user_files -of_objects  [get_files c:/Users/ASUS/yingjian/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  c:/Users/ASUS/yingjian/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe
generate_target all [get_files  C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/yingjian/test/lab4/funcTest_independent/ShiftInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
generate_target all [get_files  C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs inst_mem_synth_1 -jobs 6
wait_on_run inst_mem_synth_1
export_simulation -of_objects [get_files C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/rf/rf[2]}} 
save_wave_config {C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
