// Language: Verilog
module dc5(input clk, reset, enable , output [3:0] count);
reg[3:0] counter = 5;
assign count = counter;
assign CEO = (counter == 0 ) && enable;
always @(posedge clk)
if (reset || CEO)
counter <= 5;
else if (enable)
counter <= counter - 1;
endmodule
