<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/MacroAssemblerARM64.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="MacroAssemblerARM64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="MacroAssemblerARMv7.h.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/MacroAssemblerARM64.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 552     void multiplyNeg32(RegisterID mulLeft, RegisterID mulRight, RegisterID dest)
 553     {
 554         m_assembler.msub&lt;32&gt;(dest, mulLeft, mulRight, ARM64Registers::zr);
 555     }
 556 
 557     void multiplyAdd64(RegisterID mulLeft, RegisterID mulRight, RegisterID summand, RegisterID dest)
 558     {
 559         m_assembler.madd&lt;64&gt;(dest, mulLeft, mulRight, summand);
 560     }
 561 
 562     void multiplySub64(RegisterID mulLeft, RegisterID mulRight, RegisterID minuend, RegisterID dest)
 563     {
 564         m_assembler.msub&lt;64&gt;(dest, mulLeft, mulRight, minuend);
 565     }
 566 
 567     void multiplyNeg64(RegisterID mulLeft, RegisterID mulRight, RegisterID dest)
 568     {
 569         m_assembler.msub&lt;64&gt;(dest, mulLeft, mulRight, ARM64Registers::zr);
 570     }
 571 





 572     void div32(RegisterID dividend, RegisterID divisor, RegisterID dest)
 573     {
 574         m_assembler.sdiv&lt;32&gt;(dest, dividend, divisor);
 575     }
 576 
 577     void div64(RegisterID dividend, RegisterID divisor, RegisterID dest)
 578     {
 579         m_assembler.sdiv&lt;64&gt;(dest, dividend, divisor);
 580     }
 581 
 582     void uDiv32(RegisterID dividend, RegisterID divisor, RegisterID dest)
 583     {
 584         m_assembler.udiv&lt;32&gt;(dest, dividend, divisor);
 585     }
 586 
 587     void uDiv64(RegisterID dividend, RegisterID divisor, RegisterID dest)
 588     {
 589         m_assembler.udiv&lt;64&gt;(dest, dividend, divisor);
 590     }
 591 
</pre>
<hr />
<pre>
2442     {
2443         test32(left, right);
2444         m_assembler.csel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2445     }
2446 
2447     void moveConditionallyTest64(ResultCondition cond, RegisterID testReg, RegisterID mask, RegisterID src, RegisterID dest)
2448     {
2449         m_assembler.tst&lt;64&gt;(testReg, mask);
2450         m_assembler.csel&lt;64&gt;(dest, src, dest, ARM64Condition(cond));
2451     }
2452 
2453     void moveConditionallyTest64(ResultCondition cond, RegisterID left, RegisterID right, RegisterID thenCase, RegisterID elseCase, RegisterID dest)
2454     {
2455         m_assembler.tst&lt;64&gt;(left, right);
2456         m_assembler.csel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2457     }
2458 
2459     void moveDoubleConditionally32(RelationalCondition cond, RegisterID left, RegisterID right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2460     {
2461         m_assembler.cmp&lt;32&gt;(left, right);
<span class="line-modified">2462         m_assembler.fcsel&lt;32&gt;(dest, thenCase, elseCase, ARM64Condition(cond));</span>
2463     }
2464 
2465     void moveDoubleConditionally32(RelationalCondition cond, RegisterID left, TrustedImm32 right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2466     {
2467         if (!right.m_value) {
2468             if (auto resultCondition = commuteCompareToZeroIntoTest(cond)) {
2469                 moveDoubleConditionallyTest32(*resultCondition, left, left, thenCase, elseCase, dest);
2470                 return;
2471             }
2472         }
2473 
2474         if (isUInt12(right.m_value))
2475             m_assembler.cmp&lt;32&gt;(left, UInt12(right.m_value));
2476         else if (isUInt12(-right.m_value))
2477             m_assembler.cmn&lt;32&gt;(left, UInt12(-right.m_value));
2478         else {
2479             moveToCachedReg(right, dataMemoryTempRegister());
2480             m_assembler.cmp&lt;32&gt;(left, dataTempRegister);
2481         }
2482         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
</pre>
<hr />
<pre>
2509     }
2510 
2511     void moveDoubleConditionallyTest32(ResultCondition cond, RegisterID left, RegisterID right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2512     {
2513         m_assembler.tst&lt;32&gt;(left, right);
2514         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2515     }
2516 
2517     void moveDoubleConditionallyTest32(ResultCondition cond, RegisterID left, TrustedImm32 right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2518     {
2519         test32(left, right);
2520         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2521     }
2522 
2523     void moveDoubleConditionallyTest64(ResultCondition cond, RegisterID left, RegisterID right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2524     {
2525         m_assembler.tst&lt;64&gt;(left, right);
2526         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2527     }
2528 









2529     // Forwards / external control flow operations:
2530     //
2531     // This set of jump and conditional branch operations return a Jump
2532     // object which may linked at a later point, allow forwards jump,
2533     // or jumps that will require external linkage (after the code has been
2534     // relocated).
2535     //
2536     // For branches, signed &lt;, &gt;, &lt;= and &gt;= are denoted as l, g, le, and ge
2537     // respecitvely, for unsigned comparisons the names b, a, be, and ae are
2538     // used (representing the names &#39;below&#39; and &#39;above&#39;).
2539     //
2540     // Operands to the comparision are provided in the expected order, e.g.
2541     // jle32(reg1, TrustedImm32(5)) will branch if the value held in reg1, when
2542     // treated as a signed 32bit value, is less than or equal to 5.
2543     //
2544     // jz and jnz test whether the first operand is equal to zero, and take
2545     // an optional second operand of a mask under which to perform the test.
2546 
2547     Jump branch32(RelationalCondition cond, RegisterID left, RegisterID right)
2548     {
</pre>
<hr />
<pre>
2940 
2941     Jump branchAdd32(ResultCondition cond, TrustedImm32 imm, AbsoluteAddress address)
2942     {
2943         load32(address.m_ptr, getCachedDataTempRegisterIDAndInvalidate());
2944 
2945         if (isUInt12(imm.m_value)) {
2946             m_assembler.add&lt;32, S&gt;(dataTempRegister, dataTempRegister, UInt12(imm.m_value));
2947             store32(dataTempRegister, address.m_ptr);
2948         } else if (isUInt12(-imm.m_value)) {
2949             m_assembler.sub&lt;32, S&gt;(dataTempRegister, dataTempRegister, UInt12(-imm.m_value));
2950             store32(dataTempRegister, address.m_ptr);
2951         } else {
2952             move(imm, getCachedMemoryTempRegisterIDAndInvalidate());
2953             m_assembler.add&lt;32, S&gt;(dataTempRegister, dataTempRegister, memoryTempRegister);
2954             store32(dataTempRegister, address.m_ptr);
2955         }
2956 
2957         return Jump(makeBranch(cond));
2958     }
2959 

















2960     Jump branchAdd64(ResultCondition cond, RegisterID op1, RegisterID op2, RegisterID dest)
2961     {
2962         m_assembler.add&lt;64, S&gt;(dest, op1, op2);
2963         return Jump(makeBranch(cond));
2964     }
2965 
2966     Jump branchAdd64(ResultCondition cond, RegisterID op1, TrustedImm32 imm, RegisterID dest)
2967     {
2968         if (isUInt12(imm.m_value)) {
2969             m_assembler.add&lt;64, S&gt;(dest, op1, UInt12(imm.m_value));
2970             return Jump(makeBranch(cond));
2971         }
2972         if (isUInt12(-imm.m_value)) {
2973             m_assembler.sub&lt;64, S&gt;(dest, op1, UInt12(-imm.m_value));
2974             return Jump(makeBranch(cond));
2975         }
2976 
2977         move(imm, getCachedDataTempRegisterIDAndInvalidate());
2978         return branchAdd64(cond, op1, dataTempRegister, dest);
2979     }
</pre>
<hr />
<pre>
3168         return Call(m_assembler.label(), Call::None);
3169     }
3170 
3171     ALWAYS_INLINE Call call(Address address, PtrTag tag)
3172     {
3173         load64(address, getCachedDataTempRegisterIDAndInvalidate());
3174         return call(dataTempRegister, tag);
3175     }
3176 
3177     ALWAYS_INLINE Call call(RegisterID callTag) { return UNUSED_PARAM(callTag), call(NoPtrTag); }
3178     ALWAYS_INLINE Call call(RegisterID target, RegisterID callTag) { return UNUSED_PARAM(callTag), call(target, NoPtrTag); }
3179     ALWAYS_INLINE Call call(Address address, RegisterID callTag) { return UNUSED_PARAM(callTag), call(address, NoPtrTag); }
3180 
3181     ALWAYS_INLINE Jump jump()
3182     {
3183         AssemblerLabel label = m_assembler.label();
3184         m_assembler.b();
3185         return Jump(label, m_makeJumpPatchable ? Assembler::JumpNoConditionFixedSize : Assembler::JumpNoCondition);
3186     }
3187 
<span class="line-modified">3188     void jump(RegisterID target, PtrTag)</span>
3189     {
3190         m_assembler.br(target);
3191     }
3192 
<span class="line-modified">3193     void jump(Address address, PtrTag)</span>
3194     {
3195         load64(address, getCachedDataTempRegisterIDAndInvalidate());
3196         m_assembler.br(dataTempRegister);
3197     }
3198 
<span class="line-modified">3199     void jump(BaseIndex address, PtrTag)</span>
3200     {
3201         load64(address, getCachedDataTempRegisterIDAndInvalidate());
3202         m_assembler.br(dataTempRegister);
3203     }
3204 
<span class="line-modified">3205     void jump(AbsoluteAddress address, PtrTag)</span>
3206     {
3207         move(TrustedImmPtr(address.m_ptr), getCachedDataTempRegisterIDAndInvalidate());
3208         load64(Address(dataTempRegister), dataTempRegister);
3209         m_assembler.br(dataTempRegister);
3210     }
3211 
<span class="line-modified">3212     ALWAYS_INLINE void jump(RegisterID target, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), jump(target, NoPtrTag); }</span>
<span class="line-modified">3213     ALWAYS_INLINE void jump(Address address, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), jump(address, NoPtrTag); }</span>
<span class="line-modified">3214     ALWAYS_INLINE void jump(BaseIndex address, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), jump(address, NoPtrTag); }</span>
<span class="line-modified">3215     ALWAYS_INLINE void jump(AbsoluteAddress address, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), jump(address, NoPtrTag); }</span>
<span class="line-removed">3216 </span>
<span class="line-removed">3217     ALWAYS_INLINE Call makeTailRecursiveCall(Jump oldJump)</span>
<span class="line-removed">3218     {</span>
<span class="line-removed">3219         oldJump.link(this);</span>
<span class="line-removed">3220         return tailRecursiveCall();</span>
<span class="line-removed">3221     }</span>
3222 
3223     ALWAYS_INLINE Call nearCall()
3224     {
3225         m_assembler.bl();
3226         return Call(m_assembler.label(), Call::LinkableNear);
3227     }
3228 
3229     ALWAYS_INLINE Call nearTailCall()
3230     {
3231         AssemblerLabel label = m_assembler.label();
3232         m_assembler.b();
3233         return Call(label, Call::LinkableNearTail);
3234     }
3235 
3236     ALWAYS_INLINE Call threadSafePatchableNearCall()
3237     {
3238         m_assembler.bl();
3239         return Call(m_assembler.label(), Call::LinkableNear);
3240     }
3241 
3242     ALWAYS_INLINE void ret()
3243     {
3244         m_assembler.ret();
3245     }
3246 
<span class="line-removed">3247     ALWAYS_INLINE Call tailRecursiveCall()</span>
<span class="line-removed">3248     {</span>
<span class="line-removed">3249         // Like a normal call, but don&#39;t link.</span>
<span class="line-removed">3250         AssemblerLabel pointerLabel = m_assembler.label();</span>
<span class="line-removed">3251         moveWithFixedWidth(TrustedImmPtr(nullptr), getCachedDataTempRegisterIDAndInvalidate());</span>
<span class="line-removed">3252         m_assembler.br(dataTempRegister);</span>
<span class="line-removed">3253         AssemblerLabel callLabel = m_assembler.label();</span>
<span class="line-removed">3254         ASSERT_UNUSED(pointerLabel, Assembler::getDifferenceBetweenLabels(callLabel, pointerLabel) == REPATCH_OFFSET_CALL_TO_POINTER);</span>
<span class="line-removed">3255         return Call(callLabel, Call::Linkable);</span>
<span class="line-removed">3256     }</span>
<span class="line-removed">3257 </span>
<span class="line-removed">3258 </span>
3259     // Comparisons operations
3260 
3261     void compare32(RelationalCondition cond, RegisterID left, RegisterID right, RegisterID dest)
3262     {
3263         m_assembler.cmp&lt;32&gt;(left, right);
3264         m_assembler.cset&lt;32&gt;(dest, ARM64Condition(cond));
3265     }
3266 
3267     void compare32(RelationalCondition cond, Address left, RegisterID right, RegisterID dest)
3268     {
3269         load32(left, getCachedDataTempRegisterIDAndInvalidate());
3270         m_assembler.cmp&lt;32&gt;(dataTempRegister, right);
3271         m_assembler.cset&lt;32&gt;(dest, ARM64Condition(cond));
3272     }
3273 
3274     void compare32(RelationalCondition cond, RegisterID left, TrustedImm32 right, RegisterID dest)
3275     {
3276         if (!right.m_value) {
3277             if (auto resultCondition = commuteCompareToZeroIntoTest(cond)) {
3278                 test32(*resultCondition, left, left, dest);
</pre>
</td>
<td>
<hr />
<pre>
 552     void multiplyNeg32(RegisterID mulLeft, RegisterID mulRight, RegisterID dest)
 553     {
 554         m_assembler.msub&lt;32&gt;(dest, mulLeft, mulRight, ARM64Registers::zr);
 555     }
 556 
 557     void multiplyAdd64(RegisterID mulLeft, RegisterID mulRight, RegisterID summand, RegisterID dest)
 558     {
 559         m_assembler.madd&lt;64&gt;(dest, mulLeft, mulRight, summand);
 560     }
 561 
 562     void multiplySub64(RegisterID mulLeft, RegisterID mulRight, RegisterID minuend, RegisterID dest)
 563     {
 564         m_assembler.msub&lt;64&gt;(dest, mulLeft, mulRight, minuend);
 565     }
 566 
 567     void multiplyNeg64(RegisterID mulLeft, RegisterID mulRight, RegisterID dest)
 568     {
 569         m_assembler.msub&lt;64&gt;(dest, mulLeft, mulRight, ARM64Registers::zr);
 570     }
 571 
<span class="line-added"> 572     void multiplySignExtend32(RegisterID left, RegisterID right, RegisterID dest)</span>
<span class="line-added"> 573     {</span>
<span class="line-added"> 574         m_assembler.smull(dest, left, right);</span>
<span class="line-added"> 575     }</span>
<span class="line-added"> 576 </span>
 577     void div32(RegisterID dividend, RegisterID divisor, RegisterID dest)
 578     {
 579         m_assembler.sdiv&lt;32&gt;(dest, dividend, divisor);
 580     }
 581 
 582     void div64(RegisterID dividend, RegisterID divisor, RegisterID dest)
 583     {
 584         m_assembler.sdiv&lt;64&gt;(dest, dividend, divisor);
 585     }
 586 
 587     void uDiv32(RegisterID dividend, RegisterID divisor, RegisterID dest)
 588     {
 589         m_assembler.udiv&lt;32&gt;(dest, dividend, divisor);
 590     }
 591 
 592     void uDiv64(RegisterID dividend, RegisterID divisor, RegisterID dest)
 593     {
 594         m_assembler.udiv&lt;64&gt;(dest, dividend, divisor);
 595     }
 596 
</pre>
<hr />
<pre>
2447     {
2448         test32(left, right);
2449         m_assembler.csel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2450     }
2451 
2452     void moveConditionallyTest64(ResultCondition cond, RegisterID testReg, RegisterID mask, RegisterID src, RegisterID dest)
2453     {
2454         m_assembler.tst&lt;64&gt;(testReg, mask);
2455         m_assembler.csel&lt;64&gt;(dest, src, dest, ARM64Condition(cond));
2456     }
2457 
2458     void moveConditionallyTest64(ResultCondition cond, RegisterID left, RegisterID right, RegisterID thenCase, RegisterID elseCase, RegisterID dest)
2459     {
2460         m_assembler.tst&lt;64&gt;(left, right);
2461         m_assembler.csel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2462     }
2463 
2464     void moveDoubleConditionally32(RelationalCondition cond, RegisterID left, RegisterID right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2465     {
2466         m_assembler.cmp&lt;32&gt;(left, right);
<span class="line-modified">2467         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));</span>
2468     }
2469 
2470     void moveDoubleConditionally32(RelationalCondition cond, RegisterID left, TrustedImm32 right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2471     {
2472         if (!right.m_value) {
2473             if (auto resultCondition = commuteCompareToZeroIntoTest(cond)) {
2474                 moveDoubleConditionallyTest32(*resultCondition, left, left, thenCase, elseCase, dest);
2475                 return;
2476             }
2477         }
2478 
2479         if (isUInt12(right.m_value))
2480             m_assembler.cmp&lt;32&gt;(left, UInt12(right.m_value));
2481         else if (isUInt12(-right.m_value))
2482             m_assembler.cmn&lt;32&gt;(left, UInt12(-right.m_value));
2483         else {
2484             moveToCachedReg(right, dataMemoryTempRegister());
2485             m_assembler.cmp&lt;32&gt;(left, dataTempRegister);
2486         }
2487         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
</pre>
<hr />
<pre>
2514     }
2515 
2516     void moveDoubleConditionallyTest32(ResultCondition cond, RegisterID left, RegisterID right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2517     {
2518         m_assembler.tst&lt;32&gt;(left, right);
2519         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2520     }
2521 
2522     void moveDoubleConditionallyTest32(ResultCondition cond, RegisterID left, TrustedImm32 right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2523     {
2524         test32(left, right);
2525         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2526     }
2527 
2528     void moveDoubleConditionallyTest64(ResultCondition cond, RegisterID left, RegisterID right, FPRegisterID thenCase, FPRegisterID elseCase, FPRegisterID dest)
2529     {
2530         m_assembler.tst&lt;64&gt;(left, right);
2531         m_assembler.fcsel&lt;64&gt;(dest, thenCase, elseCase, ARM64Condition(cond));
2532     }
2533 
<span class="line-added">2534     // Bit field operations:</span>
<span class="line-added">2535 </span>
<span class="line-added">2536     // destBitOffset is the top bit of the destination where the bits should be copied to. Zero is the lowest order bit.</span>
<span class="line-added">2537     void bitFieldInsert64(RegisterID source, unsigned destBitOffset, unsigned width, RegisterID dest)</span>
<span class="line-added">2538     {</span>
<span class="line-added">2539         ASSERT(width &lt;= 64 - destBitOffset &amp;&amp; destBitOffset &lt; 64);</span>
<span class="line-added">2540         m_assembler.bfi&lt;64&gt;(dest, source, destBitOffset, width);</span>
<span class="line-added">2541     }</span>
<span class="line-added">2542 </span>
2543     // Forwards / external control flow operations:
2544     //
2545     // This set of jump and conditional branch operations return a Jump
2546     // object which may linked at a later point, allow forwards jump,
2547     // or jumps that will require external linkage (after the code has been
2548     // relocated).
2549     //
2550     // For branches, signed &lt;, &gt;, &lt;= and &gt;= are denoted as l, g, le, and ge
2551     // respecitvely, for unsigned comparisons the names b, a, be, and ae are
2552     // used (representing the names &#39;below&#39; and &#39;above&#39;).
2553     //
2554     // Operands to the comparision are provided in the expected order, e.g.
2555     // jle32(reg1, TrustedImm32(5)) will branch if the value held in reg1, when
2556     // treated as a signed 32bit value, is less than or equal to 5.
2557     //
2558     // jz and jnz test whether the first operand is equal to zero, and take
2559     // an optional second operand of a mask under which to perform the test.
2560 
2561     Jump branch32(RelationalCondition cond, RegisterID left, RegisterID right)
2562     {
</pre>
<hr />
<pre>
2954 
2955     Jump branchAdd32(ResultCondition cond, TrustedImm32 imm, AbsoluteAddress address)
2956     {
2957         load32(address.m_ptr, getCachedDataTempRegisterIDAndInvalidate());
2958 
2959         if (isUInt12(imm.m_value)) {
2960             m_assembler.add&lt;32, S&gt;(dataTempRegister, dataTempRegister, UInt12(imm.m_value));
2961             store32(dataTempRegister, address.m_ptr);
2962         } else if (isUInt12(-imm.m_value)) {
2963             m_assembler.sub&lt;32, S&gt;(dataTempRegister, dataTempRegister, UInt12(-imm.m_value));
2964             store32(dataTempRegister, address.m_ptr);
2965         } else {
2966             move(imm, getCachedMemoryTempRegisterIDAndInvalidate());
2967             m_assembler.add&lt;32, S&gt;(dataTempRegister, dataTempRegister, memoryTempRegister);
2968             store32(dataTempRegister, address.m_ptr);
2969         }
2970 
2971         return Jump(makeBranch(cond));
2972     }
2973 
<span class="line-added">2974     Jump branchAdd32(ResultCondition cond, TrustedImm32 imm, Address address)</span>
<span class="line-added">2975     {</span>
<span class="line-added">2976         load32(address, getCachedDataTempRegisterIDAndInvalidate());</span>
<span class="line-added">2977 </span>
<span class="line-added">2978         if (isUInt12(imm.m_value))</span>
<span class="line-added">2979             m_assembler.add&lt;32, S&gt;(dataTempRegister, dataTempRegister, UInt12(imm.m_value));</span>
<span class="line-added">2980         else if (isUInt12(-imm.m_value))</span>
<span class="line-added">2981             m_assembler.sub&lt;32, S&gt;(dataTempRegister, dataTempRegister, UInt12(-imm.m_value));</span>
<span class="line-added">2982         else {</span>
<span class="line-added">2983             move(imm, getCachedMemoryTempRegisterIDAndInvalidate());</span>
<span class="line-added">2984             m_assembler.add&lt;32, S&gt;(dataTempRegister, dataTempRegister, memoryTempRegister);</span>
<span class="line-added">2985         }</span>
<span class="line-added">2986 </span>
<span class="line-added">2987         store32(dataTempRegister, address);</span>
<span class="line-added">2988         return Jump(makeBranch(cond));</span>
<span class="line-added">2989     }</span>
<span class="line-added">2990 </span>
2991     Jump branchAdd64(ResultCondition cond, RegisterID op1, RegisterID op2, RegisterID dest)
2992     {
2993         m_assembler.add&lt;64, S&gt;(dest, op1, op2);
2994         return Jump(makeBranch(cond));
2995     }
2996 
2997     Jump branchAdd64(ResultCondition cond, RegisterID op1, TrustedImm32 imm, RegisterID dest)
2998     {
2999         if (isUInt12(imm.m_value)) {
3000             m_assembler.add&lt;64, S&gt;(dest, op1, UInt12(imm.m_value));
3001             return Jump(makeBranch(cond));
3002         }
3003         if (isUInt12(-imm.m_value)) {
3004             m_assembler.sub&lt;64, S&gt;(dest, op1, UInt12(-imm.m_value));
3005             return Jump(makeBranch(cond));
3006         }
3007 
3008         move(imm, getCachedDataTempRegisterIDAndInvalidate());
3009         return branchAdd64(cond, op1, dataTempRegister, dest);
3010     }
</pre>
<hr />
<pre>
3199         return Call(m_assembler.label(), Call::None);
3200     }
3201 
3202     ALWAYS_INLINE Call call(Address address, PtrTag tag)
3203     {
3204         load64(address, getCachedDataTempRegisterIDAndInvalidate());
3205         return call(dataTempRegister, tag);
3206     }
3207 
3208     ALWAYS_INLINE Call call(RegisterID callTag) { return UNUSED_PARAM(callTag), call(NoPtrTag); }
3209     ALWAYS_INLINE Call call(RegisterID target, RegisterID callTag) { return UNUSED_PARAM(callTag), call(target, NoPtrTag); }
3210     ALWAYS_INLINE Call call(Address address, RegisterID callTag) { return UNUSED_PARAM(callTag), call(address, NoPtrTag); }
3211 
3212     ALWAYS_INLINE Jump jump()
3213     {
3214         AssemblerLabel label = m_assembler.label();
3215         m_assembler.b();
3216         return Jump(label, m_makeJumpPatchable ? Assembler::JumpNoConditionFixedSize : Assembler::JumpNoCondition);
3217     }
3218 
<span class="line-modified">3219     void farJump(RegisterID target, PtrTag)</span>
3220     {
3221         m_assembler.br(target);
3222     }
3223 
<span class="line-modified">3224     void farJump(Address address, PtrTag)</span>
3225     {
3226         load64(address, getCachedDataTempRegisterIDAndInvalidate());
3227         m_assembler.br(dataTempRegister);
3228     }
3229 
<span class="line-modified">3230     void farJump(BaseIndex address, PtrTag)</span>
3231     {
3232         load64(address, getCachedDataTempRegisterIDAndInvalidate());
3233         m_assembler.br(dataTempRegister);
3234     }
3235 
<span class="line-modified">3236     void farJump(AbsoluteAddress address, PtrTag)</span>
3237     {
3238         move(TrustedImmPtr(address.m_ptr), getCachedDataTempRegisterIDAndInvalidate());
3239         load64(Address(dataTempRegister), dataTempRegister);
3240         m_assembler.br(dataTempRegister);
3241     }
3242 
<span class="line-modified">3243     ALWAYS_INLINE void farJump(RegisterID target, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), farJump(target, NoPtrTag); }</span>
<span class="line-modified">3244     ALWAYS_INLINE void farJump(Address address, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), farJump(address, NoPtrTag); }</span>
<span class="line-modified">3245     ALWAYS_INLINE void farJump(BaseIndex address, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), farJump(address, NoPtrTag); }</span>
<span class="line-modified">3246     ALWAYS_INLINE void farJump(AbsoluteAddress address, RegisterID jumpTag) { UNUSED_PARAM(jumpTag), farJump(address, NoPtrTag); }</span>






3247 
3248     ALWAYS_INLINE Call nearCall()
3249     {
3250         m_assembler.bl();
3251         return Call(m_assembler.label(), Call::LinkableNear);
3252     }
3253 
3254     ALWAYS_INLINE Call nearTailCall()
3255     {
3256         AssemblerLabel label = m_assembler.label();
3257         m_assembler.b();
3258         return Call(label, Call::LinkableNearTail);
3259     }
3260 
3261     ALWAYS_INLINE Call threadSafePatchableNearCall()
3262     {
3263         m_assembler.bl();
3264         return Call(m_assembler.label(), Call::LinkableNear);
3265     }
3266 
3267     ALWAYS_INLINE void ret()
3268     {
3269         m_assembler.ret();
3270     }
3271 












3272     // Comparisons operations
3273 
3274     void compare32(RelationalCondition cond, RegisterID left, RegisterID right, RegisterID dest)
3275     {
3276         m_assembler.cmp&lt;32&gt;(left, right);
3277         m_assembler.cset&lt;32&gt;(dest, ARM64Condition(cond));
3278     }
3279 
3280     void compare32(RelationalCondition cond, Address left, RegisterID right, RegisterID dest)
3281     {
3282         load32(left, getCachedDataTempRegisterIDAndInvalidate());
3283         m_assembler.cmp&lt;32&gt;(dataTempRegister, right);
3284         m_assembler.cset&lt;32&gt;(dest, ARM64Condition(cond));
3285     }
3286 
3287     void compare32(RelationalCondition cond, RegisterID left, TrustedImm32 right, RegisterID dest)
3288     {
3289         if (!right.m_value) {
3290             if (auto resultCondition = commuteCompareToZeroIntoTest(cond)) {
3291                 test32(*resultCondition, left, left, dest);
</pre>
</td>
</tr>
</table>
<center><a href="MacroAssemblerARM64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="MacroAssemblerARMv7.h.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>