

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3'
================================================================
* Date:           Fri Apr 19 10:54:43 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153611|   153611|  1.536 ms|  1.536 ms|  153611|  153611|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3  |   153609|   153609|        11|          1|          1|  153600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 14 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten86 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 19 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln62_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln62_1"   --->   Operation 21 'read' 'zext_ln62_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln62_1_cast = zext i17 %zext_ln62_1_read"   --->   Operation 22 'zext' 'zext_ln62_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_8, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten99"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln66 = store i6 0, i6 %c" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 25 'store' 'store_ln66' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten86"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln67 = store i6 0, i6 %h" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 27 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln68 = store i7 0, i7 %w" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 28 'store' 'store_ln68' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%br_ln0 = br void %for.inc.i40"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten86_load = load i13 %indvar_flatten86" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 30 'load' 'indvar_flatten86_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i18 %indvar_flatten99" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 31 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.03ns)   --->   "%icmp_ln66 = icmp_eq  i18 %indvar_flatten99_load, i18 153600" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.03ns)   --->   "%add_ln66_1 = add i18 %indvar_flatten99_load, i18 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 33 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc24.i, void %_Z25store_output_tile_to_DRAMP8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA40_A80_S2_ii.exit.exitStub" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 34 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln66 = add i6 %c_load, i6 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 36 'add' 'add_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%icmp_ln67 = icmp_eq  i13 %indvar_flatten86_load, i13 3200" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 37 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln66_1 = select i1 %icmp_ln67, i6 %add_ln66, i6 %c_load" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 38 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i6 %select_ln66_1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 39 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.08ns) (grouped into DSP with root node tmp6)   --->   "%empty_32 = mul i22 %zext_ln66, i22 51200" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 40 'mul' 'empty_32' <Predicate = (!icmp_ln66)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%add_ln67_1 = add i13 %indvar_flatten86_load, i13 1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 41 'add' 'add_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%select_ln67_2 = select i1 %icmp_ln67, i13 1, i13 %add_ln67_1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 42 'select' 'select_ln67_2' <Predicate = (!icmp_ln66)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln66 = store i18 %add_ln66_1, i18 %indvar_flatten99" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 43 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln66 = store i6 %select_ln66_1, i6 %c" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 44 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln67 = store i13 %select_ln67_2, i13 %indvar_flatten86" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 45 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i40" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 46 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 47 [2/3] (1.08ns) (grouped into DSP with root node tmp6)   --->   "%empty_32 = mul i22 %zext_ln66, i22 51200" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 47 'mul' 'empty_32' <Predicate = (!icmp_ln66)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%empty_32 = mul i22 %zext_ln66, i22 51200" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 48 'mul' 'empty_32' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [2/2] (0.83ns) (root node of the DSP)   --->   "%tmp6 = add i22 %zext_ln62_1_cast, i22 %empty_32" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 49 'add' 'tmp6' <Predicate = (!icmp_ln66)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.98>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%first_iter_7 = phi i1 0, void %new.latch.for.inc.i40.split, i1 1, void %newFuncRoot"   --->   Operation 50 'phi' 'first_iter_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 52 'load' 'w_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 53 'load' 'h_load' <Predicate = (!icmp_ln66 & !icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 153600, i64 153600, i64 153600"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.44ns)   --->   "%select_ln66 = select i1 %icmp_ln67, i6 0, i6 %h_load" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 56 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln67)   --->   "%or_ln66 = or i1 %icmp_ln67, i1 %first_iter_7" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 57 'or' 'or_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln67, i1 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 58 'xor' 'xor_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.89ns)   --->   "%icmp_ln68 = icmp_eq  i7 %w_load, i7 80" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 59 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %icmp_ln68, i1 %xor_ln66" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 60 'and' 'and_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln67 = add i6 %select_ln66, i6 1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 61 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln67 = or i1 %and_ln66, i1 %or_ln66" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 62 'or' 'or_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67_1 = or i1 %and_ln66, i1 %icmp_ln67" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 63 'or' 'or_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %or_ln67_1, i7 0, i7 %w_load" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 64 'select' 'select_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln67_1 = select i1 %and_ln66, i6 %add_ln67, i6 %select_ln66" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 65 'select' 'select_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (0.83ns) (root node of the DSP)   --->   "%tmp6 = add i22 %zext_ln62_1_cast, i22 %empty_32" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 66 'add' 'tmp6' <Predicate = (!icmp_ln66)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %tmp6, i32 8, i32 21" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 67 'partselect' 'tmp_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i2.i2.i4, i14 %tmp_s, i2 %tmp, i2 %tmp, i4 0" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 68 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln67_1, i6 0" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 69 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast17 = zext i12 %tmp_2" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 70 'zext' 'p_cast17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln67_1, i8 0" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 71 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast18 = zext i14 %tmp_3" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 72 'zext' 'p_cast18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i22 %p_cast17, i22 %tmp_1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 73 'add' 'tmp7' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%empty_33 = add i22 %tmp7, i22 %p_cast18" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 74 'add' 'empty_33' <Predicate = (!icmp_ln66)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %empty_33, i1 0" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 75 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast32 = zext i23 %tmp_4" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 76 'zext' 'p_cast32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.47ns)   --->   "%empty_34 = add i64 %p_cast32, i64 %output_feature_map_read" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 77 'add' 'empty_34' <Predicate = (!icmp_ln66)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_34, i32 1, i32 63" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 78 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i63 %trunc_ln9" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 79 'sext' 'sext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln68" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 80 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %or_ln67, void %for.inc.i40.split, void %new.body.VITIS_LOOP_68_3.i" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 81 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln66_1, i5 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 82 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %tmp_5" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 83 'zext' 'zext_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln66_1, i3 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 84 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i9 %tmp_6" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 85 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i12 %zext_ln70, i12 %zext_ln70_1" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 86 'add' 'add_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i6 %select_ln67_1" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 87 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i12 %add_ln70, i12 %zext_ln70_2" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 88 'add' 'add_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %add_ln70_1, i6 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln70_1, i4 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 90 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i16 %tmp_8" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 91 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_2 = add i18 %tmp_7, i18 %zext_ln70_3" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 92 'add' 'add_ln70_2' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i7 %select_ln67" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 93 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln70_3 = add i18 %add_ln70_2, i18 %zext_ln70_4" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 94 'add' 'add_ln70_3' <Predicate = (!icmp_ln66)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i18 %add_ln70_3" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 95 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%outBuffer1x1_addr = getelementptr i16 %outBuffer1x1, i64 0, i64 %zext_ln70_5" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 96 'getelementptr' 'outBuffer1x1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (1.35ns)   --->   "%outBuffer1x1_load = load i18 %outBuffer1x1_addr" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 97 'load' 'outBuffer1x1_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 153600> <RAM>
ST_5 : Operation 98 [1/1] (0.89ns)   --->   "%add_ln68 = add i7 %select_ln67, i7 1" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 98 'add' 'add_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.89ns)   --->   "%icmp_ln68_1 = icmp_eq  i7 %add_ln68, i7 80" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 99 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68_1, void %new.latch.for.inc.i40.split, void %last.iter.for.inc.i40.split" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 100 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln67 = store i6 %select_ln67_1, i6 %h" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 101 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_5 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln68 = store i7 %add_ln68, i7 %w" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 102 'store' 'store_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [1/1] (7.30ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %fm_addr, i32 80" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 103 'writereq' 'empty_31' <Predicate = (or_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i40.split" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 104 'br' 'br_ln68' <Predicate = (or_ln67)> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (1.35ns)   --->   "%outBuffer1x1_load = load i18 %outBuffer1x1_addr" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 105 'load' 'outBuffer1x1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 153600> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 106 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %fm_addr, i16 %outBuffer1x1_load, i2 3" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 107 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 108 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 108 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 109 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 109 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 110 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 110 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 111 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 111 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 112 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln68 = br void %new.latch.for.inc.i40.split" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 113 'br' 'br_ln68' <Predicate = (icmp_ln68_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 18 bit ('indvar_flatten99') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten99' [16]  (0.489 ns)

 <State 2>: 2.503ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten86_load', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) on local variable 'indvar_flatten86' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln67', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [37]  (0.975 ns)
	'select' operation 6 bit ('select_ln66_1', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) [43]  (0.440 ns)
	'mul' operation 22 bit of DSP[51] ('empty_32', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) [50]  (1.088 ns)

 <State 3>: 1.088ns
The critical path consists of the following:
	'mul' operation 22 bit of DSP[51] ('empty_32', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) [50]  (1.088 ns)

 <State 4>: 0.831ns
The critical path consists of the following:
	'mul' operation 22 bit of DSP[51] ('empty_32', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) [50]  (0.000 ns)
	'add' operation 22 bit of DSP[51] ('tmp6', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) [51]  (0.831 ns)

 <State 5>: 4.982ns
The critical path consists of the following:
	'load' operation 6 bit ('h_load', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) on local variable 'h', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80 [32]  (0.000 ns)
	'select' operation 6 bit ('select_ln66', ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80) [38]  (0.440 ns)
	'add' operation 6 bit ('add_ln67', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [44]  (0.887 ns)
	'select' operation 6 bit ('select_ln67_1', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [48]  (0.440 ns)
	'add' operation 12 bit ('add_ln70_1', ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) [77]  (1.026 ns)
	'add' operation 18 bit ('add_ln70_2', ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) [81]  (0.000 ns)
	'add' operation 18 bit ('add_ln70_3', ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) [83]  (0.837 ns)
	'getelementptr' operation 18 bit ('outBuffer1x1_addr', ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) [85]  (0.000 ns)
	'load' operation 16 bit ('outBuffer1x1_load', ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) on array 'outBuffer1x1' [87]  (1.352 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80) [68]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80) [88]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [93]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [93]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [93]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [93]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) on port 'fm' (ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80) [93]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
