// Seed: 1689455965
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri0  id_5
);
  logic id_7;
  ;
  uwire id_8;
  assign id_8 = 1'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input tri0 id_8,
    input wire id_9,
    output tri1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    input wand id_15,
    input wand id_16,
    input wand id_17
);
  wire id_19;
  ;
  assign id_4  = -1;
  assign id_13 = -1'b0 ? 1 : id_1;
  module_0 modCall_1 ();
  logic id_20;
endmodule
