/*
 * Copyright 2013 Boundary Devices, Inc.
 * Copyright 2011-2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
/*
imx6sdl-novasomP.dtsi
*/
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
        aliases {
                mxcfb0 = &mxcfb1;
                mxcfb1 = &mxcfb2;
                mxcfb2 = &mxcfb3;
        };

        ir_recv: ir-receiver {
                compatible = "gpio-ir-receiver";
                gpios = <&gpio1 2 1>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_novasomp_i_ir>;
        };

        leds {
                compatible = "gpio-leds";
		/* rc-feedback */
                heartbeat-led {
                        gpios = <&gpio3 31 0>;
                        label = "Heartbeat";
                        linux,default-trigger = "heartbeat";
	                pinctrl-names = "default";
	                pinctrl-0 = <&pinctrl_heartbeat>;
                };
                rc-feedback-led {
                        gpios = <&gpio4 6 0>;
                        label = "Rc-Feedback";
                        linux,default-trigger = "rc-feedback";
	                pinctrl-names = "default";
	                pinctrl-0 = <&pinctrl_rc_feedback>;
                };
        };

	memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

                reg_usb_h1_vbus: regulator@2 {
                        compatible = "regulator-fixed";
                        reg = <0>;
                        regulator-name = "usb_h1_vbus";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
                        enable-active-high;
                };
		reg_usb_otg_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			enable-active-high;
		};
                reg_pcie: regulator@4 {
                        compatible = "regulator-fixed";
                        reg = <3>;
                        pinctrl-names = "default";
                        pinctrl-0 = <&pinctrl_pcie_reg>;
                        regulator-name = "MPCIE_3V3";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio2 4 0>;
                        enable-active-high;
                };
		snvs_reg: vsnvs {
			regulator-min-microvolt = <1000000>;
			regulator-max-microvolt = <3000000>;
			regulator-boot-on;
			regulator-always-on;
		};
                lvds_power: lvds_power {
                        compatible = "regulator-fixed";
                        pinctrl-names = "default";
                        pinctrl-0 = <&lvds_enable_reg>;
                        regulator-name = "LVDS_3V3";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 5 0>;
                        enable-active-high;
			regulator-always-on;
                };
                lvds_bl_power: lvds_bl_power {
                        compatible = "regulator-fixed";
                        pinctrl-names = "default";
                        pinctrl-0 = <&lvds_bl_enable_reg>;
                        regulator-name = "LVDS_5V";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
			startup-delay-us = <70000>;
                        gpio = <&gpio7 13 0>;
                        enable-active-high;
			regulator-always-on;
                };
	};

        sound-spdif {
                compatible = "fsl,imx-audio-spdif";
                model = "imx-spdif";
                spdif-controller = <&spdif>;
                spdif-out;
        };
        sound-hdmi {
                compatible = "fsl,imx6q-audio-hdmi",
                             "fsl,imx-audio-hdmi";
                model = "imx-audio-hdmi";
                hdmi-controller = <&hdmi_audio>;
        };

	backlight_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <4>;
		//power-supply = <&lvds_bl_power>;
		status = "okay";
	};

	mxcfb1: fb@0 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "ldb";
                interface_pix_fmt = "RGB666";
                mode_str ="LDB-800P480";
                default_bpp = <24>;
                int_clk = <0>;
                late_init = <0>;
                status = "okay";
        };

        mxcfb2: fb@1 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "ldb";
                interface_pix_fmt = "RGB666";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
                status = "disabled";
        };
        mxcfb3: fb@2 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "ldb";
                interface_pix_fmt = "RGB666";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
                status = "disabled";
        };


};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_port3>;
	status = "okay";
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_port6>;
	status = "okay";
};

&can1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_can1>;
        status = "okay";
};

&dcic1 {
        dcic_id = <0>;
        dcic_mux = "dcic-hdmi";
        status = "okay";
};

&ecspi1 {
        fsl,spi-num-chipselects = <2>;
        cs-gpios = <&gpio5 17 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi1>;
        status = "okay";
};

&ecspi2 {
        fsl,spi-num-chipselects = <2>;
        cs-gpios = <&gpio5 9 0> ,  <&gpio5 12 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi2>;
        status = "okay";
};

&ecspi3 {
        fsl,spi-num-chipselects = <2>;
        cs-gpios = <&gpio4 24 0> ,  <&gpio4 25 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi3>;
        status = "okay";
};

&fec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_enet>;
        phy-mode = "rmii";
        phy-supply = <&reg_3p3v>;
        status = "okay";
};

&hdmi_core {
        ipu_id = <0>;
        disp_id = <0>;
        status = "okay";
};

&hdmi_video {
        fsl,phy_reg_vlev = <0x0294>;
        fsl,phy_reg_cksymtx = <0x800d>;
        status = "okay";
};

&hdmi_audio {
        status = "okay";
};

&hdmi_cec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hdmi_cec>;
        status = "okay";
};

&i2c1 {						/* expansion, power from expansion, 2 wires */			
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c1>;
        status = "okay";
};
&i2c2 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
        status = "okay";

        hdmi: edid@50 {
                compatible = "fsl,imx6-hdmi-i2c";
                reg = <0x50>;
        };

};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";
};

&i2c4 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c4>;
        status = "okay";
        e2prom: eeprom@50 {
                compatible = "at,24c16";
                reg = <0x50>;
        };
};

&iomuxc {
/*
CONFIG bits definition:
SION		                (1 << 30)
PAD_CTL_HYS                     (1 << 16)
PAD_CTL_PUS_100K_DOWN           (0 << 14)
PAD_CTL_PUS_47K_UP              (1 << 14)
PAD_CTL_PUS_100K_UP             (2 << 14)
PAD_CTL_PUS_22K_UP              (3 << 14)
PAD_CTL_PUE                     (1 << 13)
PAD_CTL_PKE                     (1 << 12)
PAD_CTL_ODE                     (1 << 11)
PAD_CTL_SPEED_LOW               (1 << 6)
PAD_CTL_SPEED_MED               (2 << 6)
PAD_CTL_SPEED_HIGH              (3 << 6)
PAD_CTL_DSE_DISABLE             (0 << 3)
PAD_CTL_DSE_34ohm               (7 << 3)
PAD_CTL_DSE_40ohm               (6 << 3)
PAD_CTL_DSE_48ohm               (5 << 3)
PAD_CTL_DSE_60ohm               (4 << 3)
PAD_CTL_DSE_80ohm               (3 << 3)
PAD_CTL_DSE_120ohm              (2 << 3)
PAD_CTL_DSE_240ohm              (1 << 3)
PAD_CTL_SRE_FAST                (1 << 0)
PAD_CTL_SRE_SLOW                (0 << 0)
*/
        pinctrl-names = "default";

        imx6qdl-novasomp {
                pinctrl_hog: hoggrp {
                        fsl,pins = <
				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M	0x130b0	/* 0x130b0 */	
                                MX6QDL_PAD_GPIO_16__ENET_REF_CLK 	0x130b0 	/* 00x0001b0a1 */
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x130b0 /* AUD(x)_MCK */
                        >;
                };

               pinctrl_audmux_port3: audmuxgrp3 {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT7__AUD3_RXD          0x130b0
                                MX6QDL_PAD_CSI0_DAT4__AUD3_TXC          0x130b0
                                MX6QDL_PAD_CSI0_DAT5__AUD3_TXD          0x110b0
                                MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS         0x130b0
                        >;
                };

                pinctrl_audmux_port6: audmuxgrp6 {
                        fsl,pins = <
                                MX6QDL_PAD_DI0_PIN4__AUD6_RXD		0x130b0
                                MX6QDL_PAD_DI0_PIN15__AUD6_TXC		0x130b0
                                MX6QDL_PAD_DI0_PIN2__AUD6_TXD		0x110b0
                                MX6QDL_PAD_DI0_PIN3__AUD6_TXFS		0x130b0
                        >;
                };

                pinctrl_can1: can1grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX        0x1b0b0
                                MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX        0x1b0b0
                        >;
                };

                pinctrl_ecspi1: ecspi1grp {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI 0x100b1
                                MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO 0x100b1
                                MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK 0x100b1
                                MX6QDL_PAD_DISP0_DAT23__ECSPI1_SS0  0x100b1
                        >;
                };

                pinctrl_ecspi2: ecspi2grp {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI 0x100b1
                                MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO 0x100b1
                                MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK 0x100b1
                                MX6QDL_PAD_DISP0_DAT18__ECSPI2_SS0  0x100b1
                                MX6QDL_PAD_DISP0_DAT15__ECSPI2_SS1  0x100b1
                        >;
                };

                pinctrl_ecspi3: ecspi3grp {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
                                MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
                                MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
                                MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0  0x100b1
                                MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1  0x100b1
                        >;
                };

                pinctrl_enet: enetgrp {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
                                MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	0x1b0b0
                                MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER	0x1b0b0
                                MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x1b0b0
                                MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 	0x1b0b0
                                MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 	0x1b0b0
                                MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 	0x1b0b0
                                MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 	0x1b0b0
                        >;
                };

                pinctrl_hdmi_cec: hdmicecgrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE    0x108b0
                        >;
                };
                pinctrl_i2c1: i2c1grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
                                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
                        >;
                };

                pinctrl_i2c2: i2c2grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
                                MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
                        >;
                };
                pinctrl_i2c3: i2c3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
                                MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c4: i2c4grp {
                        fsl,pins = <
                                MX6QDL_PAD_NANDF_CS3__I2C4_SDA 0x4001b8b1
                                MX6QDL_PAD_NANDF_WP_B__I2C4_SCL 0x4001b8b1
                        >;
                };

                pinctrl_heartbeat: heartbeatled-grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x17059
                        >;
                };

                pinctrl_rc_feedback: rc_feedbackled-grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x17059
                        >;
                };
                lvds_enable_reg: lvdsgrp {
                        fsl,pins = <
				MX6QDL_PAD_GPIO_18__GPIO7_IO13  0x17059
                        >;
                };
                lvds_bl_enable_reg: lvdsblgrp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_19__GPIO4_IO05  0x17059
                        >;
                };
                pinctrl_novasomp_i_ir: novasomp-i-ir {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b1
                        >;
                };

                pinctrl_pcie: pciegrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x17059
                        >;
                };

                pinctrl_pcie_reg: pciereggrp {
                        fsl,pins = <
                                MX6QDL_PAD_NANDF_D4__GPIO2_IO04  0x1b0b0
                        >;
                };

		pinctrl_spdif: spdifgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_17__SPDIF_OUT         0x1b0b0
			>;
		};

                pinctrl_uart1: uart1grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA    0x1b0b1
                                MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA    0x1b0b1
                        >;
                };

                pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
                                MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
                        >;
                };

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
                        >;
                };

                pinctrl_uart4: uart4grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA       0x1b0b1
                                MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA       0x1b0b1
				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B  	   0x1b0b1
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B  	   0x1b0b1
                        >;
                };

                pinctrl_uart5: uart5grp {
                        fsl,pins = <	
                                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA       0x1b0b1
                                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA       0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	 0x1b0b1
                        >;
                };

                pinctrl_usdhc1: usdhc1grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__SD1_CMD             0x17059
                                MX6QDL_PAD_SD1_CLK__SD1_CLK             0x10059
                                MX6QDL_PAD_GPIO_1__SD1_CD_B 		0x17059
                                MX6QDL_PAD_SD1_DAT0__SD1_DATA0          0x17059
                                MX6QDL_PAD_SD1_DAT1__SD1_DATA1          0x17059
                                MX6QDL_PAD_SD1_DAT2__SD1_DATA2          0x17059
                                MX6QDL_PAD_SD1_DAT3__SD1_DATA3          0x17059
                        >;
                };
                pinctrl_usdhc4: usdhc4grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
                                MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
                                MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
                                MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
                                MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
                                MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
                                MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
                                MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
                                MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
                                MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
                        >;
                };
                pinctrl_pwm1: pwm1grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1
                        >;
                };
        };
};
&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";
		crtc = "ipu1-di0";

		display-timings {
			native-mode = <&timing0>;
			/*timing0: hsd100pxn1 {*/
			timing0: LVDS-800X480 {
				clock-frequency = <33000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		crtc = "ipu1-di1";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};
&pcie {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pcie>;
        reset-gpio = <&gpio3 30 0>;
        status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&spdif {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spdif>;
        status = "okay";
};

&ssi1 {
        fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {					/* expansion, power from expansion, 2 wires */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart1>;
        status = "okay";
};

&uart2 {					/* aux rs232 */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        status = "okay";
};


&uart3 {					/* console */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        status = "okay";
};

&uart4 {					/* expansion, power from expansion, 4 wires */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        fsl,uart-has-rtscts;
        status = "okay";
};

&uart5 {					/* rs485 */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart5>;
        fsl,uart-has-rtscts;
        status = "okay";
};

&usbh1 {
        vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	disable-over-current;
        srp-disable;
        hnp-disable;
        adp-disable;
	status = "okay";
};

&usdhc1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc1>;
        cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
        no-1-8-v;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        status = "okay";
};

&usdhc4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4>;
        bus-width = <8>;
        vmmc-supply = <&reg_3p3v>;
        status = "okay";
};
