{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:44:22Z","timestamp":1558637062967},"publisher-location":"New York, New York, USA","reference-count":20,"publisher":"ACM Press","isbn-type":[{"value":"9781450367257","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"delay-in-days":152,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1145\/3316781.3317801","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"source":"Crossref","is-referenced-by-count":0,"title":["Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis"],"prefix":"10.1145","author":[{"given":"Hao","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering \/ Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"given":"Shao-Chun","family":"Hung","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering \/ Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering \/ Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]}],"member":"320","reference":[{"key":"key-10.1145\/3316781.3317801-1","unstructured":"V. Beiu, J. M. Quintana, and M. J. Avedillo. Vlsi implementations of threshold logic-a comprehensive survey. IEEE Tran. on Neural Networks, 14(5):1217--1243, 2003.","DOI":"10.1109\/TNN.2003.816365","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-2","unstructured":"Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. https:\/\/people.eecs.berkeley.edu\/~alanmi\/abc\/."},{"key":"key-10.1145\/3316781.3317801-3","unstructured":"E. P. Blair and C. S. Lent. Quantum-dot cellular automata: An architecture for molecular computing. In Proc. of SISPAD, pages 14--18, 2003.","DOI":"10.1109\/SISPAD.2003.1233626","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-4","unstructured":"Y.-C. Chen, R. Wang, and Y.-P. Chang. Fast synthesis of threshold logic networks with optimization. In Proc. of ASP-DAC, pages 486--491, 2016.","DOI":"10.1109\/ASPDAC.2016.7428059","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-5","unstructured":"C.-C. Chi and J.-H. R. Jiang. Logic synthesis of binarized neural networks for efficient circuit implementation. In Proc. of ICCAD, pages 84:1--84:7, 2018.","DOI":"10.1145\/3240765.3240822","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-6","unstructured":"M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, and Y. Bengio. Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1. In arXiv e-print:1602.02830, 2016."},{"key":"key-10.1145\/3316781.3317801-7","unstructured":"Y. Crama and P. L. Hammer. Boolean Models and Methods in Mathematics, Computer Science, and Engineering. 2010.","DOI":"10.1017\/CBO9780511780448","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-8","unstructured":"D. Fan, M. Sharad, and K. Roy. Design and synthesis of ultralow energy spin-memristor threshold logic. IEEE Tran. on Nanotechnology, 13(3):574--583, 2014.","DOI":"10.1109\/TNANO.2014.2312177","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-9","unstructured":"L. Gao, F. Alibart, and D. B. Strukov. Programmable cmos\/memristor threshold logic. IEEE Tran. on Nanotechnology, 5(2):115--119, 2013.","DOI":"10.1109\/TNANO.2013.2241075","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-10","unstructured":"T. Gowda, S. Leshner, S. Vrudhula, and G. Konjevod. Synthesis of threshold logic circuits using tree matching. In Proc. of ECCTD, pages 850--853, 2007.","DOI":"10.1109\/ECCTD.2007.4529730","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-11","unstructured":"P.-Y. Kuo, C.-Y. Wang, and C.-Y. Huang. On rewiring and simplification for canonicity in threshold logic circuits. In Proc. of ICCAD, pages 396--403, 2011.","DOI":"10.1109\/ICCAD.2011.6105360","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-12","unstructured":"C. Lageweg, S. Cotofana, and S. Vassiliadis. A linear threshold gate implementation in single electron technology. In Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems, pages 93--98, 2001."},{"key":"key-10.1145\/3316781.3317801-13","unstructured":"N.-Z. Lee, H.-Y. Kuo, Y.-H. Lai, and J.-H. R. Jiang. Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits. In Proc. of ICCAD, pages 1--8, 2016.","DOI":"10.1145\/2966986.2967001","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-14","unstructured":"S.-Y. Lee, N.-Z. Lee, and J.-H. R. Jiang. Canonicalization of threshold logic representation and its applications. In Proc. of ICCAD, pages 85:1--85:8, 2018.","DOI":"10.1145\/3240765.3240785","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-15","unstructured":"S. Muroga. Threhsold logic and its applications. 1971."},{"key":"key-10.1145\/3316781.3317801-16","unstructured":"A. Neutzling, J. M. Matos, A. I. Reis, R. P. Ribas, and A. Mishchenko. Threshold logic synthesis based on cut pruning. In Proc. of ICCAD, pages 494--499, 2015.","DOI":"10.1109\/ICCAD.2015.7372610","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-17","unstructured":"A. Palaniswamy and S. Tragoudas. Improved threshold logic synthesis using implicant-implicit algorithms. ACM Journal on Emerging Technologies in Computing Systems, 10(3):21:1--21:32, 2014.","DOI":"10.1145\/2597175","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-18","unstructured":"R. L. Rivest. Learning decision lists. Machine Learning, 2(3):229--246, 1987.","DOI":"10.1007\/BF00058680","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-19","unstructured":"J. Subirats, J. Jerez, and L. Franco. A new decomposition algorithm for threshold synthesis and generalization of boolean functions. IEEE Tran. on Circuits and Systems I: Regular Papers, 55(10):3188--3196, 2008.","DOI":"10.1109\/TCSI.2008.923432","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317801-20","unstructured":"R. Zhang, P. Gupta, L. Zhong, and N. K. Jha. Threshold network synthesis and optimization and its application tonanotechnologies. IEEE Tran.on CAD, 24(1):107--118, 2004.","DOI":"10.1109\/TCAD.2004.839468","doi-asserted-by":"crossref"}],"event":{"name":"the 56th Annual Design Automation Conference 2019","location":"Las Vegas, NV, USA","sponsor":["SIGDA, ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED, ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '19","number":"56","start":{"date-parts":[[2019,6,2]]},"end":{"date-parts":[[2019,6,6]]}},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019 on   - DAC '19"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3317801&ftid=2063108&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:14:47Z","timestamp":1558635287000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9781450367257"],"references-count":20,"URL":"http:\/\/dx.doi.org\/10.1145\/3316781.3317801","relation":{"cites":[]}}}