#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan 23 22:40:18 2026
# Process ID         : 10914
# Current directory  : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1
# Command line       : vivado project_1.xpr
# Log file           : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/vivado.log
# Journal file       : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/vivado.jou
# Running On         : audrey-Precision-5520
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7820HQ CPU @ 2.90GHz
# CPU Frequency      : 3830.380 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16612 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18760 MB
# Available Virtual  : 10419 MB
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/audrey/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 8276.914 ; gain = 741.039 ; free physical = 5192 ; free virtual = 12620
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:simpleCpu:1.0 - simpleCpu_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- user.org:user:MyCpuMult:1.0 - MyCpuMult_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <design_1> from block design file </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887404240556A
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-23 23:12:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-23 23:17:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-23 23:24:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-23 23:25:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.mode_64bit {1} [get_bd_cells axi_timer_0]
endgroup
save_bd_design
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8892.730 ; gain = 0.000 ; free physical = 2213 ; free virtual = 10170
generate_target all [get_files  /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 9035.043 ; gain = 0.000 ; free physical = 2101 ; free virtual = 10134
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 55331e234b0be59e to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 55331e234b0be59e; cache size = 69.296 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
export_ip_user_files -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_timer_0_0_synth_1 -jobs 2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
[Fri Jan 23 23:27:00 2026] Launched design_1_axi_timer_0_0_synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files -ipstatic_source_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 23 23:28:57 2026] Launched synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/runme.log
[Fri Jan 23 23:28:57 2026] Launched impl_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/audrey/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-23 23:40:03
open_bd_design {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.mode_64bit {0} [get_bd_cells axi_timer_0]
endgroup
save_bd_design
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9799.957 ; gain = 0.000 ; free physical = 2914 ; free virtual = 10754
generate_target all [get_files  /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 9799.957 ; gain = 0.000 ; free physical = 2953 ; free virtual = 10800
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 55331e234b0be59e to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 55331e234b0be59e; cache size = 70.316 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ac2823cd7e21ec37 to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/a/c/ac2823cd7e21ec37/design_1_axi_timer_0_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/a/c/ac2823cd7e21ec37/design_1_axi_timer_0_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/a/c/ac2823cd7e21ec37/design_1_axi_timer_0_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/a/c/ac2823cd7e21ec37/design_1_axi_timer_0_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/a/c/ac2823cd7e21ec37/design_1_axi_timer_0_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_timer_0_0, cache-ID = ac2823cd7e21ec37; cache size = 70.316 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_timer_0_0] ] }
export_ip_user_files -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -lib_map_path [list {modelsim=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files -ipstatic_source_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
write_bd_tcl -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/simpleCpu_0, /MyCpuMult_0
Please add the following user repository(s):
/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0
/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl>.

startgroup
set_property CONFIG.mode_64bit {1} [get_bd_cells axi_timer_0]
endgroup
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10166.324 ; gain = 0.000 ; free physical = 2422 ; free virtual = 10730
generate_target all [get_files  /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 10166.324 ; gain = 0.000 ; free physical = 2409 ; free virtual = 10754
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 55331e234b0be59e to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 55331e234b0be59e; cache size = 70.316 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b5e053ee560c8d16 to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/b/5/b5e053ee560c8d16/design_1_axi_timer_0_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/b/5/b5e053ee560c8d16/design_1_axi_timer_0_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/b/5/b5e053ee560c8d16/design_1_axi_timer_0_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/b/5/b5e053ee560c8d16/design_1_axi_timer_0_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/b/5/b5e053ee560c8d16/design_1_axi_timer_0_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_timer_0_0, cache-ID = b5e053ee560c8d16; cache size = 70.316 MB.
export_ip_user_files -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -lib_map_path [list {modelsim=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files -ipstatic_source_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -lib_map_path [list {modelsim=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files -ipstatic_source_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 23 23:51:11 2026] Launched synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/runme.log
[Fri Jan 23 23:51:11 2026] Launched impl_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
write_bd_tcl -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/simpleCpu_0, /MyCpuMult_0
Please add the following user repository(s):
/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0
/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl>.

write_hw_platform -fixed -include_bit -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
write_bd_tcl -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/simpleCpu_0, /MyCpuMult_0
Please add the following user repository(s):
/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0
/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl>.

set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:01:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:04:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:06:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:06:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:06:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:07:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:08:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:08:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:09:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:10:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:12:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:12:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'my_testbench'
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_ila_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/audrey/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/audrey/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'my_testbench'...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [SIM-utils-54] Inspecting design source files for 'my_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj my_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module i_nodes_imp_1MZRIMQ
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1GOYQYZ
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1XMPFJB
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_94N5OD
INFO: [VRFC 10-311] analyzing module m02_exit_pipeline_imp_1I9A8BR
INFO: [VRFC 10-311] analyzing module m02_nodes_imp_PO9IG6
INFO: [VRFC 10-311] analyzing module m03_exit_pipeline_imp_1N01L5Z
INFO: [VRFC 10-311] analyzing module m03_nodes_imp_1HP4O9C
INFO: [VRFC 10-311] analyzing module m04_exit_pipeline_imp_1D8WVFR
INFO: [VRFC 10-311] analyzing module m04_nodes_imp_19KV9JK
INFO: [VRFC 10-311] analyzing module m05_exit_pipeline_imp_1A5H04N
INFO: [VRFC 10-311] analyzing module m05_nodes_imp_FW97QE
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-311] analyzing module switchboards_imp_4N4PBE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_aroutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv:95]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv:96]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv:97]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_routsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:85]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:87]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:88]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:89]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:90]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv:91]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awoutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv:95]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv:96]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv:97]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_woutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv:95]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv:96]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv:97]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_boutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:85]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:87]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:88]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:89]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:90]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv:91]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m01e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m02s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_m02arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_m02rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m02awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m02wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m02bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/sim/bd_afc3_m02e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m02e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/sim/bd_afc3_m03s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/sim/bd_afc3_m03arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/sim/bd_afc3_m03rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_50/sim/bd_afc3_m03awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_51/sim/bd_afc3_m03wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_52/sim/bd_afc3_m03bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_53/sim/bd_afc3_m03e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m03e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_54/sim/bd_afc3_m04s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_55/sim/bd_afc3_m04arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_56/sim/bd_afc3_m04rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_57/sim/bd_afc3_m04awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_58/sim/bd_afc3_m04wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_59/sim/bd_afc3_m04bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_60/sim/bd_afc3_m04e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m04e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_61/sim/bd_afc3_m05s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_62/sim/bd_afc3_m05arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_63/sim/bd_afc3_m05rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_64/sim/bd_afc3_m05awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_65/sim/bd_afc3_m05wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_66/sim/bd_afc3_m05bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_67/sim/bd_afc3_m05e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m05e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ipshared/e8b9/hdl/simpleCpu_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleCpu_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ipshared/e8b9/hdl/simpleCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleCpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_simpleCpu_0_0/sim/design_1_simpleCpu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_simpleCpu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ipshared/cf33/hdl/MyCpuMult_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyCpuMult_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ipshared/cf33/hdl/MyCpuMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyCpuMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MyCpuMult_0_0/sim/design_1_MyCpuMult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MyCpuMult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sim_1/imports/new/my_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-311] analyzing module my_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj my_testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_timer_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_intc_0_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1855 ; free virtual = 10141
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/audrey/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 16 for port 'gpio_tri_o' [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sim_1/imports/new/my_testbench.v:359]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:391]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:415]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:474]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:550]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:2576]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:711]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:757]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.math_real
Compiling package axi_timer_v2_0_35.tc_types
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package mdm_v3_2_27.mdm_funcs
Compiling package microblaze_v11_0_14.microblaze_types
Compiling package microblaze_v11_0_14.microblaze_isa
Compiling package microblaze_v11_0_14.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_25.lmb_bram_if_funcs
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.MyCpuMult_slave_lite_v1_0_S00_AX...
Compiling module xil_defaultlib.MyCpuMult
Compiling module xil_defaultlib.design_1_MyCpuMult_0_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_35.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_35.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling architecture imp of entity axi_intc_v4_1_20.intc_core [\intc_core(c_family="spartan7",c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_20.axi_intc [\axi_intc(c_family="spartan7",c_...]
Compiling architecture design_1_axi_intc_0_0_arch of entity xil_defaultlib.design_1_axi_intc_0_0 [design_1_axi_intc_0_0_default]
Compiling module xlconstant_v1_1_9.xlconstant_v1_1_9_xlconstant(CON...
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00arn_0
Compiling module xil_defaultlib.bd_afc3_m00awn_0
Compiling module xil_defaultlib.bd_afc3_m00bn_0
Compiling module xil_defaultlib.bd_afc3_m00rn_0
Compiling module xil_defaultlib.bd_afc3_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1GOYQYZ
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1XMPFJB
Compiling module xil_defaultlib.bd_afc3_m01arn_0
Compiling module xil_defaultlib.bd_afc3_m01awn_0
Compiling module xil_defaultlib.bd_afc3_m01bn_0
Compiling module xil_defaultlib.bd_afc3_m01rn_0
Compiling module xil_defaultlib.bd_afc3_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_94N5OD
Compiling module xil_defaultlib.bd_afc3_m01s2a_0
Compiling module xil_defaultlib.bd_afc3_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_1I9A8BR
Compiling module xil_defaultlib.bd_afc3_m02arn_0
Compiling module xil_defaultlib.bd_afc3_m02awn_0
Compiling module xil_defaultlib.bd_afc3_m02bn_0
Compiling module xil_defaultlib.bd_afc3_m02rn_0
Compiling module xil_defaultlib.bd_afc3_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_PO9IG6
Compiling module xil_defaultlib.bd_afc3_m02s2a_0
Compiling module xil_defaultlib.bd_afc3_m03e_0
Compiling module xil_defaultlib.m03_exit_pipeline_imp_1N01L5Z
Compiling module xil_defaultlib.bd_afc3_m03arn_0
Compiling module xil_defaultlib.bd_afc3_m03awn_0
Compiling module xil_defaultlib.bd_afc3_m03bn_0
Compiling module xil_defaultlib.bd_afc3_m03rn_0
Compiling module xil_defaultlib.bd_afc3_m03wn_0
Compiling module xil_defaultlib.m03_nodes_imp_1HP4O9C
Compiling module xil_defaultlib.bd_afc3_m03s2a_0
Compiling module xil_defaultlib.bd_afc3_m04e_0
Compiling module xil_defaultlib.m04_exit_pipeline_imp_1D8WVFR
Compiling module xil_defaultlib.bd_afc3_m04arn_0
Compiling module xil_defaultlib.bd_afc3_m04awn_0
Compiling module xil_defaultlib.bd_afc3_m04bn_0
Compiling module xil_defaultlib.bd_afc3_m04rn_0
Compiling module xil_defaultlib.bd_afc3_m04wn_0
Compiling module xil_defaultlib.m04_nodes_imp_19KV9JK
Compiling module xil_defaultlib.bd_afc3_m04s2a_0
Compiling module xil_defaultlib.bd_afc3_m05e_0
Compiling module xil_defaultlib.m05_exit_pipeline_imp_1A5H04N
Compiling module xil_defaultlib.bd_afc3_m05arn_0
Compiling module xil_defaultlib.bd_afc3_m05awn_0
Compiling module xil_defaultlib.bd_afc3_m05bn_0
Compiling module xil_defaultlib.bd_afc3_m05rn_0
Compiling module xil_defaultlib.bd_afc3_m05wn_0
Compiling module xil_defaultlib.m05_nodes_imp_FW97QE
Compiling module xil_defaultlib.bd_afc3_m05s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3_arinsw_0
Compiling module xil_defaultlib.bd_afc3_aroutsw_0
Compiling module xil_defaultlib.bd_afc3_awinsw_0
Compiling module xil_defaultlib.bd_afc3_awoutsw_0
Compiling module xil_defaultlib.bd_afc3_binsw_0
Compiling module xil_defaultlib.bd_afc3_boutsw_0
Compiling module xil_defaultlib.bd_afc3_arni_0
Compiling module xil_defaultlib.bd_afc3_awni_0
Compiling module xil_defaultlib.bd_afc3_bni_0
Compiling module xil_defaultlib.bd_afc3_rni_0
Compiling module xil_defaultlib.bd_afc3_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1MZRIMQ
Compiling module xil_defaultlib.bd_afc3_rinsw_0
Compiling module xil_defaultlib.bd_afc3_routsw_0
Compiling module xil_defaultlib.bd_afc3_winsw_0
Compiling module xil_defaultlib.bd_afc3_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_4N4PBE
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture imp of entity axi_timer_v2_0_35.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="s...]
Compiling architecture imp of entity axi_timer_v2_0_35.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_35.count_module [\count_module(c_family="spartan7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_35.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_35.tc_core [\tc_core(c_family="spartan7",c_a...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_35.axi_timer [\axi_timer(c_family="spartan7")(...]
Compiling architecture design_1_axi_timer_0_0_arch of entity xil_defaultlib.design_1_axi_timer_0_0 [design_1_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_rx [\uartlite_rx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_tx [\uartlite_tx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_core [\uartlite_core(c_family="spartan...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.axi_uartlite [\axi_uartlite(c_family="spartan7...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_1
Compiling module xil_defaultlib.design_1_ila_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_27.MB_BSCANE2 [\MB_BSCANE2(c_target=spartan7,jt...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_27.MB_LUT1 [\MB_LUT1(c_target=spartan7,init=...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_27.MB_BUFG [\MB_BUFG(c_target=spartan7)\]
Compiling architecture imp of entity mdm_v3_2_27.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_27.MB_FDC_1 [\MB_FDC_1(c_target=spartan7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_27.MB_FDRE_1 [\MB_FDRE_1(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_27.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_27.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_27.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_27.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture imp of entity mdm_v3_2_27.JTAG_CONTROL [\JTAG_CONTROL(c_target=spartan7,...]
Compiling architecture imp of entity mdm_v3_2_27.MDM_Core [\MDM_Core(c_target=spartan7,c_jt...]
Compiling architecture imp of entity mdm_v3_2_27.MDM [\MDM(c_family="spartan7",c_devic...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_14.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_14.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_14.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_14.MB_AND2B1L [\MB_AND2B1L(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_14.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_14.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_14.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_14.MB_SRLC16E [\MB_SRLC16E(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_14.address_hit [\address_hit(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_14.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_14.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_14.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_FDRE [\MB_FDRE(c_target=spartan7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_14.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=spartan...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_14.MB_MUXF7 [\MB_MUXF7(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_14.MB_FDR [\MB_FDR(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_14.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_14.MB_FDS [\MB_FDS(c_target=spartan7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_14.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_MUXCY [\MB_MUXCY(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_14.carry_and [\carry_and(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_14.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_14.carry_or [\carry_or(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_14.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_14.MB_RAM32M [\MB_RAM32M(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_14.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_14.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_14.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_14.MB_MULT_AND [\MB_MULT_AND(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_14.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_14.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_14.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_14.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_14.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_14.WB_Mux_Bit [\WB_Mux_Bit(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_14.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_14.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_14.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_14.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_14.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_14.mux_bus [\mux_bus(c_target=spartan7,c_all...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_14.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_14.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_14.Fpu [\Fpu(c_data_size=32,c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_14.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_14.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_14.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_14.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_14.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_14.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_14.mb_sync_bit [\mb_sync_bit(c_reset_value='1')\]
Compiling architecture imp of entity microblaze_v11_0_14.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_14.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_25.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_25.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_25.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_14.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_25.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_25.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_25.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="spa...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.simpleCpu_slave_lite_v1_0_S00_AX...
Compiling module xil_defaultlib.simpleCpu
Compiling module xil_defaultlib.design_1_simpleCpu_0_0
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=867)
Compiling module xil_defaultlib.my_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_testbench_behav
execute_script: Time (s): cpu = 00:01:15 ; elapsed = 00:00:30 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1549 ; free virtual = 9928
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_testbench_behav -key {Behavioral:sim_1:Functional:my_testbench} -tclbatch {my_testbench.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//MyCpuMult_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_timer_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//simpleCpu_0/S00_AXI
Time resolution is 1 ps
source my_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module my_testbench.DUT.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0 gpio_tri_o 0 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1547 ; free virtual = 9958
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:37 ; elapsed = 00:00:49 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1547 ; free virtual = 9958
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'my_testbench'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/audrey/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/audrey/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'my_testbench'...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [SIM-utils-54] Inspecting design source files for 'my_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj my_testbench_vlog.prj
xvhdl --incr --relax -prj my_testbench_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/audrey/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 16 for port 'gpio_tri_o' [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sim_1/imports/new/my_testbench.v:359]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:391]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:415]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:474]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:550]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:2576]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:711]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:757]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1646 ; free virtual = 10024
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_testbench_behav -key {Behavioral:sim_1:Functional:my_testbench} -tclbatch {my_testbench.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//MyCpuMult_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M04_AXI
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Time resolution is 1 ps
source my_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module my_testbench.DUT.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0 gpio_tri_o 0 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1619 ; free virtual = 10014
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1619 ; free virtual = 10014
run all
              100175 o_RX_Byte = H 
              186575 o_RX_Byte = i 
              272975 o_RX_Byte =   
              359375 o_RX_Byte = A 
              445775 o_RX_Byte = u 
              532175 o_RX_Byte = d 
              618575 o_RX_Byte = 
 
              704975 o_RX_Byte = 
 
run: Time (s): cpu = 00:01:13 ; elapsed = 00:02:59 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1292 ; free virtual = 10083
close_sim
INFO: xsimkernel Simulation Memory Usage: 299520 KB (Peak: 338072 KB), Simulation CPU Usage: 180530 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'my_testbench'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/audrey/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/audrey/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'my_testbench'...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [SIM-utils-54] Inspecting design source files for 'my_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj my_testbench_vlog.prj
xvhdl --incr --relax -prj my_testbench_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/audrey/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 16 for port 'gpio_tri_o' [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sim_1/imports/new/my_testbench.v:359]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:391]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:415]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:474]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:550]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:2576]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:711]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:757]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1117 ; free virtual = 9931
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_testbench_behav -key {Behavioral:sim_1:Functional:my_testbench} -tclbatch {my_testbench.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//MyCpuMult_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_timer_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//simpleCpu_0/S00_AXI
Time resolution is 1 ps
source my_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module my_testbench.DUT.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0 gpio_tri_o 0 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1120 ; free virtual = 9910
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1120 ; free virtual = 9910
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:01:27 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1161 ; free virtual = 9985
close_sim
INFO: xsimkernel Simulation Memory Usage: 299520 KB (Peak: 338072 KB), Simulation CPU Usage: 88590 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'my_testbench'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/audrey/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/audrey/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'my_testbench'...
Generating merged BMM file for the design top 'my_testbench'...
INFO: [SIM-utils-54] Inspecting design source files for 'my_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj my_testbench_vlog.prj
xvhdl --incr --relax -prj my_testbench_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/audrey/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_14 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_27 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L util_vector_logic_v2_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_37 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_timer_v2_0_35 -L axi_intc_v4_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_testbench_behav xil_defaultlib.my_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 16 for port 'gpio_tri_o' [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sim_1/imports/new/my_testbench.v:359]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:391]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:415]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:474]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:550]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:2576]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:711]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:757]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1085 ; free virtual = 9884
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_testbench_behav -key {Behavioral:sim_1:Functional:my_testbench} -tclbatch {my_testbench.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m04_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m04_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m05_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//m05_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//MyCpuMult_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_timer_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /my_testbench/DUT/design_1_i//simpleCpu_0/S00_AXI
Time resolution is 1 ps
source my_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module my_testbench.DUT.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0 gpio_tri_o 0 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1138 ; free virtual = 9948
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1138 ; free virtual = 9948
run all
              238415 o_RX_Byte = R 
              324815 o_RX_Byte = E 
              411215 o_RX_Byte = S 
              497615 o_RX_Byte =   
              584015 o_RX_Byte = = 
              670415 o_RX_Byte =   
              756815 o_RX_Byte = 1 
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:26 . Memory (MB): peak = 10744.348 ; gain = 0.000 ; free physical = 1183 ; free virtual = 9985
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:40:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:40:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:42:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:42:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:43:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:43:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:44:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:44:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:56:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:56:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:57:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:57:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:58:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:58:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 00:59:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 00:59:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 01:00:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 01:00:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 01:04:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 01:04:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 01:04:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 01:04:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 01:05:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 01:05:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-24 01:06:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-24 01:06:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887404240556A
