[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14839       tick       3873141       1290872       1256819       3873141 
      2  14839       tick       7399522       2557361       2537050       7399522 
      3  14839       tick       7426629       2563911       2542909       7426629 
      4  14839       tick       7421493       2563458       2547885       7421493 
      5  14839       tick       7395779       2556182       2533499       7395779 
      6  14839       tick       7390503       2558694       2537150       7390503 
      7  14839       tick       7409216       2562413       2543335       7409216 
      8  14839       tick       7389493       2552626       2526712       7389493 
      9  14839       tick       7400675       2557674       2536138       7400675 
     10  14839       tick       7410278       2560277       2543835       7410278 
     11  14839       tick       7288836       2518851       2501534       7288836 
     12  14839       tick       7530568       2601951       2581983       7530568 
     13  14839       tick       7406226       2559311       2539088       7406226 
     14  14839       tick       7403259       2561090       2544889       7403259 
     15  14839       tick       7419765       2563505       2547422       7419765 
     16  14839       tick       7415227       2561040       2540982       7415227 
     17  14839       tick       7409132       2560603       2539796       7409132 
     18  14839       tick       7381222       2550649       2531337       7381222 
     19  14839       tick       7402384       2558874       2539229       7402384 
     20  14839       tick       7430250       2562811       2545161       7430250 
     21  14839       exit       4736210       1635823       1623364       4736210 
