<map id="lib/Target/AMDGPU/SIISelLowering.h" name="lib/Target/AMDGPU/SIISelLowering.h">
<area shape="rect" id="node1" title="SI DAG Lowering interface definition." alt="" coords="9251,5,9437,47"/>
<area shape="rect" id="node2" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6539,95,6792,121"/>
<area shape="rect" id="node22" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="8575,259,8761,300"/>
<area shape="rect" id="node3" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5,169,272,211"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="296,169,533,211"/>
<area shape="rect" id="node5" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="558,169,813,211"/>
<area shape="rect" id="node6" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="837,177,1133,203"/>
<area shape="rect" id="node7" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="1157,169,1456,211"/>
<area shape="rect" id="node8" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1480,169,1712,211"/>
<area shape="rect" id="node9" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1736,169,1968,211"/>
<area shape="rect" id="node10" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="1992,169,2219,211"/>
<area shape="rect" id="node11" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="2243,169,2490,211"/>
<area shape="rect" id="node12" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="2514,169,2777,211"/>
<area shape="rect" id="node13" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="2801,177,3124,203"/>
<area shape="rect" id="node14" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="3149,169,3385,211"/>
<area shape="rect" id="node15" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="3409,169,3639,211"/>
<area shape="rect" id="node16" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="3663,169,3926,211"/>
<area shape="rect" id="node17" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="3950,169,4183,211"/>
<area shape="rect" id="node18" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="4207,169,4470,211"/>
<area shape="rect" id="node19" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="4494,169,4754,211"/>
<area shape="rect" id="node20" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="4778,169,5046,211"/>
<area shape="rect" id="node21" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="5071,169,5319,211"/>
<area shape="rect" id="node23" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="5343,177,5633,203"/>
<area shape="rect" id="node24" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="5657,169,5881,211"/>
<area shape="rect" id="node25" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="5906,177,6198,203"/>
<area shape="rect" id="node26" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="6222,169,6421,211"/>
<area shape="rect" id="node27" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="6445,169,6648,211"/>
<area shape="rect" id="node28" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="6673,169,6893,211"/>
<area shape="rect" id="node29" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="6917,177,7203,203"/>
<area shape="rect" id="node30" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="7227,177,7514,203"/>
<area shape="rect" id="node31" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7538,169,7726,211"/>
<area shape="rect" id="node32" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7751,169,7953,211"/>
<area shape="rect" id="node33" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="7978,169,8177,211"/>
<area shape="rect" id="node34" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8201,169,8399,211"/>
<area shape="rect" id="node35" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8423,169,8614,211"/>
<area shape="rect" id="node36" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="8639,169,8828,211"/>
<area shape="rect" id="node37" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="8852,169,9044,211"/>
<area shape="rect" id="node38" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="9068,169,9268,211"/>
<area shape="rect" id="node39" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="9292,169,9492,211"/>
<area shape="rect" id="node40" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="9516,169,9716,211"/>
<area shape="rect" id="node41" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="9741,169,9955,211"/>
<area shape="rect" id="node42" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="9980,169,10177,211"/>
<area shape="rect" id="node43" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="10202,169,10422,211"/>
<area shape="rect" id="node44" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="10446,169,10666,211"/>
<area shape="rect" id="node45" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="10690,169,10910,211"/>
<area shape="rect" id="node46" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="10935,169,11156,211"/>
<area shape="rect" id="node47" href="$SIPostRABundler_8cpp.html" title="This pass creates bundles of memory instructions to protect adjacent loads and stores from beeing res..." alt="" coords="11180,169,11369,211"/>
<area shape="rect" id="node48" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="11393,169,11628,211"/>
<area shape="rect" id="node49" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="11653,169,11865,211"/>
<area shape="rect" id="node50" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="11889,169,12103,211"/>
</map>
