// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFResizeAreaDownScal (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_in_data_V_dout,
        stream_in_data_V_empty_n,
        stream_in_data_V_read,
        resize_out_data_V_din,
        resize_out_data_V_full_n,
        resize_out_data_V_write,
        height,
        width,
        out_height,
        out_width
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_pp0_stage0 = 39'd2147483648;
parameter    ap_ST_fsm_state34 = 39'd4294967296;
parameter    ap_ST_fsm_state35 = 39'd8589934592;
parameter    ap_ST_fsm_state36 = 39'd17179869184;
parameter    ap_ST_fsm_state37 = 39'd34359738368;
parameter    ap_ST_fsm_state38 = 39'd68719476736;
parameter    ap_ST_fsm_pp1_stage0 = 39'd137438953472;
parameter    ap_ST_fsm_state49 = 39'd274877906944;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] stream_in_data_V_dout;
input   stream_in_data_V_empty_n;
output   stream_in_data_V_read;
output  [23:0] resize_out_data_V_din;
input   resize_out_data_V_full_n;
output   resize_out_data_V_write;
input  [15:0] height;
input  [15:0] width;
input  [15:0] out_height;
input  [15:0] out_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_in_data_V_read;
reg resize_out_data_V_write;

(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_in_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_6161;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] tmp_100_reg_6326;
reg   [0:0] not_s_reg_6296;
reg   [0:0] brmerge_reg_6343;
reg    resize_out_data_V_blk_n;
reg    ap_enable_reg_pp1_iter9;
reg   [0:0] tmp_100_reg_6326_pp1_iter8_reg;
reg   [0:0] p_s_reg_6289;
reg   [0:0] tmp_109_reg_6463;
reg   [0:0] tmp_109_reg_6463_pp1_iter8_reg;
reg   [0:0] tmp_110_reg_6467;
reg   [0:0] tmp_110_reg_6467_pp1_iter8_reg;
reg   [12:0] p_0719_2_reg_1529;
reg   [18:0] read_index_1_reg_1540;
reg   [12:0] r_V_reg_1609;
reg   [12:0] tmp_99_reg_1621;
wire    ap_CS_fsm_state2;
wire    grp_xFUdivResizeDownArea_fu_1707_ap_idle;
wire    grp_xFUdivResizeDownArea_fu_1707_ap_ready;
wire    grp_xFUdivResizeDownArea_fu_1707_ap_done;
wire   [31:0] grp_xFUdivResizeDownArea_fu_1707_ap_return;
reg  signed [31:0] Xscale_reg_5262;
reg  signed [31:0] Yscale_reg_5270;
wire    ap_CS_fsm_state3;
wire   [16:0] op_assign_22_cast1_fu_2124_p1;
reg   [16:0] op_assign_22_cast1_reg_5278;
wire   [18:0] op_assign_22_cast_fu_2127_p1;
reg   [18:0] op_assign_22_cast_reg_5283;
wire   [31:0] tmp_s_fu_2130_p3;
reg   [31:0] tmp_s_reg_5290;
wire   [16:0] tmp_2_fu_2137_p2;
reg   [16:0] tmp_2_reg_5295;
wire   [15:0] tmp_51_cast_fu_2143_p2;
reg   [15:0] tmp_51_cast_reg_5300;
wire   [12:0] x_V_fu_2161_p2;
reg   [12:0] x_V_reg_5308;
wire    ap_CS_fsm_state4;
wire   [31:0] Xtemp0_fu_2167_p2;
reg   [31:0] Xtemp0_reg_5313;
wire   [0:0] tmp_3_fu_2156_p2;
wire   [15:0] tmp_1_fu_2172_p1;
reg   [15:0] tmp_1_reg_5320;
reg  signed [15:0] tmp_15_reg_5325;
reg   [12:0] tmp_17_reg_5331;
wire   [16:0] tmp_69_cast_fu_2196_p1;
reg   [16:0] tmp_69_cast_reg_5336;
wire   [31:0] tmp_24_fu_2199_p3;
reg   [31:0] tmp_24_reg_5341;
wire   [16:0] tmp_25_fu_2206_p2;
reg   [16:0] tmp_25_reg_5346;
wire   [15:0] tmp_71_cast_fu_2212_p2;
reg   [15:0] tmp_71_cast_reg_5351;
wire   [31:0] tmp_5_fu_2217_p2;
reg   [31:0] tmp_5_reg_5356;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_6_fu_2221_p2;
reg   [0:0] tmp_6_reg_5361;
wire   [0:0] tmp_16_fu_2226_p2;
reg   [0:0] tmp_16_reg_5366;
wire   [31:0] Xtemp1_fu_2231_p2;
reg   [31:0] Xtemp1_reg_5373;
wire    ap_CS_fsm_state6;
wire   [31:0] Xscale_2_fu_2235_p3;
reg   [31:0] Xscale_2_reg_5378;
wire   [16:0] tmp_30_fu_2240_p1;
reg   [16:0] tmp_30_reg_5383;
reg   [15:0] tmp_7_reg_5388;
wire  signed [15:0] offset_temp1_fu_2274_p3;
reg  signed [15:0] offset_temp1_reg_5393;
wire   [14:0] tmp_35_fu_2281_p1;
reg   [14:0] tmp_35_reg_5403;
wire   [31:0] grp_Inverse_fu_1732_ap_return_0;
wire   [7:0] grp_Inverse_fu_1732_ap_return_1;
reg   [31:0] call_ret9_reg_5408_0;
wire    ap_CS_fsm_state7;
wire    grp_Inverse_fu_1732_ap_idle;
wire    grp_Inverse_fu_1732_ap_ready;
wire    grp_Inverse_fu_1732_ap_done;
reg  signed [7:0] N_2_reg_5413;
wire   [16:0] offset_temp0_fu_2294_p2;
reg   [16:0] offset_temp0_reg_5419;
wire  signed [16:0] offset_temp1_4_cast_fu_2305_p1;
reg  signed [16:0] offset_temp1_4_cast_reg_5424;
wire   [15:0] offset_temp0_1_fu_2314_p3;
reg   [15:0] offset_temp0_1_reg_5429;
wire  signed [31:0] inv_cellWidth_fu_2337_p2;
reg  signed [31:0] inv_cellWidth_reg_5437;
wire    ap_CS_fsm_state8;
wire   [12:0] tmp_18_fu_2343_p1;
reg   [12:0] tmp_18_reg_5444;
wire   [31:0] offset_temp1_fixed_fu_2353_p3;
reg   [31:0] offset_temp1_fixed_reg_5449;
wire  signed [31:0] tmp_22_fu_2360_p2;
reg  signed [31:0] tmp_22_reg_5454;
wire   [0:0] tmp_23_fu_2365_p2;
reg   [0:0] tmp_23_reg_5459;
reg   [15:0] tmp_26_reg_5463;
wire    ap_CS_fsm_state9;
wire   [15:0] tmp_28_fu_2390_p2;
wire    ap_CS_fsm_state10;
wire   [15:0] tmp_29_fu_2396_p2;
wire   [15:0] tmp_34_fu_2444_p2;
reg   [15:0] tmp_34_reg_5478;
wire   [2:0] tmp_69_fu_2450_p1;
reg   [2:0] tmp_69_reg_5483;
wire   [31:0] wind_cast_fu_2454_p1;
wire    ap_CS_fsm_state11;
wire   [12:0] i_V_fu_2458_p1;
wire   [2:0] tmp_36_fu_2461_p1;
reg   [2:0] tmp_36_reg_5498;
wire   [15:0] count_2_fu_2465_p2;
reg   [15:0] count_2_reg_5503;
wire   [15:0] tmp_70_fu_2470_p1;
reg   [15:0] tmp_70_reg_5509;
wire   [63:0] tmp_37_fu_2473_p1;
reg   [63:0] tmp_37_reg_5518;
reg   [10:0] Hweight_0_addr_2_reg_5523;
reg   [10:0] Hweight_1_addr_reg_5528;
reg   [10:0] Hweight_2_addr_reg_5533;
reg   [10:0] Hweight_3_addr_reg_5538;
reg   [10:0] Hweight_4_addr_reg_5543;
wire   [31:0] tmp_76_fu_2495_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] tmp_40_fu_2486_p2;
wire   [12:0] i_V_1_fu_2501_p2;
wire   [16:0] overlaptemp_fu_2537_p3;
reg   [16:0] overlaptemp_reg_5567;
wire   [0:0] tmp_58_fu_2515_p2;
wire   [0:0] tmp_68_fu_2549_p2;
reg   [0:0] tmp_68_reg_5572;
wire   [2:0] wind_2_t_fu_2554_p2;
reg   [2:0] wind_2_t_reg_5577;
wire   [16:0] overlaptemp_1_fu_2558_p3;
reg   [16:0] overlaptemp_1_reg_5581;
wire    ap_CS_fsm_state13;
reg   [15:0] tmp_73_reg_5586;
wire    ap_CS_fsm_state14;
wire   [15:0] count_7_fu_2581_p2;
wire    ap_CS_fsm_state15;
wire   [12:0] x_V_1_fu_2625_p2;
reg   [12:0] x_V_1_reg_5606;
wire    ap_CS_fsm_state18;
wire   [31:0] Ytemp0_fu_2631_p2;
reg   [31:0] Ytemp0_reg_5611;
wire   [0:0] tmp_39_fu_2620_p2;
wire   [15:0] tmp_71_fu_2636_p1;
reg   [15:0] tmp_71_reg_5618;
reg  signed [15:0] tmp_47_reg_5623;
reg   [12:0] tmp_49_reg_5629;
wire   [31:0] tmp_42_fu_2660_p2;
reg   [31:0] tmp_42_reg_5634;
wire    ap_CS_fsm_state19;
wire   [0:0] tmp_43_fu_2664_p2;
reg   [0:0] tmp_43_reg_5639;
wire   [0:0] tmp_48_fu_2669_p2;
reg   [0:0] tmp_48_reg_5644;
wire   [31:0] Ytemp1_fu_2674_p2;
reg   [31:0] Ytemp1_reg_5651;
wire    ap_CS_fsm_state20;
wire   [31:0] Yscale_2_fu_2678_p3;
reg   [31:0] Yscale_2_reg_5656;
wire   [16:0] tmp_83_fu_2683_p1;
reg   [16:0] tmp_83_reg_5661;
reg   [15:0] tmp_44_reg_5666;
wire  signed [15:0] offset_temp1_1_fu_2717_p3;
reg  signed [15:0] offset_temp1_1_reg_5671;
wire   [14:0] tmp_103_fu_2724_p1;
reg   [14:0] tmp_103_reg_5681;
reg   [31:0] call_ret_reg_5686_0;
wire    ap_CS_fsm_state21;
reg  signed [7:0] N_3_reg_5691;
wire   [16:0] offset_temp0_2_fu_2737_p2;
reg   [16:0] offset_temp0_2_reg_5697;
wire  signed [16:0] offset_temp1_5_cast_fu_2748_p1;
reg  signed [16:0] offset_temp1_5_cast_reg_5702;
wire   [15:0] offset_temp0_3_fu_2757_p3;
reg   [15:0] offset_temp0_3_reg_5707;
wire  signed [31:0] inv_cellWidth_1_fu_2780_p2;
reg  signed [31:0] inv_cellWidth_1_reg_5715;
wire    ap_CS_fsm_state22;
wire   [12:0] tmp_50_fu_2786_p1;
reg   [12:0] tmp_50_reg_5722;
wire   [31:0] offset_temp1_fixed_1_fu_2796_p3;
reg   [31:0] offset_temp1_fixed_1_reg_5727;
wire  signed [31:0] tmp_54_fu_2803_p2;
reg  signed [31:0] tmp_54_reg_5732;
wire   [0:0] tmp_55_fu_2808_p2;
reg   [0:0] tmp_55_reg_5737;
reg   [15:0] tmp_59_reg_5741;
wire    ap_CS_fsm_state23;
wire   [12:0] tmp_61_fu_2833_p2;
wire    ap_CS_fsm_state24;
wire   [15:0] tmp_62_fu_2839_p2;
wire   [12:0] p_v_fu_2855_p3;
reg   [12:0] p_v_reg_5756;
wire   [12:0] i_V_2_fu_2867_p1;
wire    ap_CS_fsm_state25;
wire   [15:0] count_5_fu_2898_p2;
reg   [15:0] count_5_reg_5767;
wire   [12:0] k_V_fu_2908_p2;
reg   [12:0] k_V_reg_5773;
wire   [15:0] tmp_121_fu_2914_p1;
reg   [15:0] tmp_121_reg_5780;
wire   [12:0] k_V_1_fu_2931_p2;
wire    ap_CS_fsm_state26;
wire   [0:0] tmp_74_fu_2921_p2;
wire   [12:0] i_V_3_fu_2937_p2;
wire   [16:0] overlaptemp_2_fu_2973_p3;
reg   [16:0] overlaptemp_2_reg_5801;
wire   [0:0] tmp_80_fu_2951_p2;
wire   [0:0] tmp_82_fu_2985_p2;
reg   [0:0] tmp_82_reg_5806;
wire   [16:0] overlaptemp_3_fu_2990_p3;
reg   [16:0] overlaptemp_3_reg_5811;
wire    ap_CS_fsm_state27;
reg   [15:0] tmp_85_reg_5816;
wire    ap_CS_fsm_state28;
wire   [12:0] k_V_2_fu_3017_p2;
wire    ap_CS_fsm_state29;
wire   [15:0] count_8_fu_3022_p2;
wire   [0:0] exitcond1_fu_3033_p2;
wire    ap_CS_fsm_state31;
wire   [2:0] p_1_23_fu_3039_p2;
reg   [2:0] p_1_23_reg_5835;
wire   [18:0] tmp_75_fu_3045_p2;
reg   [18:0] tmp_75_reg_5840;
wire   [16:0] op2_assign_4_fu_3050_p2;
reg   [16:0] op2_assign_4_reg_6151;
wire   [16:0] p_3_fu_3055_p2;
reg   [16:0] p_3_reg_6156;
wire   [0:0] exitcond2_fu_3060_p2;
wire    ap_block_state32_pp0_stage0_iter0;
reg    ap_block_state33_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] x_V_2_fu_3066_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] tmp_97_fu_3072_p1;
reg   [63:0] tmp_97_reg_6170;
wire   [18:0] tmp_98_fu_3080_p2;
reg   [10:0] lbuf_in_1_V_addr_reg_6181;
reg   [10:0] lbuf_in_2_V_addr_reg_6187;
reg   [10:0] lbuf_in_3_V_addr_reg_6193;
reg   [10:0] lbuf_in_4_V_addr_reg_6199;
wire   [18:0] indvars_iv_next_fu_3086_p2;
wire    ap_CS_fsm_state34;
wire   [12:0] j_V_fu_3104_p2;
reg   [12:0] j_V_reg_6213;
wire    ap_CS_fsm_state35;
wire   [0:0] tmp_89_fu_3114_p2;
reg   [0:0] tmp_89_reg_6218;
wire   [0:0] tmp_81_fu_3099_p2;
wire   [0:0] tmp_95_fu_3124_p2;
reg   [0:0] tmp_95_reg_6228;
wire   [16:0] lhs_V_fu_3129_p1;
reg   [16:0] lhs_V_reg_6233;
wire    ap_CS_fsm_state36;
wire   [15:0] Vweight_q0;
reg   [15:0] Vweight_load_reg_6239;
wire    ap_CS_fsm_state37;
reg   [15:0] Vweight_load_1_reg_6264;
wire   [15:0] Vweight_q1;
reg   [15:0] Vweight_load_2_reg_6269;
wire   [15:0] Vreq_q0;
reg   [15:0] ylimit_reg_6284;
wire    ap_CS_fsm_state38;
wire   [0:0] p_s_fu_3226_p2;
wire   [0:0] not_s_fu_3232_p2;
wire   [15:0] Wy_0_fu_3244_p3;
reg   [15:0] Wy_0_reg_6301;
wire   [15:0] Wy_1_fu_3267_p3;
reg   [15:0] Wy_1_reg_6306;
wire   [15:0] Wy_2_fu_3280_p3;
reg   [15:0] Wy_2_reg_6311;
wire   [15:0] Wy_3_fu_3303_p3;
reg   [15:0] Wy_3_reg_6316;
wire   [15:0] Wy_4_fu_3317_p3;
reg   [15:0] Wy_4_reg_6321;
wire   [0:0] tmp_100_fu_3333_p2;
wire    ap_block_state39_pp1_stage0_iter0;
reg    ap_predicate_op612_read_state40;
reg    ap_block_state40_pp1_stage0_iter1;
wire    ap_block_state41_pp1_stage0_iter2;
wire    ap_block_state42_pp1_stage0_iter3;
wire    ap_block_state43_pp1_stage0_iter4;
wire    ap_block_state44_pp1_stage0_iter5;
wire    ap_block_state45_pp1_stage0_iter6;
wire    ap_block_state46_pp1_stage0_iter7;
wire    ap_block_state47_pp1_stage0_iter8;
reg    ap_predicate_op1099_write_state48;
reg    ap_block_state48_pp1_stage0_iter9;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] tmp_100_reg_6326_pp1_iter1_reg;
reg   [0:0] tmp_100_reg_6326_pp1_iter2_reg;
reg   [0:0] tmp_100_reg_6326_pp1_iter3_reg;
reg   [0:0] tmp_100_reg_6326_pp1_iter4_reg;
reg   [0:0] tmp_100_reg_6326_pp1_iter5_reg;
reg   [0:0] tmp_100_reg_6326_pp1_iter6_reg;
reg   [0:0] tmp_100_reg_6326_pp1_iter7_reg;
wire   [12:0] i_V_4_fu_3338_p2;
reg   [12:0] i_V_4_reg_6330;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] ult_fu_3344_p2;
reg   [0:0] ult_reg_6335;
reg   [0:0] ult_reg_6335_pp1_iter1_reg;
wire   [0:0] brmerge_fu_3355_p2;
wire   [63:0] tmp_105_fu_3360_p1;
reg   [63:0] tmp_105_reg_6347;
reg   [10:0] lbuf_in_1_V_addr_1_reg_6353;
reg   [10:0] lbuf_in_2_V_addr_1_reg_6359;
reg   [10:0] lbuf_in_3_V_addr_1_reg_6365;
reg   [10:0] lbuf_in_4_V_addr_1_reg_6371;
wire   [0:0] tmp_104_fu_3368_p2;
reg   [0:0] tmp_104_reg_6377;
wire   [63:0] tmp_106_fu_3373_p1;
reg   [63:0] tmp_106_reg_6381;
reg   [10:0] lbuf_in_1_V_addr_3_reg_6386;
reg   [10:0] lbuf_in_2_V_addr_2_reg_6392;
reg   [10:0] lbuf_in_3_V_addr_2_reg_6398;
reg   [10:0] lbuf_in_4_V_addr_2_reg_6404;
wire   [0:0] tmp_107_fu_3382_p2;
reg   [0:0] tmp_107_reg_6415;
reg   [0:0] tmp_107_reg_6415_pp1_iter1_reg;
wire   [63:0] tmp_108_fu_3387_p1;
reg   [63:0] tmp_108_reg_6424;
reg   [63:0] tmp_108_reg_6424_pp1_iter1_reg;
wire   [0:0] tmp_109_fu_3419_p2;
reg   [0:0] tmp_109_reg_6463_pp1_iter2_reg;
reg   [0:0] tmp_109_reg_6463_pp1_iter3_reg;
reg   [0:0] tmp_109_reg_6463_pp1_iter4_reg;
reg   [0:0] tmp_109_reg_6463_pp1_iter5_reg;
reg   [0:0] tmp_109_reg_6463_pp1_iter6_reg;
reg   [0:0] tmp_109_reg_6463_pp1_iter7_reg;
wire   [0:0] tmp_110_fu_3442_p2;
reg   [0:0] tmp_110_reg_6467_pp1_iter2_reg;
reg   [0:0] tmp_110_reg_6467_pp1_iter3_reg;
reg   [0:0] tmp_110_reg_6467_pp1_iter4_reg;
reg   [0:0] tmp_110_reg_6467_pp1_iter5_reg;
reg   [0:0] tmp_110_reg_6467_pp1_iter6_reg;
reg   [0:0] tmp_110_reg_6467_pp1_iter7_reg;
wire   [0:0] tmp_111_fu_3452_p2;
reg   [0:0] tmp_111_reg_6471;
wire   [0:0] tmp_200_1_fu_3467_p2;
reg   [0:0] tmp_200_1_reg_6480;
wire   [0:0] tmp_200_2_fu_3482_p2;
reg   [0:0] tmp_200_2_reg_6489;
wire   [0:0] tmp_200_3_fu_3497_p2;
reg   [0:0] tmp_200_3_reg_6498;
wire   [0:0] tmp_200_4_fu_3506_p2;
reg   [0:0] tmp_200_4_reg_6507;
wire   [0:0] tmp_112_fu_3511_p2;
reg   [0:0] tmp_112_reg_6516;
wire   [2:0] tmp_130_fu_3521_p1;
reg   [2:0] tmp_130_reg_6521;
wire   [23:0] buf_read_area_win_V_2_fu_3737_p3;
reg   [23:0] buf_read_area_win_V_2_reg_6607;
wire   [23:0] buf_read_area_win_V_3_fu_3744_p3;
reg   [23:0] buf_read_area_win_V_3_reg_6612;
wire   [23:0] buf_read_area_win_V_4_fu_3751_p3;
reg   [23:0] buf_read_area_win_V_4_reg_6617;
wire   [23:0] buf_read_area_win_V_5_fu_3758_p3;
reg   [23:0] buf_read_area_win_V_5_reg_6622;
wire   [23:0] D4_0_V_fu_3765_p3;
reg   [23:0] D4_0_V_reg_6627;
wire   [23:0] buf_read_area_win_V_6_fu_3772_p3;
reg   [23:0] buf_read_area_win_V_6_reg_6632;
wire   [23:0] buf_read_area_win_V_7_fu_3779_p3;
reg   [23:0] buf_read_area_win_V_7_reg_6637;
wire   [23:0] buf_read_area_win_V_8_fu_3786_p3;
reg   [23:0] buf_read_area_win_V_8_reg_6642;
wire   [23:0] buf_read_area_win_V_9_fu_3793_p3;
reg   [23:0] buf_read_area_win_V_9_reg_6647;
wire   [23:0] D4_1_V_fu_3800_p3;
reg   [23:0] D4_1_V_reg_6652;
wire   [23:0] buf_read_area_win_V_10_fu_3807_p3;
reg   [23:0] buf_read_area_win_V_10_reg_6657;
wire   [23:0] buf_read_area_win_V_11_fu_3814_p3;
reg   [23:0] buf_read_area_win_V_11_reg_6662;
wire   [23:0] buf_read_area_win_V_12_fu_3821_p3;
reg   [23:0] buf_read_area_win_V_12_reg_6667;
wire   [23:0] buf_read_area_win_V_13_fu_3828_p3;
reg   [23:0] buf_read_area_win_V_13_reg_6672;
wire   [23:0] D4_2_V_fu_3835_p3;
reg   [23:0] D4_2_V_reg_6677;
wire   [23:0] buf_read_area_win_V_14_fu_3842_p3;
reg   [23:0] buf_read_area_win_V_14_reg_6682;
wire   [23:0] buf_read_area_win_V_15_fu_3849_p3;
reg   [23:0] buf_read_area_win_V_15_reg_6687;
wire   [23:0] buf_read_area_win_V_16_fu_3856_p3;
reg   [23:0] buf_read_area_win_V_16_reg_6692;
wire   [23:0] buf_read_area_win_V_17_fu_3863_p3;
reg   [23:0] buf_read_area_win_V_17_reg_6697;
wire   [23:0] D4_3_V_fu_3870_p3;
reg   [23:0] D4_3_V_reg_6702;
wire   [23:0] buf_read_area_win_V_18_fu_3877_p3;
reg   [23:0] buf_read_area_win_V_18_reg_6707;
wire   [23:0] buf_read_area_win_V_19_fu_3884_p3;
reg   [23:0] buf_read_area_win_V_19_reg_6712;
wire   [23:0] buf_read_area_win_V_20_fu_3891_p3;
reg   [23:0] buf_read_area_win_V_20_reg_6717;
wire   [23:0] buf_read_area_win_V_21_fu_3898_p3;
reg   [23:0] buf_read_area_win_V_21_reg_6722;
wire   [23:0] D4_4_V_fu_3905_p3;
reg   [23:0] D4_4_V_reg_6727;
wire   [15:0] index_offset_0_i_fu_3943_p3;
reg   [15:0] index_offset_0_i_reg_6732;
wire   [15:0] tmp_14_fu_3953_p10;
reg   [15:0] tmp_14_reg_6738;
reg   [23:0] data0_0_V_reg_6769;
reg   [23:0] data0_1_V_reg_6774;
reg   [23:0] data0_2_V_reg_6779;
reg   [23:0] data0_3_V_reg_6784;
reg   [23:0] data0_4_V_reg_6789;
reg   [23:0] data1_0_V_reg_6794;
reg   [23:0] data1_1_V_reg_6799;
reg   [23:0] data1_2_V_reg_6804;
reg   [23:0] data1_3_V_reg_6809;
reg   [23:0] data1_4_V_reg_6814;
reg   [23:0] data2_0_V_reg_6819;
reg   [23:0] data2_1_V_reg_6824;
reg   [23:0] data2_2_V_reg_6829;
reg   [23:0] data2_3_V_reg_6834;
reg   [23:0] data2_4_V_reg_6839;
reg   [23:0] data3_0_V_reg_6844;
reg   [23:0] data3_1_V_reg_6849;
reg   [23:0] data3_2_V_reg_6854;
reg   [23:0] data3_3_V_reg_6859;
reg   [23:0] data3_4_V_reg_6864;
reg   [23:0] data4_0_V_reg_6869;
reg   [23:0] data4_1_V_reg_6874;
reg   [23:0] data4_2_V_reg_6879;
reg   [23:0] data4_3_V_reg_6884;
reg   [23:0] data4_4_V_reg_6889;
wire   [0:0] tmp_115_fu_4794_p2;
reg   [0:0] tmp_115_reg_6894;
wire   [15:0] Hweight_0_q0;
reg   [15:0] Hweight_0_load_reg_6904;
reg    ap_enable_reg_pp1_iter3;
wire   [0:0] icmp4_fu_4808_p2;
reg   [0:0] icmp4_reg_6909;
wire   [15:0] Hweight_1_q0;
reg   [15:0] Hweight_1_load_reg_6919;
wire   [0:0] tmp_213_2_fu_4814_p2;
reg   [0:0] tmp_213_2_reg_6924;
wire   [15:0] Hweight_2_q0;
reg   [15:0] Hweight_2_load_reg_6934;
wire   [0:0] icmp5_fu_4830_p2;
reg   [0:0] icmp5_reg_6939;
wire   [15:0] Hweight_3_q0;
reg   [15:0] Hweight_3_load_reg_6949;
wire   [0:0] tmp_213_4_fu_4836_p2;
reg   [0:0] tmp_213_4_reg_6954;
wire   [15:0] Hweight_4_q0;
reg   [15:0] Hweight_4_load_reg_6964;
wire   [12:0] p_0754_3_fu_5188_p3;
wire    ap_CS_fsm_state49;
wire   [12:0] out_j_V_1_fu_5195_p3;
wire   [15:0] weight_index_1_fu_5202_p3;
wire   [15:0] p_s_26_fu_5215_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state32;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_condition_pp1_exit_iter2_state41;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg   [10:0] lbuf_in_0_V_address0;
reg    lbuf_in_0_V_ce0;
reg    lbuf_in_0_V_we0;
wire   [23:0] lbuf_in_0_V_q0;
reg   [10:0] lbuf_in_1_V_address0;
reg    lbuf_in_1_V_ce0;
wire   [23:0] lbuf_in_1_V_q0;
reg   [10:0] lbuf_in_1_V_address1;
reg    lbuf_in_1_V_ce1;
reg    lbuf_in_1_V_we1;
wire   [23:0] lbuf_in_1_V_q1;
reg   [10:0] lbuf_in_2_V_address0;
reg    lbuf_in_2_V_ce0;
wire   [23:0] lbuf_in_2_V_q0;
reg   [10:0] lbuf_in_2_V_address1;
reg    lbuf_in_2_V_ce1;
reg    lbuf_in_2_V_we1;
wire   [23:0] lbuf_in_2_V_q1;
reg   [10:0] lbuf_in_3_V_address0;
reg    lbuf_in_3_V_ce0;
wire   [23:0] lbuf_in_3_V_q0;
reg   [10:0] lbuf_in_3_V_address1;
reg    lbuf_in_3_V_ce1;
reg    lbuf_in_3_V_we1;
wire   [23:0] lbuf_in_3_V_q1;
reg   [10:0] lbuf_in_4_V_address0;
reg    lbuf_in_4_V_ce0;
wire   [23:0] lbuf_in_4_V_q0;
reg   [10:0] lbuf_in_4_V_address1;
reg    lbuf_in_4_V_ce1;
reg    lbuf_in_4_V_we1;
reg   [23:0] lbuf_in_4_V_d1;
wire   [23:0] lbuf_in_4_V_q1;
reg   [10:0] lbuf_in_5_V_address0;
reg    lbuf_in_5_V_ce0;
reg    lbuf_in_5_V_we0;
wire   [23:0] lbuf_in_5_V_q0;
wire   [10:0] lbuf_in_5_V_address1;
reg    lbuf_in_5_V_ce1;
reg    lbuf_in_5_V_we1;
reg   [10:0] Hweight_0_address0;
reg    Hweight_0_ce0;
reg    Hweight_0_we0;
reg   [15:0] Hweight_0_d0;
reg   [10:0] Hweight_1_address0;
reg    Hweight_1_ce0;
reg    Hweight_1_we0;
reg   [15:0] Hweight_1_d0;
reg   [10:0] Hweight_2_address0;
reg    Hweight_2_ce0;
reg    Hweight_2_we0;
reg   [15:0] Hweight_2_d0;
reg   [10:0] Hweight_3_address0;
reg    Hweight_3_ce0;
reg    Hweight_3_we0;
reg   [15:0] Hweight_3_d0;
reg   [10:0] Hweight_4_address0;
reg    Hweight_4_ce0;
reg    Hweight_4_we0;
reg   [15:0] Hweight_4_d0;
reg   [10:0] Vweight_address0;
reg    Vweight_ce0;
reg    Vweight_we0;
reg   [15:0] Vweight_d0;
reg   [10:0] Vweight_address1;
reg    Vweight_ce1;
reg   [10:0] Hstart_address0;
reg    Hstart_ce0;
reg    Hstart_we0;
reg   [15:0] Hstart_d0;
wire   [15:0] Hstart_q0;
reg   [9:0] Vstart_address0;
reg    Vstart_ce0;
reg    Vstart_we0;
reg   [15:0] Vstart_d0;
wire   [15:0] Vstart_q0;
reg   [7:0] Hreq_0_address0;
reg    Hreq_0_ce0;
reg    Hreq_0_we0;
wire   [15:0] Hreq_0_q0;
wire   [7:0] Hreq_0_address1;
reg    Hreq_0_ce1;
wire   [15:0] Hreq_0_q1;
reg   [7:0] Hreq_1_address0;
reg    Hreq_1_ce0;
reg    Hreq_1_we0;
wire   [15:0] Hreq_1_q0;
wire   [7:0] Hreq_1_address1;
reg    Hreq_1_ce1;
wire   [15:0] Hreq_1_q1;
reg   [7:0] Hreq_2_address0;
reg    Hreq_2_ce0;
reg    Hreq_2_we0;
wire   [15:0] Hreq_2_q0;
wire   [7:0] Hreq_2_address1;
reg    Hreq_2_ce1;
wire   [15:0] Hreq_2_q1;
reg   [7:0] Hreq_3_address0;
reg    Hreq_3_ce0;
reg    Hreq_3_we0;
wire   [15:0] Hreq_3_q0;
wire   [7:0] Hreq_3_address1;
reg    Hreq_3_ce1;
wire   [15:0] Hreq_3_q1;
reg   [7:0] Hreq_4_address0;
reg    Hreq_4_ce0;
reg    Hreq_4_we0;
wire   [15:0] Hreq_4_q0;
wire   [7:0] Hreq_4_address1;
reg    Hreq_4_ce1;
wire   [15:0] Hreq_4_q1;
reg   [7:0] Hreq_5_address0;
reg    Hreq_5_ce0;
reg    Hreq_5_we0;
wire   [15:0] Hreq_5_q0;
wire   [7:0] Hreq_5_address1;
reg    Hreq_5_ce1;
wire   [15:0] Hreq_5_q1;
reg   [7:0] Hreq_6_address0;
reg    Hreq_6_ce0;
reg    Hreq_6_we0;
wire   [15:0] Hreq_6_q0;
wire   [7:0] Hreq_6_address1;
reg    Hreq_6_ce1;
wire   [15:0] Hreq_6_q1;
reg   [7:0] Hreq_7_address0;
reg    Hreq_7_ce0;
reg    Hreq_7_we0;
wire   [15:0] Hreq_7_q0;
wire   [7:0] Hreq_7_address1;
reg    Hreq_7_ce1;
wire   [15:0] Hreq_7_q1;
reg   [9:0] Vreq_address0;
reg    Vreq_ce0;
reg    Vreq_we0;
wire    grp_xFUdivResizeDownArea_fu_1707_ap_start;
reg   [15:0] grp_xFUdivResizeDownArea_fu_1707_in_n;
reg   [15:0] grp_xFUdivResizeDownArea_fu_1707_in_d;
wire    grp_Inverse_fu_1732_ap_start;
reg   [15:0] grp_Inverse_fu_1732_x;
reg   [7:0] grp_Inverse_fu_1732_N_read;
wire    grp_CoreProcessDownArea_fu_1758_ap_start;
wire    grp_CoreProcessDownArea_fu_1758_ap_done;
wire    grp_CoreProcessDownArea_fu_1758_ap_idle;
wire    grp_CoreProcessDownArea_fu_1758_ap_ready;
reg    grp_CoreProcessDownArea_fu_1758_ap_ce;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data0_0_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data0_1_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data0_2_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data0_3_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data0_4_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data1_0_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data1_1_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data1_2_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data1_3_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data1_4_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data2_0_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data2_1_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data2_2_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data2_3_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data2_4_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data3_0_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data3_1_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data3_2_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data3_3_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data3_4_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data4_0_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data4_1_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data4_2_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data4_3_V_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_data4_4_V_read;
wire   [15:0] grp_CoreProcessDownArea_fu_1758_Wx_0_read;
wire   [15:0] grp_CoreProcessDownArea_fu_1758_Wx_1_read;
wire   [15:0] grp_CoreProcessDownArea_fu_1758_Wx_2_read;
wire   [15:0] grp_CoreProcessDownArea_fu_1758_Wx_3_read;
wire   [15:0] grp_CoreProcessDownArea_fu_1758_Wx_4_read;
wire   [23:0] grp_CoreProcessDownArea_fu_1758_ap_return;
reg    ap_predicate_op1093_call_state43;
reg    ap_predicate_op1094_call_state44;
reg    ap_predicate_op1095_call_state45;
reg    ap_predicate_op1096_call_state46;
reg    ap_predicate_op1097_call_state47;
wire    call_ret1_xfExtractPixels_fu_1800_ap_ready;
wire   [23:0] call_ret1_xfExtractPixels_fu_1800_ap_return_0;
wire   [23:0] call_ret1_xfExtractPixels_fu_1800_ap_return_1;
wire   [23:0] call_ret1_xfExtractPixels_fu_1800_ap_return_2;
wire   [23:0] call_ret1_xfExtractPixels_fu_1800_ap_return_3;
wire   [23:0] call_ret1_xfExtractPixels_fu_1800_ap_return_4;
wire    call_ret2_xfExtractPixels_fu_1812_ap_ready;
wire   [23:0] call_ret2_xfExtractPixels_fu_1812_ap_return_0;
wire   [23:0] call_ret2_xfExtractPixels_fu_1812_ap_return_1;
wire   [23:0] call_ret2_xfExtractPixels_fu_1812_ap_return_2;
wire   [23:0] call_ret2_xfExtractPixels_fu_1812_ap_return_3;
wire   [23:0] call_ret2_xfExtractPixels_fu_1812_ap_return_4;
wire    call_ret3_xfExtractPixels_fu_1824_ap_ready;
wire   [23:0] call_ret3_xfExtractPixels_fu_1824_ap_return_0;
wire   [23:0] call_ret3_xfExtractPixels_fu_1824_ap_return_1;
wire   [23:0] call_ret3_xfExtractPixels_fu_1824_ap_return_2;
wire   [23:0] call_ret3_xfExtractPixels_fu_1824_ap_return_3;
wire   [23:0] call_ret3_xfExtractPixels_fu_1824_ap_return_4;
wire    call_ret4_xfExtractPixels_fu_1836_ap_ready;
wire   [23:0] call_ret4_xfExtractPixels_fu_1836_ap_return_0;
wire   [23:0] call_ret4_xfExtractPixels_fu_1836_ap_return_1;
wire   [23:0] call_ret4_xfExtractPixels_fu_1836_ap_return_2;
wire   [23:0] call_ret4_xfExtractPixels_fu_1836_ap_return_3;
wire   [23:0] call_ret4_xfExtractPixels_fu_1836_ap_return_4;
wire    call_ret5_xfExtractPixels_fu_1848_ap_ready;
wire   [23:0] call_ret5_xfExtractPixels_fu_1848_ap_return_0;
wire   [23:0] call_ret5_xfExtractPixels_fu_1848_ap_return_1;
wire   [23:0] call_ret5_xfExtractPixels_fu_1848_ap_return_2;
wire   [23:0] call_ret5_xfExtractPixels_fu_1848_ap_return_3;
wire   [23:0] call_ret5_xfExtractPixels_fu_1848_ap_return_4;
wire    call_ret6_xfExtractPixels_fu_1860_ap_ready;
wire   [23:0] call_ret6_xfExtractPixels_fu_1860_ap_return_0;
wire   [23:0] call_ret6_xfExtractPixels_fu_1860_ap_return_1;
wire   [23:0] call_ret6_xfExtractPixels_fu_1860_ap_return_2;
wire   [23:0] call_ret6_xfExtractPixels_fu_1860_ap_return_3;
wire   [23:0] call_ret6_xfExtractPixels_fu_1860_ap_return_4;
wire    call_ret7_xfExtractPixels_fu_1872_ap_ready;
wire   [23:0] call_ret7_xfExtractPixels_fu_1872_ap_return_0;
wire   [23:0] call_ret7_xfExtractPixels_fu_1872_ap_return_1;
wire   [23:0] call_ret7_xfExtractPixels_fu_1872_ap_return_2;
wire   [23:0] call_ret7_xfExtractPixels_fu_1872_ap_return_3;
wire   [23:0] call_ret7_xfExtractPixels_fu_1872_ap_return_4;
wire    call_ret8_xfExtractPixels_fu_1884_ap_ready;
wire   [23:0] call_ret8_xfExtractPixels_fu_1884_ap_return_0;
wire   [23:0] call_ret8_xfExtractPixels_fu_1884_ap_return_1;
wire   [23:0] call_ret8_xfExtractPixels_fu_1884_ap_return_2;
wire   [23:0] call_ret8_xfExtractPixels_fu_1884_ap_return_3;
wire   [23:0] call_ret8_xfExtractPixels_fu_1884_ap_return_4;
wire    call_ret10_xfExtractPixels_fu_1896_ap_ready;
wire   [23:0] call_ret10_xfExtractPixels_fu_1896_ap_return_0;
wire   [23:0] call_ret10_xfExtractPixels_fu_1896_ap_return_1;
wire   [23:0] call_ret10_xfExtractPixels_fu_1896_ap_return_2;
wire   [23:0] call_ret10_xfExtractPixels_fu_1896_ap_return_3;
wire   [23:0] call_ret10_xfExtractPixels_fu_1896_ap_return_4;
wire    call_ret11_xfExtractPixels_fu_1908_ap_ready;
wire   [23:0] call_ret11_xfExtractPixels_fu_1908_ap_return_0;
wire   [23:0] call_ret11_xfExtractPixels_fu_1908_ap_return_1;
wire   [23:0] call_ret11_xfExtractPixels_fu_1908_ap_return_2;
wire   [23:0] call_ret11_xfExtractPixels_fu_1908_ap_return_3;
wire   [23:0] call_ret11_xfExtractPixels_fu_1908_ap_return_4;
wire    call_ret12_xfExtractPixels_fu_1920_ap_ready;
wire   [23:0] call_ret12_xfExtractPixels_fu_1920_ap_return_0;
wire   [23:0] call_ret12_xfExtractPixels_fu_1920_ap_return_1;
wire   [23:0] call_ret12_xfExtractPixels_fu_1920_ap_return_2;
wire   [23:0] call_ret12_xfExtractPixels_fu_1920_ap_return_3;
wire   [23:0] call_ret12_xfExtractPixels_fu_1920_ap_return_4;
wire    call_ret13_xfExtractPixels_fu_1932_ap_ready;
wire   [23:0] call_ret13_xfExtractPixels_fu_1932_ap_return_0;
wire   [23:0] call_ret13_xfExtractPixels_fu_1932_ap_return_1;
wire   [23:0] call_ret13_xfExtractPixels_fu_1932_ap_return_2;
wire   [23:0] call_ret13_xfExtractPixels_fu_1932_ap_return_3;
wire   [23:0] call_ret13_xfExtractPixels_fu_1932_ap_return_4;
wire    call_ret14_xfExtractPixels_fu_1944_ap_ready;
wire   [23:0] call_ret14_xfExtractPixels_fu_1944_ap_return_0;
wire   [23:0] call_ret14_xfExtractPixels_fu_1944_ap_return_1;
wire   [23:0] call_ret14_xfExtractPixels_fu_1944_ap_return_2;
wire   [23:0] call_ret14_xfExtractPixels_fu_1944_ap_return_3;
wire   [23:0] call_ret14_xfExtractPixels_fu_1944_ap_return_4;
wire    call_ret15_xfExtractPixels_fu_1956_ap_ready;
wire   [23:0] call_ret15_xfExtractPixels_fu_1956_ap_return_0;
wire   [23:0] call_ret15_xfExtractPixels_fu_1956_ap_return_1;
wire   [23:0] call_ret15_xfExtractPixels_fu_1956_ap_return_2;
wire   [23:0] call_ret15_xfExtractPixels_fu_1956_ap_return_3;
wire   [23:0] call_ret15_xfExtractPixels_fu_1956_ap_return_4;
wire    call_ret16_xfExtractPixels_fu_1968_ap_ready;
wire   [23:0] call_ret16_xfExtractPixels_fu_1968_ap_return_0;
wire   [23:0] call_ret16_xfExtractPixels_fu_1968_ap_return_1;
wire   [23:0] call_ret16_xfExtractPixels_fu_1968_ap_return_2;
wire   [23:0] call_ret16_xfExtractPixels_fu_1968_ap_return_3;
wire   [23:0] call_ret16_xfExtractPixels_fu_1968_ap_return_4;
wire    call_ret17_xfExtractPixels_fu_1980_ap_ready;
wire   [23:0] call_ret17_xfExtractPixels_fu_1980_ap_return_0;
wire   [23:0] call_ret17_xfExtractPixels_fu_1980_ap_return_1;
wire   [23:0] call_ret17_xfExtractPixels_fu_1980_ap_return_2;
wire   [23:0] call_ret17_xfExtractPixels_fu_1980_ap_return_3;
wire   [23:0] call_ret17_xfExtractPixels_fu_1980_ap_return_4;
wire    call_ret18_xfExtractPixels_fu_1992_ap_ready;
wire   [23:0] call_ret18_xfExtractPixels_fu_1992_ap_return_0;
wire   [23:0] call_ret18_xfExtractPixels_fu_1992_ap_return_1;
wire   [23:0] call_ret18_xfExtractPixels_fu_1992_ap_return_2;
wire   [23:0] call_ret18_xfExtractPixels_fu_1992_ap_return_3;
wire   [23:0] call_ret18_xfExtractPixels_fu_1992_ap_return_4;
wire    call_ret19_xfExtractPixels_fu_2004_ap_ready;
wire   [23:0] call_ret19_xfExtractPixels_fu_2004_ap_return_0;
wire   [23:0] call_ret19_xfExtractPixels_fu_2004_ap_return_1;
wire   [23:0] call_ret19_xfExtractPixels_fu_2004_ap_return_2;
wire   [23:0] call_ret19_xfExtractPixels_fu_2004_ap_return_3;
wire   [23:0] call_ret19_xfExtractPixels_fu_2004_ap_return_4;
wire    call_ret20_xfExtractPixels_fu_2016_ap_ready;
wire   [23:0] call_ret20_xfExtractPixels_fu_2016_ap_return_0;
wire   [23:0] call_ret20_xfExtractPixels_fu_2016_ap_return_1;
wire   [23:0] call_ret20_xfExtractPixels_fu_2016_ap_return_2;
wire   [23:0] call_ret20_xfExtractPixels_fu_2016_ap_return_3;
wire   [23:0] call_ret20_xfExtractPixels_fu_2016_ap_return_4;
wire    call_ret21_xfExtractPixels_fu_2028_ap_ready;
wire   [23:0] call_ret21_xfExtractPixels_fu_2028_ap_return_0;
wire   [23:0] call_ret21_xfExtractPixels_fu_2028_ap_return_1;
wire   [23:0] call_ret21_xfExtractPixels_fu_2028_ap_return_2;
wire   [23:0] call_ret21_xfExtractPixels_fu_2028_ap_return_3;
wire   [23:0] call_ret21_xfExtractPixels_fu_2028_ap_return_4;
wire    call_ret22_xfExtractPixels_fu_2040_ap_ready;
wire   [23:0] call_ret22_xfExtractPixels_fu_2040_ap_return_0;
wire   [23:0] call_ret22_xfExtractPixels_fu_2040_ap_return_1;
wire   [23:0] call_ret22_xfExtractPixels_fu_2040_ap_return_2;
wire   [23:0] call_ret22_xfExtractPixels_fu_2040_ap_return_3;
wire   [23:0] call_ret22_xfExtractPixels_fu_2040_ap_return_4;
wire    call_ret23_xfExtractPixels_fu_2052_ap_ready;
wire   [23:0] call_ret23_xfExtractPixels_fu_2052_ap_return_0;
wire   [23:0] call_ret23_xfExtractPixels_fu_2052_ap_return_1;
wire   [23:0] call_ret23_xfExtractPixels_fu_2052_ap_return_2;
wire   [23:0] call_ret23_xfExtractPixels_fu_2052_ap_return_3;
wire   [23:0] call_ret23_xfExtractPixels_fu_2052_ap_return_4;
wire    call_ret24_xfExtractPixels_fu_2064_ap_ready;
wire   [23:0] call_ret24_xfExtractPixels_fu_2064_ap_return_0;
wire   [23:0] call_ret24_xfExtractPixels_fu_2064_ap_return_1;
wire   [23:0] call_ret24_xfExtractPixels_fu_2064_ap_return_2;
wire   [23:0] call_ret24_xfExtractPixels_fu_2064_ap_return_3;
wire   [23:0] call_ret24_xfExtractPixels_fu_2064_ap_return_4;
wire    call_ret25_xfExtractPixels_fu_2076_ap_ready;
wire   [23:0] call_ret25_xfExtractPixels_fu_2076_ap_return_0;
wire   [23:0] call_ret25_xfExtractPixels_fu_2076_ap_return_1;
wire   [23:0] call_ret25_xfExtractPixels_fu_2076_ap_return_2;
wire   [23:0] call_ret25_xfExtractPixels_fu_2076_ap_return_3;
wire   [23:0] call_ret25_xfExtractPixels_fu_2076_ap_return_4;
wire    call_ret26_xfExtractPixels_fu_2088_ap_ready;
wire   [23:0] call_ret26_xfExtractPixels_fu_2088_ap_return_0;
wire   [23:0] call_ret26_xfExtractPixels_fu_2088_ap_return_1;
wire   [23:0] call_ret26_xfExtractPixels_fu_2088_ap_return_2;
wire   [23:0] call_ret26_xfExtractPixels_fu_2088_ap_return_3;
wire   [23:0] call_ret26_xfExtractPixels_fu_2088_ap_return_4;
reg   [7:0] N_reg_1279;
wire    ap_CS_fsm_state17;
reg   [12:0] p_1_reg_1291;
reg   [15:0] count_reg_1303;
reg   [15:0] count_3_reg_1367;
reg   [15:0] start_index_reg_1315;
reg   [15:0] count_1_reg_1326;
reg   [0:0] wind_reg_1336;
reg   [12:0] p_2_reg_1349;
reg   [31:0] wind_1_reg_1358;
reg   [7:0] N_1_reg_1386;
wire    ap_CS_fsm_state30;
reg   [12:0] p_0719_1_reg_1397;
reg   [12:0] p_0626_4_reg_1409;
reg   [12:0] p_0626_5_reg_1421;
reg   [15:0] start_index_1_reg_1432;
reg   [0:0] count_4_reg_1443;
reg   [12:0] p_0681_1_reg_1456;
reg   [12:0] p_0626_6_reg_1465;
reg   [12:0] p_0626_7_reg_1475;
reg   [15:0] count_6_reg_1486;
reg   [18:0] indvars_iv_reg_1496;
reg   [18:0] read_index1_reg_1506;
reg   [2:0] p_reg_1518;
reg   [12:0] p_4_reg_1550;
reg   [12:0] p_5_reg_1561;
reg   [12:0] p_6_reg_1573;
reg   [15:0] i_op_assign_reg_1585;
reg   [15:0] op2_assign_reg_1597;
reg   [12:0] ap_phi_mux_r_V_phi_fu_1613_p4;
reg   [12:0] ap_phi_mux_tmp_99_phi_fu_1624_p4;
reg   [12:0] ap_phi_mux_p_0754_2_phi_fu_1636_p8;
wire   [12:0] out_i_V_fu_3579_p2;
wire   [12:0] ap_phi_reg_pp1_iter1_p_0754_2_reg_1632;
reg   [23:0] ap_phi_mux_D3_4_V_phi_fu_1653_p6;
wire   [23:0] buf_read_area_win_3_4_fu_3691_p3;
wire   [23:0] ap_phi_reg_pp1_iter2_D3_4_V_reg_1650;
wire   [23:0] buf_read_area_win_3_3_fu_3643_p3;
reg   [23:0] ap_phi_mux_D2_4_V_phi_fu_1664_p6;
wire   [23:0] buf_read_area_win_2_4_fu_3683_p3;
wire   [23:0] ap_phi_reg_pp1_iter2_D2_4_V_reg_1661;
wire   [23:0] buf_read_area_win_V_1_fu_3634_p3;
reg   [23:0] ap_phi_mux_D1_4_V_phi_fu_1675_p6;
wire   [23:0] buf_read_area_win_1_4_fu_3675_p3;
wire   [23:0] ap_phi_reg_pp1_iter2_D1_4_V_reg_1672;
wire   [23:0] buf_read_area_win_1_3_fu_3625_p3;
reg   [23:0] ap_phi_mux_D0_4_V_phi_fu_1686_p6;
wire   [23:0] buf_read_area_win_0_4_fu_3667_p3;
wire   [23:0] ap_phi_reg_pp1_iter2_D0_4_V_reg_1683;
wire   [23:0] buf_read_area_win_V_s_fu_3616_p3;
reg   [23:0] ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6;
wire   [23:0] storemerge_fu_3699_p3;
wire   [23:0] ap_phi_reg_pp1_iter2_buf_read_area_win_4_7_reg_1694;
reg    grp_xFUdivResizeDownArea_fu_1707_ap_start_reg;
reg    grp_Inverse_fu_1732_ap_start_reg;
reg    grp_CoreProcessDownArea_fu_1758_ap_start_reg;
reg    ap_predicate_op1093_call_state43_state42;
wire   [63:0] tmp_27_fu_2385_p1;
wire   [63:0] newIndex1_fu_2600_p1;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_60_fu_2828_p1;
wire   [63:0] tmp_78_fu_2926_p1;
wire   [63:0] tmp_86_fu_3013_p1;
wire   [63:0] tmp_87_fu_3027_p1;
wire   [63:0] tmp_94_fu_3119_p1;
wire   [63:0] tmp_175_1_fu_3139_p1;
wire   [63:0] tmp_175_2_fu_3150_p1;
wire   [63:0] tmp_90_fu_3155_p1;
wire   [63:0] tmp_175_3_fu_3166_p1;
wire   [63:0] tmp_175_4_fu_3176_p1;
wire   [63:0] tmp_102_fu_3392_p1;
wire   [63:0] newIndex3_fu_3545_p1;
wire   [63:0] newIndex5_fu_3567_p1;
reg    ap_block_pp1_stage0_01001;
reg   [23:0] col_buf_0_V_2_fu_328;
reg   [23:0] col_buf_1_V_2_fu_332;
reg   [23:0] col_buf_2_V_2_fu_336;
reg   [23:0] col_buf_3_V_2_fu_340;
reg   [23:0] col_buf_4_V_fu_344;
reg   [23:0] data0_0_V_1_fu_348;
reg   [23:0] data0_1_V_1_fu_352;
reg   [23:0] data0_2_V_1_fu_356;
reg   [23:0] data0_3_V_1_fu_360;
reg   [23:0] data0_4_V_1_fu_364;
reg   [23:0] data1_0_V_1_fu_368;
reg   [23:0] data1_1_V_1_fu_372;
reg   [23:0] data1_2_V_1_fu_376;
reg   [23:0] data1_3_V_1_fu_380;
reg   [23:0] data1_4_V_1_fu_384;
reg   [23:0] data2_0_V_1_fu_388;
reg   [23:0] data2_1_V_1_fu_392;
reg   [23:0] data2_2_V_1_fu_396;
reg   [23:0] data2_3_V_1_fu_400;
reg   [23:0] data2_4_V_1_fu_404;
reg   [23:0] data3_0_V_1_fu_408;
reg   [23:0] data3_1_V_1_fu_412;
reg   [23:0] data3_2_V_1_fu_416;
reg   [23:0] data3_3_V_1_fu_420;
reg   [23:0] data3_4_V_1_fu_424;
reg   [23:0] data4_0_V_1_fu_428;
reg   [23:0] data4_1_V_1_fu_432;
reg   [23:0] data4_2_V_1_fu_436;
reg   [23:0] data4_3_V_1_fu_440;
reg   [23:0] data4_4_V_1_fu_444;
reg   [23:0] buf_read_area_win_1_fu_448;
reg   [23:0] buf_read_area_win_1_1_fu_452;
reg   [23:0] D1_0_V_fu_456;
reg   [23:0] buf_read_area_win_0_fu_460;
reg   [23:0] buf_read_area_win_0_1_fu_464;
reg   [23:0] buf_read_area_win_0_2_fu_468;
reg   [23:0] D0_0_V_fu_472;
reg   [23:0] buf_read_area_win_1_2_fu_476;
reg   [23:0] D2_0_V_fu_480;
reg   [23:0] buf_read_area_win_2_fu_484;
reg   [23:0] buf_read_area_win_2_1_fu_488;
reg   [23:0] buf_read_area_win_2_2_fu_492;
reg   [23:0] D3_0_V_fu_496;
reg   [23:0] buf_read_area_win_3_fu_500;
reg   [23:0] buf_read_area_win_3_1_fu_504;
reg   [23:0] buf_read_area_win_3_2_fu_508;
reg   [23:0] buf_read_area_win_4_fu_512;
reg   [23:0] buf_read_area_win_4_1_fu_516;
reg   [23:0] buf_read_area_win_4_2_fu_520;
reg   [23:0] buf_read_area_win_4_3_fu_524;
wire   [2:0] tmp_114_fu_2491_p1;
wire   [2:0] tmp_128_fu_2586_p1;
wire   [15:0] tmp_cast_fu_2152_p1;
wire   [12:0] Xtemp0_fu_2167_p1;
wire  signed [15:0] tmp_19_fu_2255_p4;
wire  signed [16:0] offset_temp1_cast_fu_2265_p1;
wire   [0:0] tmp_20_fu_2269_p2;
wire  signed [16:0] tmp_60_cast_fu_2285_p1;
wire   [16:0] tmp_63_cast_fu_2288_p1;
wire   [15:0] tmp_8_fu_2291_p1;
wire   [0:0] tmp_21_fu_2308_p2;
wire   [15:0] offset_temp0_cast_fu_2300_p2;
wire  signed [8:0] tmp_58_cast_fu_2324_p1;
wire   [8:0] tmp_13_fu_2327_p2;
wire  signed [31:0] tmp_59_cast_fu_2333_p1;
wire   [31:0] offset_temp0_fixed_fu_2346_p3;
wire   [31:0] temp_fu_2371_p2;
wire   [0:0] tmp_32_fu_2408_p2;
wire   [12:0] tmp_64_fu_2401_p1;
wire   [12:0] tmp_31_fu_2404_p2;
wire   [12:0] p_v1_fu_2412_p3;
wire   [15:0] tmp_82_cast_fu_2424_p1;
wire   [0:0] tmp_33_fu_2428_p2;
wire   [14:0] tmp_82_cast1_fu_2420_p1;
wire   [14:0] smax2_fu_2433_p3;
wire   [15:0] smax2_cast_fu_2440_p1;
wire   [15:0] tmp_90_cast_fu_2482_p1;
wire   [31:0] tmp_57_fu_2507_p2;
wire   [15:0] tmp_122_fu_2521_p4;
wire   [0:0] icmp_fu_2531_p2;
wire   [16:0] tmp_117_fu_2511_p1;
wire   [31:0] overlaptemp_cast_fu_2545_p1;
wire   [16:0] tmp_72_fu_2566_p1;
wire   [31:0] tmp_72_fu_2566_p2;
wire   [9:0] newIndex_fu_2590_p4;
wire   [15:0] tmp_88_cast_fu_2616_p1;
wire   [12:0] Ytemp0_fu_2631_p1;
wire  signed [15:0] tmp_51_fu_2698_p4;
wire  signed [16:0] offset_temp1_2_cast_fu_2708_p1;
wire   [0:0] tmp_52_fu_2712_p2;
wire  signed [16:0] tmp_99_cast_fu_2728_p1;
wire   [16:0] tmp_102_cast_fu_2731_p1;
wire   [15:0] tmp_9_fu_2734_p1;
wire   [0:0] tmp_53_fu_2751_p2;
wire   [15:0] offset_temp0_2_cast_fu_2743_p2;
wire  signed [8:0] tmp_97_cast_fu_2767_p1;
wire   [8:0] tmp_46_fu_2770_p2;
wire  signed [31:0] tmp_98_cast_fu_2776_p1;
wire   [31:0] offset_temp0_fixed_1_fu_2789_p3;
wire   [31:0] temp_1_fu_2814_p2;
wire   [0:0] tmp_65_fu_2851_p2;
wire   [12:0] tmp_119_fu_2844_p1;
wire   [12:0] tmp_63_fu_2847_p2;
wire   [15:0] tmp_121_cast_fu_2873_p1;
wire   [0:0] tmp_66_fu_2876_p2;
wire   [14:0] tmp_121_cast1_fu_2870_p1;
wire   [14:0] smax3_fu_2881_p3;
wire   [15:0] smax3_cast_fu_2888_p1;
wire   [15:0] tmp_67_fu_2892_p2;
wire   [15:0] count_4_cast_fu_2863_p1;
wire   [12:0] tmp_120_fu_2904_p1;
wire   [15:0] tmp_135_cast_fu_2917_p1;
wire   [31:0] tmp_79_fu_2943_p2;
wire   [15:0] tmp_124_fu_2957_p4;
wire   [0:0] icmp1_fu_2967_p2;
wire   [16:0] tmp_123_fu_2947_p1;
wire   [31:0] overlaptemp_2_cast_fu_2981_p1;
wire   [16:0] tmp_84_fu_2998_p1;
wire   [31:0] tmp_84_fu_2998_p2;
wire   [15:0] tmp_141_cast_fu_3095_p1;
wire   [15:0] tmp_152_cast_fu_3110_p1;
wire   [16:0] tmp_141_cast1_fu_3091_p1;
wire   [16:0] r_V_1_1_fu_3133_p2;
wire   [16:0] r_V_1_2_fu_3144_p2;
wire   [16:0] r_V_1_3_fu_3161_p2;
wire   [16:0] r_V_1_4_fu_3171_p2;
wire   [13:0] Yoffset_V_fu_3181_p1;
wire  signed [13:0] p_7_fu_3185_p3;
wire  signed [16:0] tmp_160_cast_fu_3196_p1;
wire   [16:0] tmp_161_cast_fu_3200_p1;
wire   [16:0] p_8_fu_3210_p2;
wire  signed [17:0] tmp_160_cast1_fu_3192_p1;
wire   [17:0] p_8_cast_fu_3216_p1;
wire   [0:0] tmp_91_fu_3204_p2;
wire   [0:0] tmp_92_fu_3220_p2;
wire   [0:0] tmp_93_fu_3238_p2;
wire   [14:0] tmp_126_fu_3251_p4;
wire   [0:0] icmp2_fu_3261_p2;
wire   [0:0] tmp_171_2_fu_3274_p2;
wire   [13:0] tmp_127_fu_3287_p4;
wire   [0:0] icmp3_fu_3297_p2;
wire   [0:0] tmp_171_4_fu_3311_p2;
wire   [16:0] tmp_173_cast_fu_3329_p1;
wire   [15:0] tmp_173_cast1_fu_3325_p1;
wire   [0:0] rev_fu_3349_p2;
wire   [15:0] tmp_186_cast_fu_3415_p1;
wire   [12:0] block_start_V_fu_3411_p1;
wire   [13:0] lhs_V_1_fu_3424_p1;
wire   [13:0] r_V_2_fu_3428_p2;
wire   [14:0] r_V_2_cast_fu_3434_p1;
wire   [14:0] tmp_188_cast_fu_3438_p1;
wire   [15:0] tmp_199_cast_fu_3448_p1;
wire   [13:0] r_V_5_1_fu_3457_p2;
wire   [15:0] tmp_199_1_cast_fu_3463_p1;
wire   [13:0] r_V_5_2_fu_3472_p2;
wire   [15:0] tmp_199_2_cast_fu_3478_p1;
wire   [13:0] r_V_5_3_fu_3487_p2;
wire   [15:0] tmp_199_3_cast_fu_3493_p1;
wire   [15:0] tmp_199_4_cast_fu_3502_p1;
wire   [13:0] lhs_V_3_cast_fu_3517_p1;
wire   [13:0] r_V_3_fu_3525_p2;
wire   [10:0] tmp_11_fu_3531_p4;
wire  signed [29:0] tmp_12_fu_3541_p1;
wire   [9:0] newIndex4_fu_3557_p4;
wire   [2:0] arrayNo_trunc1_fu_3912_p2;
wire   [32:0] index_offset_fu_3921_p9;
wire   [15:0] index_offset_fu_3921_p10;
wire   [12:0] tmp_14_fu_3953_p9;
wire   [15:0] tmp_113_fu_4790_p2;
wire   [14:0] tmp_131_fu_4798_p4;
wire   [13:0] tmp_132_fu_4820_p4;
wire   [12:0] out_j_V_fu_5182_p2;
wire   [15:0] weight_index_fu_5177_p2;
wire   [15:0] start_index_in_buffe_fu_5209_p2;
reg   [38:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [31:0] Xtemp0_fu_2167_p10;
wire   [31:0] Ytemp0_fu_2631_p10;
wire   [31:0] tmp_72_fu_2566_p10;
wire   [31:0] tmp_84_fu_2998_p10;
reg    ap_condition_2218;
reg    ap_condition_2123;
reg    ap_condition_1812;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 grp_xFUdivResizeDownArea_fu_1707_ap_start_reg = 1'b0;
#0 grp_Inverse_fu_1732_ap_start_reg = 1'b0;
#0 grp_CoreProcessDownArea_fu_1758_ap_start_reg = 1'b0;
end

xFResizeAreaDownSjbC #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
lbuf_in_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_0_V_address0),
    .ce0(lbuf_in_0_V_ce0),
    .we0(lbuf_in_0_V_we0),
    .d0(lbuf_in_1_V_q0),
    .q0(lbuf_in_0_V_q0)
);

xFResizeAreaDownSkbM #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
lbuf_in_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_1_V_address0),
    .ce0(lbuf_in_1_V_ce0),
    .q0(lbuf_in_1_V_q0),
    .address1(lbuf_in_1_V_address1),
    .ce1(lbuf_in_1_V_ce1),
    .we1(lbuf_in_1_V_we1),
    .d1(lbuf_in_2_V_q0),
    .q1(lbuf_in_1_V_q1)
);

xFResizeAreaDownSkbM #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
lbuf_in_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_2_V_address0),
    .ce0(lbuf_in_2_V_ce0),
    .q0(lbuf_in_2_V_q0),
    .address1(lbuf_in_2_V_address1),
    .ce1(lbuf_in_2_V_ce1),
    .we1(lbuf_in_2_V_we1),
    .d1(lbuf_in_3_V_q0),
    .q1(lbuf_in_2_V_q1)
);

xFResizeAreaDownSkbM #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
lbuf_in_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_3_V_address0),
    .ce0(lbuf_in_3_V_ce0),
    .q0(lbuf_in_3_V_q0),
    .address1(lbuf_in_3_V_address1),
    .ce1(lbuf_in_3_V_ce1),
    .we1(lbuf_in_3_V_we1),
    .d1(lbuf_in_4_V_q0),
    .q1(lbuf_in_3_V_q1)
);

xFResizeAreaDownSkbM #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
lbuf_in_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_4_V_address0),
    .ce0(lbuf_in_4_V_ce0),
    .q0(lbuf_in_4_V_q0),
    .address1(lbuf_in_4_V_address1),
    .ce1(lbuf_in_4_V_ce1),
    .we1(lbuf_in_4_V_we1),
    .d1(lbuf_in_4_V_d1),
    .q1(lbuf_in_4_V_q1)
);

xFResizeAreaDownSocq #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
lbuf_in_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_5_V_address0),
    .ce0(lbuf_in_5_V_ce0),
    .we0(lbuf_in_5_V_we0),
    .d0(stream_in_data_V_dout),
    .q0(lbuf_in_5_V_q0),
    .address1(lbuf_in_5_V_address1),
    .ce1(lbuf_in_5_V_ce1),
    .we1(lbuf_in_5_V_we1),
    .d1(stream_in_data_V_dout)
);

xFResizeAreaDownSpcA #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hweight_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_0_address0),
    .ce0(Hweight_0_ce0),
    .we0(Hweight_0_we0),
    .d0(Hweight_0_d0),
    .q0(Hweight_0_q0)
);

xFResizeAreaDownSpcA #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hweight_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_1_address0),
    .ce0(Hweight_1_ce0),
    .we0(Hweight_1_we0),
    .d0(Hweight_1_d0),
    .q0(Hweight_1_q0)
);

xFResizeAreaDownSpcA #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hweight_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_2_address0),
    .ce0(Hweight_2_ce0),
    .we0(Hweight_2_we0),
    .d0(Hweight_2_d0),
    .q0(Hweight_2_q0)
);

xFResizeAreaDownSpcA #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hweight_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_3_address0),
    .ce0(Hweight_3_ce0),
    .we0(Hweight_3_we0),
    .d0(Hweight_3_d0),
    .q0(Hweight_3_q0)
);

xFResizeAreaDownSpcA #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hweight_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_4_address0),
    .ce0(Hweight_4_ce0),
    .we0(Hweight_4_we0),
    .d0(Hweight_4_d0),
    .q0(Hweight_4_q0)
);

xFResizeAreaDownSudo #(
    .DataWidth( 16 ),
    .AddressRange( 1440 ),
    .AddressWidth( 11 ))
Vweight_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vweight_address0),
    .ce0(Vweight_ce0),
    .we0(Vweight_we0),
    .d0(Vweight_d0),
    .q0(Vweight_q0),
    .address1(Vweight_address1),
    .ce1(Vweight_ce1),
    .q1(Vweight_q1)
);

xFResizeAreaDownSpcA #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hstart_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hstart_address0),
    .ce0(Hstart_ce0),
    .we0(Hstart_we0),
    .d0(Hstart_d0),
    .q0(Hstart_q0)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
Vstart_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vstart_address0),
    .ce0(Vstart_ce0),
    .we0(Vstart_we0),
    .d0(Vstart_d0),
    .q0(Vstart_q0)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_0_address0),
    .ce0(Hreq_0_ce0),
    .we0(Hreq_0_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_0_q0),
    .address1(Hreq_0_address1),
    .ce1(Hreq_0_ce1),
    .q1(Hreq_0_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_1_address0),
    .ce0(Hreq_1_ce0),
    .we0(Hreq_1_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_1_q0),
    .address1(Hreq_1_address1),
    .ce1(Hreq_1_ce1),
    .q1(Hreq_1_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_2_address0),
    .ce0(Hreq_2_ce0),
    .we0(Hreq_2_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_2_q0),
    .address1(Hreq_2_address1),
    .ce1(Hreq_2_ce1),
    .q1(Hreq_2_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_3_address0),
    .ce0(Hreq_3_ce0),
    .we0(Hreq_3_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_3_q0),
    .address1(Hreq_3_address1),
    .ce1(Hreq_3_ce1),
    .q1(Hreq_3_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_4_address0),
    .ce0(Hreq_4_ce0),
    .we0(Hreq_4_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_4_q0),
    .address1(Hreq_4_address1),
    .ce1(Hreq_4_ce1),
    .q1(Hreq_4_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_5_address0),
    .ce0(Hreq_5_ce0),
    .we0(Hreq_5_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_5_q0),
    .address1(Hreq_5_address1),
    .ce1(Hreq_5_ce1),
    .q1(Hreq_5_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_6_address0),
    .ce0(Hreq_6_ce0),
    .we0(Hreq_6_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_6_q0),
    .address1(Hreq_6_address1),
    .ce1(Hreq_6_ce1),
    .q1(Hreq_6_q1)
);

xFResizeAreaDownSxdS #(
    .DataWidth( 16 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Hreq_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_7_address0),
    .ce0(Hreq_7_ce0),
    .we0(Hreq_7_we0),
    .d0(count_3_reg_1367),
    .q0(Hreq_7_q0),
    .address1(Hreq_7_address1),
    .ce1(Hreq_7_ce1),
    .q1(Hreq_7_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
Vreq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vreq_address0),
    .ce0(Vreq_ce0),
    .we0(Vreq_we0),
    .d0(count_6_reg_1486),
    .q0(Vreq_q0)
);

xFUdivResizeDownArea grp_xFUdivResizeDownArea_fu_1707(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFUdivResizeDownArea_fu_1707_ap_start),
    .ap_done(grp_xFUdivResizeDownArea_fu_1707_ap_done),
    .ap_idle(grp_xFUdivResizeDownArea_fu_1707_ap_idle),
    .ap_ready(grp_xFUdivResizeDownArea_fu_1707_ap_ready),
    .in_n(grp_xFUdivResizeDownArea_fu_1707_in_n),
    .in_d(grp_xFUdivResizeDownArea_fu_1707_in_d),
    .ap_return(grp_xFUdivResizeDownArea_fu_1707_ap_return)
);

Inverse grp_Inverse_fu_1732(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Inverse_fu_1732_ap_start),
    .ap_done(grp_Inverse_fu_1732_ap_done),
    .ap_idle(grp_Inverse_fu_1732_ap_idle),
    .ap_ready(grp_Inverse_fu_1732_ap_ready),
    .x(grp_Inverse_fu_1732_x),
    .N_read(grp_Inverse_fu_1732_N_read),
    .ap_return_0(grp_Inverse_fu_1732_ap_return_0),
    .ap_return_1(grp_Inverse_fu_1732_ap_return_1)
);

CoreProcessDownArea grp_CoreProcessDownArea_fu_1758(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CoreProcessDownArea_fu_1758_ap_start),
    .ap_done(grp_CoreProcessDownArea_fu_1758_ap_done),
    .ap_idle(grp_CoreProcessDownArea_fu_1758_ap_idle),
    .ap_ready(grp_CoreProcessDownArea_fu_1758_ap_ready),
    .ap_ce(grp_CoreProcessDownArea_fu_1758_ap_ce),
    .data0_0_V_read(grp_CoreProcessDownArea_fu_1758_data0_0_V_read),
    .data0_1_V_read(grp_CoreProcessDownArea_fu_1758_data0_1_V_read),
    .data0_2_V_read(grp_CoreProcessDownArea_fu_1758_data0_2_V_read),
    .data0_3_V_read(grp_CoreProcessDownArea_fu_1758_data0_3_V_read),
    .data0_4_V_read(grp_CoreProcessDownArea_fu_1758_data0_4_V_read),
    .data1_0_V_read(grp_CoreProcessDownArea_fu_1758_data1_0_V_read),
    .data1_1_V_read(grp_CoreProcessDownArea_fu_1758_data1_1_V_read),
    .data1_2_V_read(grp_CoreProcessDownArea_fu_1758_data1_2_V_read),
    .data1_3_V_read(grp_CoreProcessDownArea_fu_1758_data1_3_V_read),
    .data1_4_V_read(grp_CoreProcessDownArea_fu_1758_data1_4_V_read),
    .data2_0_V_read(grp_CoreProcessDownArea_fu_1758_data2_0_V_read),
    .data2_1_V_read(grp_CoreProcessDownArea_fu_1758_data2_1_V_read),
    .data2_2_V_read(grp_CoreProcessDownArea_fu_1758_data2_2_V_read),
    .data2_3_V_read(grp_CoreProcessDownArea_fu_1758_data2_3_V_read),
    .data2_4_V_read(grp_CoreProcessDownArea_fu_1758_data2_4_V_read),
    .data3_0_V_read(grp_CoreProcessDownArea_fu_1758_data3_0_V_read),
    .data3_1_V_read(grp_CoreProcessDownArea_fu_1758_data3_1_V_read),
    .data3_2_V_read(grp_CoreProcessDownArea_fu_1758_data3_2_V_read),
    .data3_3_V_read(grp_CoreProcessDownArea_fu_1758_data3_3_V_read),
    .data3_4_V_read(grp_CoreProcessDownArea_fu_1758_data3_4_V_read),
    .data4_0_V_read(grp_CoreProcessDownArea_fu_1758_data4_0_V_read),
    .data4_1_V_read(grp_CoreProcessDownArea_fu_1758_data4_1_V_read),
    .data4_2_V_read(grp_CoreProcessDownArea_fu_1758_data4_2_V_read),
    .data4_3_V_read(grp_CoreProcessDownArea_fu_1758_data4_3_V_read),
    .data4_4_V_read(grp_CoreProcessDownArea_fu_1758_data4_4_V_read),
    .Wx_0_read(grp_CoreProcessDownArea_fu_1758_Wx_0_read),
    .Wx_1_read(grp_CoreProcessDownArea_fu_1758_Wx_1_read),
    .Wx_2_read(grp_CoreProcessDownArea_fu_1758_Wx_2_read),
    .Wx_3_read(grp_CoreProcessDownArea_fu_1758_Wx_3_read),
    .Wx_4_read(grp_CoreProcessDownArea_fu_1758_Wx_4_read),
    .Wy_0_read(Wy_0_reg_6301),
    .Wy_1_read(Wy_1_reg_6306),
    .Wy_2_read(Wy_2_reg_6311),
    .Wy_3_read(Wy_3_reg_6316),
    .Wy_4_read(Wy_4_reg_6321),
    .ap_return(grp_CoreProcessDownArea_fu_1758_ap_return)
);

xfExtractPixels call_ret1_xfExtractPixels_fu_1800(
    .ap_ready(call_ret1_xfExtractPixels_fu_1800_ap_ready),
    .tmp_buf_0_V_read(data0_0_V_1_fu_348),
    .tmp_buf_1_V_read(data0_1_V_1_fu_352),
    .tmp_buf_2_V_read(data0_2_V_1_fu_356),
    .tmp_buf_3_V_read(data0_3_V_1_fu_360),
    .tmp_buf_4_V_read(data0_4_V_1_fu_364),
    .val1_V_read(buf_read_area_win_V_5_reg_6622),
    .pos_r(4'd0),
    .ap_return_0(call_ret1_xfExtractPixels_fu_1800_ap_return_0),
    .ap_return_1(call_ret1_xfExtractPixels_fu_1800_ap_return_1),
    .ap_return_2(call_ret1_xfExtractPixels_fu_1800_ap_return_2),
    .ap_return_3(call_ret1_xfExtractPixels_fu_1800_ap_return_3),
    .ap_return_4(call_ret1_xfExtractPixels_fu_1800_ap_return_4)
);

xfExtractPixels call_ret2_xfExtractPixels_fu_1812(
    .ap_ready(call_ret2_xfExtractPixels_fu_1812_ap_ready),
    .tmp_buf_0_V_read(data1_0_V_1_fu_368),
    .tmp_buf_1_V_read(data1_1_V_1_fu_372),
    .tmp_buf_2_V_read(data1_2_V_1_fu_376),
    .tmp_buf_3_V_read(data1_3_V_1_fu_380),
    .tmp_buf_4_V_read(data1_4_V_1_fu_384),
    .val1_V_read(buf_read_area_win_V_4_reg_6617),
    .pos_r(4'd0),
    .ap_return_0(call_ret2_xfExtractPixels_fu_1812_ap_return_0),
    .ap_return_1(call_ret2_xfExtractPixels_fu_1812_ap_return_1),
    .ap_return_2(call_ret2_xfExtractPixels_fu_1812_ap_return_2),
    .ap_return_3(call_ret2_xfExtractPixels_fu_1812_ap_return_3),
    .ap_return_4(call_ret2_xfExtractPixels_fu_1812_ap_return_4)
);

xfExtractPixels call_ret3_xfExtractPixels_fu_1824(
    .ap_ready(call_ret3_xfExtractPixels_fu_1824_ap_ready),
    .tmp_buf_0_V_read(data2_0_V_1_fu_388),
    .tmp_buf_1_V_read(data2_1_V_1_fu_392),
    .tmp_buf_2_V_read(data2_2_V_1_fu_396),
    .tmp_buf_3_V_read(data2_3_V_1_fu_400),
    .tmp_buf_4_V_read(data2_4_V_1_fu_404),
    .val1_V_read(buf_read_area_win_V_3_reg_6612),
    .pos_r(4'd0),
    .ap_return_0(call_ret3_xfExtractPixels_fu_1824_ap_return_0),
    .ap_return_1(call_ret3_xfExtractPixels_fu_1824_ap_return_1),
    .ap_return_2(call_ret3_xfExtractPixels_fu_1824_ap_return_2),
    .ap_return_3(call_ret3_xfExtractPixels_fu_1824_ap_return_3),
    .ap_return_4(call_ret3_xfExtractPixels_fu_1824_ap_return_4)
);

xfExtractPixels call_ret4_xfExtractPixels_fu_1836(
    .ap_ready(call_ret4_xfExtractPixels_fu_1836_ap_ready),
    .tmp_buf_0_V_read(data3_0_V_1_fu_408),
    .tmp_buf_1_V_read(data3_1_V_1_fu_412),
    .tmp_buf_2_V_read(data3_2_V_1_fu_416),
    .tmp_buf_3_V_read(data3_3_V_1_fu_420),
    .tmp_buf_4_V_read(data3_4_V_1_fu_424),
    .val1_V_read(buf_read_area_win_V_2_reg_6607),
    .pos_r(4'd0),
    .ap_return_0(call_ret4_xfExtractPixels_fu_1836_ap_return_0),
    .ap_return_1(call_ret4_xfExtractPixels_fu_1836_ap_return_1),
    .ap_return_2(call_ret4_xfExtractPixels_fu_1836_ap_return_2),
    .ap_return_3(call_ret4_xfExtractPixels_fu_1836_ap_return_3),
    .ap_return_4(call_ret4_xfExtractPixels_fu_1836_ap_return_4)
);

xfExtractPixels call_ret5_xfExtractPixels_fu_1848(
    .ap_ready(call_ret5_xfExtractPixels_fu_1848_ap_ready),
    .tmp_buf_0_V_read(data4_0_V_1_fu_428),
    .tmp_buf_1_V_read(data4_1_V_1_fu_432),
    .tmp_buf_2_V_read(data4_2_V_1_fu_436),
    .tmp_buf_3_V_read(data4_3_V_1_fu_440),
    .tmp_buf_4_V_read(data4_4_V_1_fu_444),
    .val1_V_read(D4_0_V_reg_6627),
    .pos_r(4'd0),
    .ap_return_0(call_ret5_xfExtractPixels_fu_1848_ap_return_0),
    .ap_return_1(call_ret5_xfExtractPixels_fu_1848_ap_return_1),
    .ap_return_2(call_ret5_xfExtractPixels_fu_1848_ap_return_2),
    .ap_return_3(call_ret5_xfExtractPixels_fu_1848_ap_return_3),
    .ap_return_4(call_ret5_xfExtractPixels_fu_1848_ap_return_4)
);

xfExtractPixels call_ret6_xfExtractPixels_fu_1860(
    .ap_ready(call_ret6_xfExtractPixels_fu_1860_ap_ready),
    .tmp_buf_0_V_read(call_ret1_xfExtractPixels_fu_1800_ap_return_0),
    .tmp_buf_1_V_read(call_ret1_xfExtractPixels_fu_1800_ap_return_1),
    .tmp_buf_2_V_read(call_ret1_xfExtractPixels_fu_1800_ap_return_2),
    .tmp_buf_3_V_read(call_ret1_xfExtractPixels_fu_1800_ap_return_3),
    .tmp_buf_4_V_read(call_ret1_xfExtractPixels_fu_1800_ap_return_4),
    .val1_V_read(buf_read_area_win_V_8_reg_6642),
    .pos_r(4'd1),
    .ap_return_0(call_ret6_xfExtractPixels_fu_1860_ap_return_0),
    .ap_return_1(call_ret6_xfExtractPixels_fu_1860_ap_return_1),
    .ap_return_2(call_ret6_xfExtractPixels_fu_1860_ap_return_2),
    .ap_return_3(call_ret6_xfExtractPixels_fu_1860_ap_return_3),
    .ap_return_4(call_ret6_xfExtractPixels_fu_1860_ap_return_4)
);

xfExtractPixels call_ret7_xfExtractPixels_fu_1872(
    .ap_ready(call_ret7_xfExtractPixels_fu_1872_ap_ready),
    .tmp_buf_0_V_read(call_ret2_xfExtractPixels_fu_1812_ap_return_0),
    .tmp_buf_1_V_read(call_ret2_xfExtractPixels_fu_1812_ap_return_1),
    .tmp_buf_2_V_read(call_ret2_xfExtractPixels_fu_1812_ap_return_2),
    .tmp_buf_3_V_read(call_ret2_xfExtractPixels_fu_1812_ap_return_3),
    .tmp_buf_4_V_read(call_ret2_xfExtractPixels_fu_1812_ap_return_4),
    .val1_V_read(buf_read_area_win_V_7_reg_6637),
    .pos_r(4'd1),
    .ap_return_0(call_ret7_xfExtractPixels_fu_1872_ap_return_0),
    .ap_return_1(call_ret7_xfExtractPixels_fu_1872_ap_return_1),
    .ap_return_2(call_ret7_xfExtractPixels_fu_1872_ap_return_2),
    .ap_return_3(call_ret7_xfExtractPixels_fu_1872_ap_return_3),
    .ap_return_4(call_ret7_xfExtractPixels_fu_1872_ap_return_4)
);

xfExtractPixels call_ret8_xfExtractPixels_fu_1884(
    .ap_ready(call_ret8_xfExtractPixels_fu_1884_ap_ready),
    .tmp_buf_0_V_read(call_ret3_xfExtractPixels_fu_1824_ap_return_0),
    .tmp_buf_1_V_read(call_ret3_xfExtractPixels_fu_1824_ap_return_1),
    .tmp_buf_2_V_read(call_ret3_xfExtractPixels_fu_1824_ap_return_2),
    .tmp_buf_3_V_read(call_ret3_xfExtractPixels_fu_1824_ap_return_3),
    .tmp_buf_4_V_read(call_ret3_xfExtractPixels_fu_1824_ap_return_4),
    .val1_V_read(buf_read_area_win_V_6_reg_6632),
    .pos_r(4'd1),
    .ap_return_0(call_ret8_xfExtractPixels_fu_1884_ap_return_0),
    .ap_return_1(call_ret8_xfExtractPixels_fu_1884_ap_return_1),
    .ap_return_2(call_ret8_xfExtractPixels_fu_1884_ap_return_2),
    .ap_return_3(call_ret8_xfExtractPixels_fu_1884_ap_return_3),
    .ap_return_4(call_ret8_xfExtractPixels_fu_1884_ap_return_4)
);

xfExtractPixels call_ret10_xfExtractPixels_fu_1896(
    .ap_ready(call_ret10_xfExtractPixels_fu_1896_ap_ready),
    .tmp_buf_0_V_read(call_ret4_xfExtractPixels_fu_1836_ap_return_0),
    .tmp_buf_1_V_read(call_ret4_xfExtractPixels_fu_1836_ap_return_1),
    .tmp_buf_2_V_read(call_ret4_xfExtractPixels_fu_1836_ap_return_2),
    .tmp_buf_3_V_read(call_ret4_xfExtractPixels_fu_1836_ap_return_3),
    .tmp_buf_4_V_read(call_ret4_xfExtractPixels_fu_1836_ap_return_4),
    .val1_V_read(buf_read_area_win_V_9_reg_6647),
    .pos_r(4'd1),
    .ap_return_0(call_ret10_xfExtractPixels_fu_1896_ap_return_0),
    .ap_return_1(call_ret10_xfExtractPixels_fu_1896_ap_return_1),
    .ap_return_2(call_ret10_xfExtractPixels_fu_1896_ap_return_2),
    .ap_return_3(call_ret10_xfExtractPixels_fu_1896_ap_return_3),
    .ap_return_4(call_ret10_xfExtractPixels_fu_1896_ap_return_4)
);

xfExtractPixels call_ret11_xfExtractPixels_fu_1908(
    .ap_ready(call_ret11_xfExtractPixels_fu_1908_ap_ready),
    .tmp_buf_0_V_read(call_ret5_xfExtractPixels_fu_1848_ap_return_0),
    .tmp_buf_1_V_read(call_ret5_xfExtractPixels_fu_1848_ap_return_1),
    .tmp_buf_2_V_read(call_ret5_xfExtractPixels_fu_1848_ap_return_2),
    .tmp_buf_3_V_read(call_ret5_xfExtractPixels_fu_1848_ap_return_3),
    .tmp_buf_4_V_read(call_ret5_xfExtractPixels_fu_1848_ap_return_4),
    .val1_V_read(D4_1_V_reg_6652),
    .pos_r(4'd1),
    .ap_return_0(call_ret11_xfExtractPixels_fu_1908_ap_return_0),
    .ap_return_1(call_ret11_xfExtractPixels_fu_1908_ap_return_1),
    .ap_return_2(call_ret11_xfExtractPixels_fu_1908_ap_return_2),
    .ap_return_3(call_ret11_xfExtractPixels_fu_1908_ap_return_3),
    .ap_return_4(call_ret11_xfExtractPixels_fu_1908_ap_return_4)
);

xfExtractPixels call_ret12_xfExtractPixels_fu_1920(
    .ap_ready(call_ret12_xfExtractPixels_fu_1920_ap_ready),
    .tmp_buf_0_V_read(call_ret6_xfExtractPixels_fu_1860_ap_return_0),
    .tmp_buf_1_V_read(call_ret6_xfExtractPixels_fu_1860_ap_return_1),
    .tmp_buf_2_V_read(call_ret6_xfExtractPixels_fu_1860_ap_return_2),
    .tmp_buf_3_V_read(call_ret6_xfExtractPixels_fu_1860_ap_return_3),
    .tmp_buf_4_V_read(call_ret6_xfExtractPixels_fu_1860_ap_return_4),
    .val1_V_read(buf_read_area_win_V_12_reg_6667),
    .pos_r(4'd2),
    .ap_return_0(call_ret12_xfExtractPixels_fu_1920_ap_return_0),
    .ap_return_1(call_ret12_xfExtractPixels_fu_1920_ap_return_1),
    .ap_return_2(call_ret12_xfExtractPixels_fu_1920_ap_return_2),
    .ap_return_3(call_ret12_xfExtractPixels_fu_1920_ap_return_3),
    .ap_return_4(call_ret12_xfExtractPixels_fu_1920_ap_return_4)
);

xfExtractPixels call_ret13_xfExtractPixels_fu_1932(
    .ap_ready(call_ret13_xfExtractPixels_fu_1932_ap_ready),
    .tmp_buf_0_V_read(call_ret7_xfExtractPixels_fu_1872_ap_return_0),
    .tmp_buf_1_V_read(call_ret7_xfExtractPixels_fu_1872_ap_return_1),
    .tmp_buf_2_V_read(call_ret7_xfExtractPixels_fu_1872_ap_return_2),
    .tmp_buf_3_V_read(call_ret7_xfExtractPixels_fu_1872_ap_return_3),
    .tmp_buf_4_V_read(call_ret7_xfExtractPixels_fu_1872_ap_return_4),
    .val1_V_read(buf_read_area_win_V_11_reg_6662),
    .pos_r(4'd2),
    .ap_return_0(call_ret13_xfExtractPixels_fu_1932_ap_return_0),
    .ap_return_1(call_ret13_xfExtractPixels_fu_1932_ap_return_1),
    .ap_return_2(call_ret13_xfExtractPixels_fu_1932_ap_return_2),
    .ap_return_3(call_ret13_xfExtractPixels_fu_1932_ap_return_3),
    .ap_return_4(call_ret13_xfExtractPixels_fu_1932_ap_return_4)
);

xfExtractPixels call_ret14_xfExtractPixels_fu_1944(
    .ap_ready(call_ret14_xfExtractPixels_fu_1944_ap_ready),
    .tmp_buf_0_V_read(call_ret8_xfExtractPixels_fu_1884_ap_return_0),
    .tmp_buf_1_V_read(call_ret8_xfExtractPixels_fu_1884_ap_return_1),
    .tmp_buf_2_V_read(call_ret8_xfExtractPixels_fu_1884_ap_return_2),
    .tmp_buf_3_V_read(call_ret8_xfExtractPixels_fu_1884_ap_return_3),
    .tmp_buf_4_V_read(call_ret8_xfExtractPixels_fu_1884_ap_return_4),
    .val1_V_read(buf_read_area_win_V_10_reg_6657),
    .pos_r(4'd2),
    .ap_return_0(call_ret14_xfExtractPixels_fu_1944_ap_return_0),
    .ap_return_1(call_ret14_xfExtractPixels_fu_1944_ap_return_1),
    .ap_return_2(call_ret14_xfExtractPixels_fu_1944_ap_return_2),
    .ap_return_3(call_ret14_xfExtractPixels_fu_1944_ap_return_3),
    .ap_return_4(call_ret14_xfExtractPixels_fu_1944_ap_return_4)
);

xfExtractPixels call_ret15_xfExtractPixels_fu_1956(
    .ap_ready(call_ret15_xfExtractPixels_fu_1956_ap_ready),
    .tmp_buf_0_V_read(call_ret10_xfExtractPixels_fu_1896_ap_return_0),
    .tmp_buf_1_V_read(call_ret10_xfExtractPixels_fu_1896_ap_return_1),
    .tmp_buf_2_V_read(call_ret10_xfExtractPixels_fu_1896_ap_return_2),
    .tmp_buf_3_V_read(call_ret10_xfExtractPixels_fu_1896_ap_return_3),
    .tmp_buf_4_V_read(call_ret10_xfExtractPixels_fu_1896_ap_return_4),
    .val1_V_read(buf_read_area_win_V_13_reg_6672),
    .pos_r(4'd2),
    .ap_return_0(call_ret15_xfExtractPixels_fu_1956_ap_return_0),
    .ap_return_1(call_ret15_xfExtractPixels_fu_1956_ap_return_1),
    .ap_return_2(call_ret15_xfExtractPixels_fu_1956_ap_return_2),
    .ap_return_3(call_ret15_xfExtractPixels_fu_1956_ap_return_3),
    .ap_return_4(call_ret15_xfExtractPixels_fu_1956_ap_return_4)
);

xfExtractPixels call_ret16_xfExtractPixels_fu_1968(
    .ap_ready(call_ret16_xfExtractPixels_fu_1968_ap_ready),
    .tmp_buf_0_V_read(call_ret11_xfExtractPixels_fu_1908_ap_return_0),
    .tmp_buf_1_V_read(call_ret11_xfExtractPixels_fu_1908_ap_return_1),
    .tmp_buf_2_V_read(call_ret11_xfExtractPixels_fu_1908_ap_return_2),
    .tmp_buf_3_V_read(call_ret11_xfExtractPixels_fu_1908_ap_return_3),
    .tmp_buf_4_V_read(call_ret11_xfExtractPixels_fu_1908_ap_return_4),
    .val1_V_read(D4_2_V_reg_6677),
    .pos_r(4'd2),
    .ap_return_0(call_ret16_xfExtractPixels_fu_1968_ap_return_0),
    .ap_return_1(call_ret16_xfExtractPixels_fu_1968_ap_return_1),
    .ap_return_2(call_ret16_xfExtractPixels_fu_1968_ap_return_2),
    .ap_return_3(call_ret16_xfExtractPixels_fu_1968_ap_return_3),
    .ap_return_4(call_ret16_xfExtractPixels_fu_1968_ap_return_4)
);

xfExtractPixels call_ret17_xfExtractPixels_fu_1980(
    .ap_ready(call_ret17_xfExtractPixels_fu_1980_ap_ready),
    .tmp_buf_0_V_read(call_ret12_xfExtractPixels_fu_1920_ap_return_0),
    .tmp_buf_1_V_read(call_ret12_xfExtractPixels_fu_1920_ap_return_1),
    .tmp_buf_2_V_read(call_ret12_xfExtractPixels_fu_1920_ap_return_2),
    .tmp_buf_3_V_read(call_ret12_xfExtractPixels_fu_1920_ap_return_3),
    .tmp_buf_4_V_read(call_ret12_xfExtractPixels_fu_1920_ap_return_4),
    .val1_V_read(buf_read_area_win_V_16_reg_6692),
    .pos_r(4'd3),
    .ap_return_0(call_ret17_xfExtractPixels_fu_1980_ap_return_0),
    .ap_return_1(call_ret17_xfExtractPixels_fu_1980_ap_return_1),
    .ap_return_2(call_ret17_xfExtractPixels_fu_1980_ap_return_2),
    .ap_return_3(call_ret17_xfExtractPixels_fu_1980_ap_return_3),
    .ap_return_4(call_ret17_xfExtractPixels_fu_1980_ap_return_4)
);

xfExtractPixels call_ret18_xfExtractPixels_fu_1992(
    .ap_ready(call_ret18_xfExtractPixels_fu_1992_ap_ready),
    .tmp_buf_0_V_read(call_ret13_xfExtractPixels_fu_1932_ap_return_0),
    .tmp_buf_1_V_read(call_ret13_xfExtractPixels_fu_1932_ap_return_1),
    .tmp_buf_2_V_read(call_ret13_xfExtractPixels_fu_1932_ap_return_2),
    .tmp_buf_3_V_read(call_ret13_xfExtractPixels_fu_1932_ap_return_3),
    .tmp_buf_4_V_read(call_ret13_xfExtractPixels_fu_1932_ap_return_4),
    .val1_V_read(buf_read_area_win_V_15_reg_6687),
    .pos_r(4'd3),
    .ap_return_0(call_ret18_xfExtractPixels_fu_1992_ap_return_0),
    .ap_return_1(call_ret18_xfExtractPixels_fu_1992_ap_return_1),
    .ap_return_2(call_ret18_xfExtractPixels_fu_1992_ap_return_2),
    .ap_return_3(call_ret18_xfExtractPixels_fu_1992_ap_return_3),
    .ap_return_4(call_ret18_xfExtractPixels_fu_1992_ap_return_4)
);

xfExtractPixels call_ret19_xfExtractPixels_fu_2004(
    .ap_ready(call_ret19_xfExtractPixels_fu_2004_ap_ready),
    .tmp_buf_0_V_read(call_ret14_xfExtractPixels_fu_1944_ap_return_0),
    .tmp_buf_1_V_read(call_ret14_xfExtractPixels_fu_1944_ap_return_1),
    .tmp_buf_2_V_read(call_ret14_xfExtractPixels_fu_1944_ap_return_2),
    .tmp_buf_3_V_read(call_ret14_xfExtractPixels_fu_1944_ap_return_3),
    .tmp_buf_4_V_read(call_ret14_xfExtractPixels_fu_1944_ap_return_4),
    .val1_V_read(buf_read_area_win_V_14_reg_6682),
    .pos_r(4'd3),
    .ap_return_0(call_ret19_xfExtractPixels_fu_2004_ap_return_0),
    .ap_return_1(call_ret19_xfExtractPixels_fu_2004_ap_return_1),
    .ap_return_2(call_ret19_xfExtractPixels_fu_2004_ap_return_2),
    .ap_return_3(call_ret19_xfExtractPixels_fu_2004_ap_return_3),
    .ap_return_4(call_ret19_xfExtractPixels_fu_2004_ap_return_4)
);

xfExtractPixels call_ret20_xfExtractPixels_fu_2016(
    .ap_ready(call_ret20_xfExtractPixels_fu_2016_ap_ready),
    .tmp_buf_0_V_read(call_ret15_xfExtractPixels_fu_1956_ap_return_0),
    .tmp_buf_1_V_read(call_ret15_xfExtractPixels_fu_1956_ap_return_1),
    .tmp_buf_2_V_read(call_ret15_xfExtractPixels_fu_1956_ap_return_2),
    .tmp_buf_3_V_read(call_ret15_xfExtractPixels_fu_1956_ap_return_3),
    .tmp_buf_4_V_read(call_ret15_xfExtractPixels_fu_1956_ap_return_4),
    .val1_V_read(buf_read_area_win_V_17_reg_6697),
    .pos_r(4'd3),
    .ap_return_0(call_ret20_xfExtractPixels_fu_2016_ap_return_0),
    .ap_return_1(call_ret20_xfExtractPixels_fu_2016_ap_return_1),
    .ap_return_2(call_ret20_xfExtractPixels_fu_2016_ap_return_2),
    .ap_return_3(call_ret20_xfExtractPixels_fu_2016_ap_return_3),
    .ap_return_4(call_ret20_xfExtractPixels_fu_2016_ap_return_4)
);

xfExtractPixels call_ret21_xfExtractPixels_fu_2028(
    .ap_ready(call_ret21_xfExtractPixels_fu_2028_ap_ready),
    .tmp_buf_0_V_read(call_ret16_xfExtractPixels_fu_1968_ap_return_0),
    .tmp_buf_1_V_read(call_ret16_xfExtractPixels_fu_1968_ap_return_1),
    .tmp_buf_2_V_read(call_ret16_xfExtractPixels_fu_1968_ap_return_2),
    .tmp_buf_3_V_read(call_ret16_xfExtractPixels_fu_1968_ap_return_3),
    .tmp_buf_4_V_read(call_ret16_xfExtractPixels_fu_1968_ap_return_4),
    .val1_V_read(D4_3_V_reg_6702),
    .pos_r(4'd3),
    .ap_return_0(call_ret21_xfExtractPixels_fu_2028_ap_return_0),
    .ap_return_1(call_ret21_xfExtractPixels_fu_2028_ap_return_1),
    .ap_return_2(call_ret21_xfExtractPixels_fu_2028_ap_return_2),
    .ap_return_3(call_ret21_xfExtractPixels_fu_2028_ap_return_3),
    .ap_return_4(call_ret21_xfExtractPixels_fu_2028_ap_return_4)
);

xfExtractPixels call_ret22_xfExtractPixels_fu_2040(
    .ap_ready(call_ret22_xfExtractPixels_fu_2040_ap_ready),
    .tmp_buf_0_V_read(call_ret17_xfExtractPixels_fu_1980_ap_return_0),
    .tmp_buf_1_V_read(call_ret17_xfExtractPixels_fu_1980_ap_return_1),
    .tmp_buf_2_V_read(call_ret17_xfExtractPixels_fu_1980_ap_return_2),
    .tmp_buf_3_V_read(call_ret17_xfExtractPixels_fu_1980_ap_return_3),
    .tmp_buf_4_V_read(call_ret17_xfExtractPixels_fu_1980_ap_return_4),
    .val1_V_read(buf_read_area_win_V_20_reg_6717),
    .pos_r(4'd4),
    .ap_return_0(call_ret22_xfExtractPixels_fu_2040_ap_return_0),
    .ap_return_1(call_ret22_xfExtractPixels_fu_2040_ap_return_1),
    .ap_return_2(call_ret22_xfExtractPixels_fu_2040_ap_return_2),
    .ap_return_3(call_ret22_xfExtractPixels_fu_2040_ap_return_3),
    .ap_return_4(call_ret22_xfExtractPixels_fu_2040_ap_return_4)
);

xfExtractPixels call_ret23_xfExtractPixels_fu_2052(
    .ap_ready(call_ret23_xfExtractPixels_fu_2052_ap_ready),
    .tmp_buf_0_V_read(call_ret18_xfExtractPixels_fu_1992_ap_return_0),
    .tmp_buf_1_V_read(call_ret18_xfExtractPixels_fu_1992_ap_return_1),
    .tmp_buf_2_V_read(call_ret18_xfExtractPixels_fu_1992_ap_return_2),
    .tmp_buf_3_V_read(call_ret18_xfExtractPixels_fu_1992_ap_return_3),
    .tmp_buf_4_V_read(call_ret18_xfExtractPixels_fu_1992_ap_return_4),
    .val1_V_read(buf_read_area_win_V_19_reg_6712),
    .pos_r(4'd4),
    .ap_return_0(call_ret23_xfExtractPixels_fu_2052_ap_return_0),
    .ap_return_1(call_ret23_xfExtractPixels_fu_2052_ap_return_1),
    .ap_return_2(call_ret23_xfExtractPixels_fu_2052_ap_return_2),
    .ap_return_3(call_ret23_xfExtractPixels_fu_2052_ap_return_3),
    .ap_return_4(call_ret23_xfExtractPixels_fu_2052_ap_return_4)
);

xfExtractPixels call_ret24_xfExtractPixels_fu_2064(
    .ap_ready(call_ret24_xfExtractPixels_fu_2064_ap_ready),
    .tmp_buf_0_V_read(call_ret19_xfExtractPixels_fu_2004_ap_return_0),
    .tmp_buf_1_V_read(call_ret19_xfExtractPixels_fu_2004_ap_return_1),
    .tmp_buf_2_V_read(call_ret19_xfExtractPixels_fu_2004_ap_return_2),
    .tmp_buf_3_V_read(call_ret19_xfExtractPixels_fu_2004_ap_return_3),
    .tmp_buf_4_V_read(call_ret19_xfExtractPixels_fu_2004_ap_return_4),
    .val1_V_read(buf_read_area_win_V_18_reg_6707),
    .pos_r(4'd4),
    .ap_return_0(call_ret24_xfExtractPixels_fu_2064_ap_return_0),
    .ap_return_1(call_ret24_xfExtractPixels_fu_2064_ap_return_1),
    .ap_return_2(call_ret24_xfExtractPixels_fu_2064_ap_return_2),
    .ap_return_3(call_ret24_xfExtractPixels_fu_2064_ap_return_3),
    .ap_return_4(call_ret24_xfExtractPixels_fu_2064_ap_return_4)
);

xfExtractPixels call_ret25_xfExtractPixels_fu_2076(
    .ap_ready(call_ret25_xfExtractPixels_fu_2076_ap_ready),
    .tmp_buf_0_V_read(call_ret20_xfExtractPixels_fu_2016_ap_return_0),
    .tmp_buf_1_V_read(call_ret20_xfExtractPixels_fu_2016_ap_return_1),
    .tmp_buf_2_V_read(call_ret20_xfExtractPixels_fu_2016_ap_return_2),
    .tmp_buf_3_V_read(call_ret20_xfExtractPixels_fu_2016_ap_return_3),
    .tmp_buf_4_V_read(call_ret20_xfExtractPixels_fu_2016_ap_return_4),
    .val1_V_read(buf_read_area_win_V_21_reg_6722),
    .pos_r(4'd4),
    .ap_return_0(call_ret25_xfExtractPixels_fu_2076_ap_return_0),
    .ap_return_1(call_ret25_xfExtractPixels_fu_2076_ap_return_1),
    .ap_return_2(call_ret25_xfExtractPixels_fu_2076_ap_return_2),
    .ap_return_3(call_ret25_xfExtractPixels_fu_2076_ap_return_3),
    .ap_return_4(call_ret25_xfExtractPixels_fu_2076_ap_return_4)
);

xfExtractPixels call_ret26_xfExtractPixels_fu_2088(
    .ap_ready(call_ret26_xfExtractPixels_fu_2088_ap_ready),
    .tmp_buf_0_V_read(call_ret21_xfExtractPixels_fu_2028_ap_return_0),
    .tmp_buf_1_V_read(call_ret21_xfExtractPixels_fu_2028_ap_return_1),
    .tmp_buf_2_V_read(call_ret21_xfExtractPixels_fu_2028_ap_return_2),
    .tmp_buf_3_V_read(call_ret21_xfExtractPixels_fu_2028_ap_return_3),
    .tmp_buf_4_V_read(call_ret21_xfExtractPixels_fu_2028_ap_return_4),
    .val1_V_read(D4_4_V_reg_6727),
    .pos_r(4'd4),
    .ap_return_0(call_ret26_xfExtractPixels_fu_2088_ap_return_0),
    .ap_return_1(call_ret26_xfExtractPixels_fu_2088_ap_return_1),
    .ap_return_2(call_ret26_xfExtractPixels_fu_2088_ap_return_2),
    .ap_return_3(call_ret26_xfExtractPixels_fu_2088_ap_return_3),
    .ap_return_4(call_ret26_xfExtractPixels_fu_2088_ap_return_4)
);

resize_ip_mux_833Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 33 ),
    .dout_WIDTH( 16 ))
resize_ip_mux_833Gfk_U171(
    .din0(Hreq_0_q0),
    .din1(Hreq_1_q0),
    .din2(Hreq_2_q0),
    .din3(Hreq_3_q0),
    .din4(Hreq_4_q0),
    .din5(Hreq_5_q0),
    .din6(Hreq_6_q0),
    .din7(Hreq_7_q0),
    .din8(index_offset_fu_3921_p9),
    .dout(index_offset_fu_3921_p10)
);

resize_ip_mux_813Hfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
resize_ip_mux_813Hfu_U172(
    .din0(Hreq_0_q1),
    .din1(Hreq_1_q1),
    .din2(Hreq_2_q1),
    .din3(Hreq_3_q1),
    .din4(Hreq_4_q1),
    .din5(Hreq_5_q1),
    .din6(Hreq_6_q1),
    .din7(Hreq_7_q1),
    .din8(tmp_14_fu_3953_p9),
    .dout(tmp_14_fu_3953_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state32) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond1_fu_3033_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state32) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state32);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((exitcond1_fu_3033_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((tmp_100_fu_3333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter2_state41)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            ap_enable_reg_pp1_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CoreProcessDownArea_fu_1758_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op1093_call_state43_state42 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
            grp_CoreProcessDownArea_fu_1758_ap_start_reg <= 1'b1;
        end else if ((grp_CoreProcessDownArea_fu_1758_ap_ready == 1'b1)) begin
            grp_CoreProcessDownArea_fu_1758_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Inverse_fu_1732_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state6))) begin
            grp_Inverse_fu_1732_ap_start_reg <= 1'b1;
        end else if ((grp_Inverse_fu_1732_ap_ready == 1'b1)) begin
            grp_Inverse_fu_1732_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFUdivResizeDownArea_fu_1707_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
            grp_xFUdivResizeDownArea_fu_1707_ap_start_reg <= 1'b1;
        end else if ((grp_xFUdivResizeDownArea_fu_1707_ap_ready == 1'b1)) begin
            grp_xFUdivResizeDownArea_fu_1707_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        N_1_reg_1386 <= N_3_reg_5691;
    end else if (((tmp_3_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        N_1_reg_1386 <= N_reg_1279;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1812)) begin
        if ((1'b1 == ap_condition_2123)) begin
            col_buf_4_V_fu_344 <= lbuf_in_5_V_q0;
        end else if ((ap_predicate_op612_read_state40 == 1'b1)) begin
            col_buf_4_V_fu_344 <= stream_in_data_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_fu_2365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        count_1_reg_1326 <= count_reg_1303;
    end else if (((1'b1 == ap_CS_fsm_state10) & (tmp_23_reg_5459 == 1'd1))) begin
        count_1_reg_1326 <= tmp_28_fu_2390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_58_fu_2515_p2 == 1'd0) & (tmp_40_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        count_3_reg_1367 <= count_2_reg_5503;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        count_3_reg_1367 <= count_7_fu_2581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_55_fu_2808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        count_4_reg_1443 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state24) & (tmp_55_reg_5737 == 1'd1))) begin
        count_4_reg_1443 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_80_fu_2951_p2 == 1'd0) & (tmp_74_fu_2921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        count_6_reg_1486 <= count_5_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        count_6_reg_1486 <= count_8_fu_3022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        count_reg_1303 <= count_3_reg_1367;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1))) begin
        count_reg_1303 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_op_assign_reg_1585 <= weight_index_1_fu_5202_p3;
    end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
        i_op_assign_reg_1585 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_fu_2620_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        indvars_iv_reg_1496 <= op_assign_22_cast_reg_5283;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvars_iv_reg_1496 <= indvars_iv_next_fu_3086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        op2_assign_reg_1597 <= p_s_26_fu_5215_p3;
    end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
        op2_assign_reg_1597 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        p_0626_4_reg_1409 <= p_0626_7_reg_1475;
    end else if (((tmp_3_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0626_4_reg_1409 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_55_fu_2808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        p_0626_5_reg_1421 <= p_0626_4_reg_1409;
    end else if (((1'b1 == ap_CS_fsm_state24) & (tmp_55_reg_5737 == 1'd1))) begin
        p_0626_5_reg_1421 <= tmp_61_fu_2833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_74_fu_2921_p2 == 1'd1))) begin
        p_0626_6_reg_1465 <= k_V_1_fu_2931_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        p_0626_6_reg_1465 <= p_0626_5_reg_1421;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_80_fu_2951_p2 == 1'd0) & (tmp_74_fu_2921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        p_0626_7_reg_1475 <= k_V_reg_5773;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        p_0626_7_reg_1475 <= k_V_2_fu_3017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_74_fu_2921_p2 == 1'd1))) begin
        p_0681_1_reg_1456 <= i_V_3_fu_2937_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        p_0681_1_reg_1456 <= i_V_2_fu_2867_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        p_0719_1_reg_1397 <= x_V_1_reg_5606;
    end else if (((tmp_3_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0719_1_reg_1397 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3060_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_0719_2_reg_1529 <= x_V_2_fu_3066_p2;
    end else if (((exitcond1_fu_3033_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        p_0719_2_reg_1529 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_1_reg_1291 <= x_V_reg_5308;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1))) begin
        p_1_reg_1291 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_40_fu_2486_p2 == 1'd1))) begin
        p_2_reg_1349 <= i_V_1_fu_2501_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_2_reg_1349 <= i_V_fu_2458_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_4_reg_1550 <= j_V_reg_6213;
    end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
        p_4_reg_1550 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_5_reg_1561 <= p_0754_3_fu_5188_p3;
    end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
        p_5_reg_1561 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_6_reg_1573 <= out_j_V_1_fu_5195_p3;
    end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
        p_6_reg_1573 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_fu_2620_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        p_reg_1518 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_reg_1518 <= p_1_23_reg_5835;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_reg_6326 == 1'd1))) begin
        r_V_reg_1609 <= i_V_4_reg_6330;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        r_V_reg_1609 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_fu_2620_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        read_index1_reg_1506 <= 19'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        read_index1_reg_1506 <= tmp_75_reg_5840;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3060_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        read_index_1_reg_1540 <= tmp_98_fu_3080_p2;
    end else if (((exitcond1_fu_3033_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        read_index_1_reg_1540 <= read_index1_reg_1506;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_55_fu_2808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        start_index_1_reg_1432 <= offset_temp0_3_reg_5707;
    end else if (((1'b1 == ap_CS_fsm_state24) & (tmp_55_reg_5737 == 1'd1))) begin
        start_index_1_reg_1432 <= tmp_62_fu_2839_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_fu_2365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        start_index_reg_1315 <= offset_temp0_1_reg_5429;
    end else if (((1'b1 == ap_CS_fsm_state10) & (tmp_23_reg_5459 == 1'd1))) begin
        start_index_reg_1315 <= tmp_29_fu_2396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_reg_6326 == 1'd1))) begin
        tmp_99_reg_1621 <= ap_phi_mux_p_0754_2_phi_fu_1636_p8;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_99_reg_1621 <= p_5_reg_1561;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_40_fu_2486_p2 == 1'd1))) begin
        wind_1_reg_1358 <= tmp_76_fu_2495_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wind_1_reg_1358 <= wind_cast_fu_2454_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_fu_2365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        wind_reg_1336 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (tmp_23_reg_5459 == 1'd1))) begin
        wind_reg_1336 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1))) begin
        D0_0_V_fu_472 <= buf_read_area_win_0_2_fu_468;
        D1_0_V_fu_456 <= buf_read_area_win_1_1_fu_452;
        D2_0_V_fu_480 <= buf_read_area_win_2_fu_484;
        D3_0_V_fu_496 <= buf_read_area_win_3_fu_500;
        buf_read_area_win_0_1_fu_464 <= buf_read_area_win_0_fu_460;
        buf_read_area_win_0_2_fu_468 <= buf_read_area_win_0_1_fu_464;
        buf_read_area_win_0_fu_460 <= ap_phi_mux_D0_4_V_phi_fu_1686_p6;
        buf_read_area_win_1_1_fu_452 <= buf_read_area_win_1_fu_448;
        buf_read_area_win_1_2_fu_476 <= ap_phi_mux_D1_4_V_phi_fu_1675_p6;
        buf_read_area_win_1_fu_448 <= buf_read_area_win_1_2_fu_476;
        buf_read_area_win_2_1_fu_488 <= buf_read_area_win_2_2_fu_492;
        buf_read_area_win_2_2_fu_492 <= ap_phi_mux_D2_4_V_phi_fu_1664_p6;
        buf_read_area_win_2_fu_484 <= buf_read_area_win_2_1_fu_488;
        buf_read_area_win_3_1_fu_504 <= buf_read_area_win_3_2_fu_508;
        buf_read_area_win_3_2_fu_508 <= ap_phi_mux_D3_4_V_phi_fu_1653_p6;
        buf_read_area_win_3_fu_500 <= buf_read_area_win_3_1_fu_504;
        buf_read_area_win_4_1_fu_516 <= buf_read_area_win_4_2_fu_520;
        buf_read_area_win_4_2_fu_520 <= buf_read_area_win_4_3_fu_524;
        buf_read_area_win_4_3_fu_524 <= ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6;
        buf_read_area_win_4_fu_512 <= buf_read_area_win_4_1_fu_516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1) & (tmp_110_reg_6467 == 1'd1) & (tmp_109_reg_6463 == 1'd1) & (p_s_reg_6289 == 1'd1))) begin
        D4_0_V_reg_6627 <= D4_0_V_fu_3765_p3;
        D4_1_V_reg_6652 <= D4_1_V_fu_3800_p3;
        D4_2_V_reg_6677 <= D4_2_V_fu_3835_p3;
        D4_3_V_reg_6702 <= D4_3_V_fu_3870_p3;
        D4_4_V_reg_6727 <= D4_4_V_fu_3905_p3;
        buf_read_area_win_V_10_reg_6657 <= buf_read_area_win_V_10_fu_3807_p3;
        buf_read_area_win_V_11_reg_6662 <= buf_read_area_win_V_11_fu_3814_p3;
        buf_read_area_win_V_12_reg_6667 <= buf_read_area_win_V_12_fu_3821_p3;
        buf_read_area_win_V_13_reg_6672 <= buf_read_area_win_V_13_fu_3828_p3;
        buf_read_area_win_V_14_reg_6682 <= buf_read_area_win_V_14_fu_3842_p3;
        buf_read_area_win_V_15_reg_6687 <= buf_read_area_win_V_15_fu_3849_p3;
        buf_read_area_win_V_16_reg_6692 <= buf_read_area_win_V_16_fu_3856_p3;
        buf_read_area_win_V_17_reg_6697 <= buf_read_area_win_V_17_fu_3863_p3;
        buf_read_area_win_V_18_reg_6707 <= buf_read_area_win_V_18_fu_3877_p3;
        buf_read_area_win_V_19_reg_6712 <= buf_read_area_win_V_19_fu_3884_p3;
        buf_read_area_win_V_20_reg_6717 <= buf_read_area_win_V_20_fu_3891_p3;
        buf_read_area_win_V_21_reg_6722 <= buf_read_area_win_V_21_fu_3898_p3;
        buf_read_area_win_V_2_reg_6607 <= buf_read_area_win_V_2_fu_3737_p3;
        buf_read_area_win_V_3_reg_6612 <= buf_read_area_win_V_3_fu_3744_p3;
        buf_read_area_win_V_4_reg_6617 <= buf_read_area_win_V_4_fu_3751_p3;
        buf_read_area_win_V_5_reg_6622 <= buf_read_area_win_V_5_fu_3758_p3;
        buf_read_area_win_V_6_reg_6632 <= buf_read_area_win_V_6_fu_3772_p3;
        buf_read_area_win_V_7_reg_6637 <= buf_read_area_win_V_7_fu_3779_p3;
        buf_read_area_win_V_8_reg_6642 <= buf_read_area_win_V_8_fu_3786_p3;
        buf_read_area_win_V_9_reg_6647 <= buf_read_area_win_V_9_fu_3793_p3;
        index_offset_0_i_reg_6732 <= index_offset_0_i_fu_3943_p3;
        tmp_14_reg_6738 <= tmp_14_fu_3953_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Hweight_0_addr_2_reg_5523 <= tmp_37_fu_2473_p1;
        Hweight_1_addr_reg_5528 <= tmp_37_fu_2473_p1;
        Hweight_2_addr_reg_5533 <= tmp_37_fu_2473_p1;
        Hweight_3_addr_reg_5538 <= tmp_37_fu_2473_p1;
        Hweight_4_addr_reg_5543 <= tmp_37_fu_2473_p1;
        count_2_reg_5503 <= count_2_fu_2465_p2;
        tmp_36_reg_5498[0] <= tmp_36_fu_2461_p1[0];
        tmp_37_reg_5518[12 : 0] <= tmp_37_fu_2473_p1[12 : 0];
        tmp_70_reg_5509 <= tmp_70_fu_2470_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (tmp_110_reg_6467_pp1_iter2_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter2_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter2_reg == 1'd1) & (p_s_reg_6289 == 1'd1))) begin
        Hweight_0_load_reg_6904 <= Hweight_0_q0;
        Hweight_1_load_reg_6919 <= Hweight_1_q0;
        Hweight_2_load_reg_6934 <= Hweight_2_q0;
        Hweight_3_load_reg_6949 <= Hweight_3_q0;
        Hweight_4_load_reg_6964 <= Hweight_4_q0;
        data0_0_V_1_fu_348 <= call_ret22_xfExtractPixels_fu_2040_ap_return_0;
        data0_1_V_1_fu_352 <= call_ret22_xfExtractPixels_fu_2040_ap_return_1;
        data0_2_V_1_fu_356 <= call_ret22_xfExtractPixels_fu_2040_ap_return_2;
        data0_3_V_1_fu_360 <= call_ret22_xfExtractPixels_fu_2040_ap_return_3;
        data0_4_V_1_fu_364 <= call_ret22_xfExtractPixels_fu_2040_ap_return_4;
        data1_0_V_1_fu_368 <= call_ret23_xfExtractPixels_fu_2052_ap_return_0;
        data1_1_V_1_fu_372 <= call_ret23_xfExtractPixels_fu_2052_ap_return_1;
        data1_2_V_1_fu_376 <= call_ret23_xfExtractPixels_fu_2052_ap_return_2;
        data1_3_V_1_fu_380 <= call_ret23_xfExtractPixels_fu_2052_ap_return_3;
        data1_4_V_1_fu_384 <= call_ret23_xfExtractPixels_fu_2052_ap_return_4;
        data2_0_V_1_fu_388 <= call_ret24_xfExtractPixels_fu_2064_ap_return_0;
        data2_1_V_1_fu_392 <= call_ret24_xfExtractPixels_fu_2064_ap_return_1;
        data2_2_V_1_fu_396 <= call_ret24_xfExtractPixels_fu_2064_ap_return_2;
        data2_3_V_1_fu_400 <= call_ret24_xfExtractPixels_fu_2064_ap_return_3;
        data2_4_V_1_fu_404 <= call_ret24_xfExtractPixels_fu_2064_ap_return_4;
        data3_0_V_1_fu_408 <= call_ret25_xfExtractPixels_fu_2076_ap_return_0;
        data3_1_V_1_fu_412 <= call_ret25_xfExtractPixels_fu_2076_ap_return_1;
        data3_2_V_1_fu_416 <= call_ret25_xfExtractPixels_fu_2076_ap_return_2;
        data3_3_V_1_fu_420 <= call_ret25_xfExtractPixels_fu_2076_ap_return_3;
        data3_4_V_1_fu_424 <= call_ret25_xfExtractPixels_fu_2076_ap_return_4;
        data4_0_V_1_fu_428 <= call_ret26_xfExtractPixels_fu_2088_ap_return_0;
        data4_1_V_1_fu_432 <= call_ret26_xfExtractPixels_fu_2088_ap_return_1;
        data4_2_V_1_fu_436 <= call_ret26_xfExtractPixels_fu_2088_ap_return_2;
        data4_3_V_1_fu_440 <= call_ret26_xfExtractPixels_fu_2088_ap_return_3;
        data4_4_V_1_fu_444 <= call_ret26_xfExtractPixels_fu_2088_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Inverse_fu_1732_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        N_2_reg_5413 <= grp_Inverse_fu_1732_ap_return_1;
        call_ret9_reg_5408_0 <= grp_Inverse_fu_1732_ap_return_0;
        offset_temp0_1_reg_5429 <= offset_temp0_1_fu_2314_p3;
        offset_temp0_reg_5419 <= offset_temp0_fu_2294_p2;
        offset_temp1_4_cast_reg_5424 <= offset_temp1_4_cast_fu_2305_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Inverse_fu_1732_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        N_3_reg_5691 <= grp_Inverse_fu_1732_ap_return_1;
        call_ret_reg_5686_0 <= grp_Inverse_fu_1732_ap_return_0;
        offset_temp0_2_reg_5697 <= offset_temp0_2_fu_2737_p2;
        offset_temp0_3_reg_5707 <= offset_temp0_3_fu_2757_p3;
        offset_temp1_5_cast_reg_5702 <= offset_temp1_5_cast_fu_2748_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        N_reg_1279 <= N_2_reg_5413;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        Vweight_load_1_reg_6264 <= Vweight_q0;
        Vweight_load_2_reg_6269 <= Vweight_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        Vweight_load_reg_6239 <= Vweight_q0;
        lhs_V_reg_6233[15 : 0] <= lhs_V_fu_3129_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        Wy_0_reg_6301 <= Wy_0_fu_3244_p3;
        Wy_1_reg_6306 <= Wy_1_fu_3267_p3;
        Wy_2_reg_6311 <= Wy_2_fu_3280_p3;
        Wy_3_reg_6316 <= Wy_3_fu_3303_p3;
        Wy_4_reg_6321 <= Wy_4_fu_3317_p3;
        not_s_reg_6296 <= not_s_fu_3232_p2;
        p_s_reg_6289 <= p_s_fu_3226_p2;
        ylimit_reg_6284 <= Vreq_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Xscale_2_reg_5378 <= Xscale_2_fu_2235_p3;
        Xtemp1_reg_5373 <= Xtemp1_fu_2231_p2;
        offset_temp1_reg_5393 <= offset_temp1_fu_2274_p3;
        tmp_30_reg_5383 <= tmp_30_fu_2240_p1;
        tmp_35_reg_5403 <= tmp_35_fu_2281_p1;
        tmp_7_reg_5388 <= {{Xscale_2_fu_2235_p3[19:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1))) begin
        Xscale_reg_5262 <= grp_xFUdivResizeDownArea_fu_1707_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tmp_3_fu_2156_p2 == 1'd1))) begin
        Xtemp0_reg_5313 <= Xtemp0_fu_2167_p2;
        tmp_15_reg_5325 <= {{Xtemp0_fu_2167_p2[31:16]}};
        tmp_17_reg_5331 <= {{Xtemp0_fu_2167_p2[28:16]}};
        tmp_1_reg_5320 <= tmp_1_fu_2172_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Yscale_2_reg_5656 <= Yscale_2_fu_2678_p3;
        Ytemp1_reg_5651 <= Ytemp1_fu_2674_p2;
        offset_temp1_1_reg_5671 <= offset_temp1_1_fu_2717_p3;
        tmp_103_reg_5681 <= tmp_103_fu_2724_p1;
        tmp_44_reg_5666 <= {{Yscale_2_fu_2678_p3[19:4]}};
        tmp_83_reg_5661 <= tmp_83_fu_2683_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1))) begin
        Yscale_reg_5270 <= grp_xFUdivResizeDownArea_fu_1707_ap_return;
        op_assign_22_cast1_reg_5278[15 : 0] <= op_assign_22_cast1_fu_2124_p1[15 : 0];
        op_assign_22_cast_reg_5283[15 : 0] <= op_assign_22_cast_fu_2127_p1[15 : 0];
        tmp_2_reg_5295 <= tmp_2_fu_2137_p2;
        tmp_51_cast_reg_5300 <= tmp_51_cast_fu_2143_p2;
        tmp_s_reg_5290[31 : 16] <= tmp_s_fu_2130_p3[31 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (tmp_39_fu_2620_p2 == 1'd1))) begin
        Ytemp0_reg_5611 <= Ytemp0_fu_2631_p2;
        tmp_47_reg_5623 <= {{Ytemp0_fu_2631_p2[31:16]}};
        tmp_49_reg_5629 <= {{Ytemp0_fu_2631_p2[28:16]}};
        tmp_71_reg_5618 <= tmp_71_fu_2636_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        brmerge_reg_6343 <= brmerge_fu_3355_p2;
        tmp_107_reg_6415 <= tmp_107_fu_3382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)))) begin
        col_buf_0_V_2_fu_328 <= lbuf_in_1_V_q0;
        col_buf_1_V_2_fu_332 <= lbuf_in_2_V_q0;
        col_buf_2_V_2_fu_336 <= lbuf_in_3_V_q0;
        col_buf_3_V_2_fu_340 <= lbuf_in_4_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        count_5_reg_5767 <= count_5_fu_2898_p2;
        k_V_reg_5773 <= k_V_fu_2908_p2;
        tmp_121_reg_5780 <= tmp_121_fu_2914_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_110_reg_6467_pp1_iter2_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter2_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter2_reg == 1'd1) & (p_s_reg_6289 == 1'd1))) begin
        data0_0_V_reg_6769 <= call_ret22_xfExtractPixels_fu_2040_ap_return_0;
        data0_1_V_reg_6774 <= call_ret22_xfExtractPixels_fu_2040_ap_return_1;
        data0_2_V_reg_6779 <= call_ret22_xfExtractPixels_fu_2040_ap_return_2;
        data0_3_V_reg_6784 <= call_ret22_xfExtractPixels_fu_2040_ap_return_3;
        data0_4_V_reg_6789 <= call_ret22_xfExtractPixels_fu_2040_ap_return_4;
        data1_0_V_reg_6794 <= call_ret23_xfExtractPixels_fu_2052_ap_return_0;
        data1_1_V_reg_6799 <= call_ret23_xfExtractPixels_fu_2052_ap_return_1;
        data1_2_V_reg_6804 <= call_ret23_xfExtractPixels_fu_2052_ap_return_2;
        data1_3_V_reg_6809 <= call_ret23_xfExtractPixels_fu_2052_ap_return_3;
        data1_4_V_reg_6814 <= call_ret23_xfExtractPixels_fu_2052_ap_return_4;
        data2_0_V_reg_6819 <= call_ret24_xfExtractPixels_fu_2064_ap_return_0;
        data2_1_V_reg_6824 <= call_ret24_xfExtractPixels_fu_2064_ap_return_1;
        data2_2_V_reg_6829 <= call_ret24_xfExtractPixels_fu_2064_ap_return_2;
        data2_3_V_reg_6834 <= call_ret24_xfExtractPixels_fu_2064_ap_return_3;
        data2_4_V_reg_6839 <= call_ret24_xfExtractPixels_fu_2064_ap_return_4;
        data3_0_V_reg_6844 <= call_ret25_xfExtractPixels_fu_2076_ap_return_0;
        data3_1_V_reg_6849 <= call_ret25_xfExtractPixels_fu_2076_ap_return_1;
        data3_2_V_reg_6854 <= call_ret25_xfExtractPixels_fu_2076_ap_return_2;
        data3_3_V_reg_6859 <= call_ret25_xfExtractPixels_fu_2076_ap_return_3;
        data3_4_V_reg_6864 <= call_ret25_xfExtractPixels_fu_2076_ap_return_4;
        data4_0_V_reg_6869 <= call_ret26_xfExtractPixels_fu_2088_ap_return_0;
        data4_1_V_reg_6874 <= call_ret26_xfExtractPixels_fu_2088_ap_return_1;
        data4_2_V_reg_6879 <= call_ret26_xfExtractPixels_fu_2088_ap_return_2;
        data4_3_V_reg_6884 <= call_ret26_xfExtractPixels_fu_2088_ap_return_3;
        data4_4_V_reg_6889 <= call_ret26_xfExtractPixels_fu_2088_ap_return_4;
        icmp4_reg_6909 <= icmp4_fu_4808_p2;
        icmp5_reg_6939 <= icmp5_fu_4830_p2;
        tmp_115_reg_6894 <= tmp_115_fu_4794_p2;
        tmp_213_2_reg_6924 <= tmp_213_2_fu_4814_p2;
        tmp_213_4_reg_6954 <= tmp_213_4_fu_4836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond2_reg_6161 <= exitcond2_fu_3060_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i_V_4_reg_6330 <= i_V_4_fu_3338_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        inv_cellWidth_1_reg_5715 <= inv_cellWidth_1_fu_2780_p2;
        offset_temp1_fixed_1_reg_5727[31 : 16] <= offset_temp1_fixed_1_fu_2796_p3[31 : 16];
        tmp_50_reg_5722[0] <= tmp_50_fu_2786_p1[0];
        tmp_54_reg_5732 <= tmp_54_fu_2803_p2;
        tmp_55_reg_5737 <= tmp_55_fu_2808_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inv_cellWidth_reg_5437 <= inv_cellWidth_fu_2337_p2;
        offset_temp1_fixed_reg_5449[31 : 16] <= offset_temp1_fixed_fu_2353_p3[31 : 16];
        tmp_18_reg_5444[0] <= tmp_18_fu_2343_p1[0];
        tmp_22_reg_5454 <= tmp_22_fu_2360_p2;
        tmp_23_reg_5459 <= tmp_23_fu_2365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        j_V_reg_6213 <= j_V_fu_3104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_fu_3355_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_1_V_addr_1_reg_6353 <= tmp_105_fu_3360_p1;
        lbuf_in_2_V_addr_1_reg_6359 <= tmp_105_fu_3360_p1;
        lbuf_in_3_V_addr_1_reg_6365 <= tmp_105_fu_3360_p1;
        lbuf_in_4_V_addr_1_reg_6371 <= tmp_105_fu_3360_p1;
        tmp_105_reg_6347[12 : 0] <= tmp_105_fu_3360_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_1_V_addr_3_reg_6386 <= tmp_106_fu_3373_p1;
        lbuf_in_2_V_addr_2_reg_6392 <= tmp_106_fu_3373_p1;
        lbuf_in_3_V_addr_2_reg_6398 <= tmp_106_fu_3373_p1;
        lbuf_in_4_V_addr_2_reg_6404 <= tmp_106_fu_3373_p1;
        tmp_106_reg_6381[12 : 0] <= tmp_106_fu_3373_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3060_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_1_V_addr_reg_6181 <= tmp_97_fu_3072_p1;
        lbuf_in_2_V_addr_reg_6187 <= tmp_97_fu_3072_p1;
        lbuf_in_3_V_addr_reg_6193 <= tmp_97_fu_3072_p1;
        lbuf_in_4_V_addr_reg_6199 <= tmp_97_fu_3072_p1;
        tmp_97_reg_6170[12 : 0] <= tmp_97_fu_3072_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
        op2_assign_4_reg_6151 <= op2_assign_4_fu_3050_p2;
        p_3_reg_6156 <= p_3_fu_3055_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        overlaptemp_1_reg_5581 <= overlaptemp_1_fu_2558_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_2921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_80_fu_2951_p2 == 1'd1))) begin
        overlaptemp_2_reg_5801 <= overlaptemp_2_fu_2973_p3;
        tmp_82_reg_5806 <= tmp_82_fu_2985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        overlaptemp_3_reg_5811 <= overlaptemp_3_fu_2990_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (tmp_58_fu_2515_p2 == 1'd1))) begin
        overlaptemp_reg_5567 <= overlaptemp_fu_2537_p3;
        tmp_68_reg_5572 <= tmp_68_fu_2549_p2;
        wind_2_t_reg_5577 <= wind_2_t_fu_2554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_1_23_reg_5835 <= p_1_23_fu_3039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_v_reg_5756 <= p_v_fu_2855_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_100_reg_6326 <= tmp_100_fu_3333_p2;
        tmp_100_reg_6326_pp1_iter1_reg <= tmp_100_reg_6326;
        tmp_107_reg_6415_pp1_iter1_reg <= tmp_107_reg_6415;
        tmp_108_reg_6424_pp1_iter1_reg[12 : 0] <= tmp_108_reg_6424[12 : 0];
        ult_reg_6335_pp1_iter1_reg <= ult_reg_6335;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        tmp_100_reg_6326_pp1_iter2_reg <= tmp_100_reg_6326_pp1_iter1_reg;
        tmp_100_reg_6326_pp1_iter3_reg <= tmp_100_reg_6326_pp1_iter2_reg;
        tmp_100_reg_6326_pp1_iter4_reg <= tmp_100_reg_6326_pp1_iter3_reg;
        tmp_100_reg_6326_pp1_iter5_reg <= tmp_100_reg_6326_pp1_iter4_reg;
        tmp_100_reg_6326_pp1_iter6_reg <= tmp_100_reg_6326_pp1_iter5_reg;
        tmp_100_reg_6326_pp1_iter7_reg <= tmp_100_reg_6326_pp1_iter6_reg;
        tmp_100_reg_6326_pp1_iter8_reg <= tmp_100_reg_6326_pp1_iter7_reg;
        tmp_109_reg_6463_pp1_iter2_reg <= tmp_109_reg_6463;
        tmp_109_reg_6463_pp1_iter3_reg <= tmp_109_reg_6463_pp1_iter2_reg;
        tmp_109_reg_6463_pp1_iter4_reg <= tmp_109_reg_6463_pp1_iter3_reg;
        tmp_109_reg_6463_pp1_iter5_reg <= tmp_109_reg_6463_pp1_iter4_reg;
        tmp_109_reg_6463_pp1_iter6_reg <= tmp_109_reg_6463_pp1_iter5_reg;
        tmp_109_reg_6463_pp1_iter7_reg <= tmp_109_reg_6463_pp1_iter6_reg;
        tmp_109_reg_6463_pp1_iter8_reg <= tmp_109_reg_6463_pp1_iter7_reg;
        tmp_110_reg_6467_pp1_iter2_reg <= tmp_110_reg_6467;
        tmp_110_reg_6467_pp1_iter3_reg <= tmp_110_reg_6467_pp1_iter2_reg;
        tmp_110_reg_6467_pp1_iter4_reg <= tmp_110_reg_6467_pp1_iter3_reg;
        tmp_110_reg_6467_pp1_iter5_reg <= tmp_110_reg_6467_pp1_iter4_reg;
        tmp_110_reg_6467_pp1_iter6_reg <= tmp_110_reg_6467_pp1_iter5_reg;
        tmp_110_reg_6467_pp1_iter7_reg <= tmp_110_reg_6467_pp1_iter6_reg;
        tmp_110_reg_6467_pp1_iter8_reg <= tmp_110_reg_6467_pp1_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        tmp_104_reg_6377 <= tmp_104_fu_3368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_fu_3333_p2 == 1'd1))) begin
        tmp_108_reg_6424[12 : 0] <= tmp_108_fu_3387_p1[12 : 0];
        ult_reg_6335 <= ult_fu_3344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        tmp_109_reg_6463 <= tmp_109_fu_3419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_109_fu_3419_p2 == 1'd1) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        tmp_110_reg_6467 <= tmp_110_fu_3442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_110_fu_3442_p2 == 1'd1) & (tmp_109_fu_3419_p2 == 1'd1) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        tmp_111_reg_6471 <= tmp_111_fu_3452_p2;
        tmp_112_reg_6516 <= tmp_112_fu_3511_p2;
        tmp_130_reg_6521 <= tmp_130_fu_3521_p1;
        tmp_200_1_reg_6480 <= tmp_200_1_fu_3467_p2;
        tmp_200_2_reg_6489 <= tmp_200_2_fu_3482_p2;
        tmp_200_3_reg_6498 <= tmp_200_3_fu_3497_p2;
        tmp_200_4_reg_6507 <= tmp_200_4_fu_3506_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_16_reg_5366 <= tmp_16_fu_2226_p2;
        tmp_5_reg_5356 <= tmp_5_fu_2217_p2;
        tmp_6_reg_5361 <= tmp_6_fu_2221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_24_reg_5341[31 : 16] <= tmp_24_fu_2199_p3[31 : 16];
        tmp_25_reg_5346 <= tmp_25_fu_2206_p2;
        tmp_69_cast_reg_5336[15 : 0] <= tmp_69_cast_fu_2196_p1[15 : 0];
        tmp_71_cast_reg_5351 <= tmp_71_cast_fu_2212_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_26_reg_5463 <= {{temp_fu_2371_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_34_reg_5478 <= tmp_34_fu_2444_p2;
        tmp_69_reg_5483 <= tmp_69_fu_2450_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_42_reg_5634 <= tmp_42_fu_2660_p2;
        tmp_43_reg_5639 <= tmp_43_fu_2664_p2;
        tmp_48_reg_5644 <= tmp_48_fu_2669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_59_reg_5741 <= {{temp_1_fu_2814_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_73_reg_5586 <= {{tmp_72_fu_2566_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_3033_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_75_reg_5840 <= tmp_75_fu_3045_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_85_reg_5816 <= {{tmp_84_fu_2998_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (tmp_81_fu_3099_p2 == 1'd1))) begin
        tmp_89_reg_6218 <= tmp_89_fu_3114_p2;
        tmp_95_reg_6228 <= tmp_95_fu_3124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x_V_1_reg_5606 <= x_V_1_fu_2625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_V_reg_5308 <= x_V_fu_2161_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_0_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_0_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_0_ce0 = 1'b1;
    end else begin
        Hreq_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_0_ce1 = 1'b1;
    end else begin
        Hreq_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_128_fu_2586_p1 == 3'd0))) begin
        Hreq_0_we0 = 1'b1;
    end else begin
        Hreq_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_1_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_1_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_1_ce0 = 1'b1;
    end else begin
        Hreq_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_1_ce1 = 1'b1;
    end else begin
        Hreq_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_1_we0 = 1'b1;
    end else begin
        Hreq_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_2_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_2_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_2_ce0 = 1'b1;
    end else begin
        Hreq_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_2_ce1 = 1'b1;
    end else begin
        Hreq_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_2_we0 = 1'b1;
    end else begin
        Hreq_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_3_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_3_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_3_ce0 = 1'b1;
    end else begin
        Hreq_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_3_ce1 = 1'b1;
    end else begin
        Hreq_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_3_we0 = 1'b1;
    end else begin
        Hreq_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_4_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_4_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_4_ce0 = 1'b1;
    end else begin
        Hreq_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_4_ce1 = 1'b1;
    end else begin
        Hreq_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_4_we0 = 1'b1;
    end else begin
        Hreq_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_5_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_5_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_5_ce0 = 1'b1;
    end else begin
        Hreq_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_5_ce1 = 1'b1;
    end else begin
        Hreq_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_5_we0 = 1'b1;
    end else begin
        Hreq_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_6_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_6_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_6_ce0 = 1'b1;
    end else begin
        Hreq_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_6_ce1 = 1'b1;
    end else begin
        Hreq_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_6_we0 = 1'b1;
    end else begin
        Hreq_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_7_address0 = newIndex3_fu_3545_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Hreq_7_address0 = newIndex1_fu_2600_p1;
    end else begin
        Hreq_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Hreq_7_ce0 = 1'b1;
    end else begin
        Hreq_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Hreq_7_ce1 = 1'b1;
    end else begin
        Hreq_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_128_fu_2586_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state16))) begin
        Hreq_7_we0 = 1'b1;
    end else begin
        Hreq_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Hstart_address0 = tmp_108_fu_3387_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        Hstart_address0 = tmp_37_reg_5518;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Hstart_address0 = 64'd0;
    end else begin
        Hstart_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
        Hstart_ce0 = 1'b1;
    end else begin
        Hstart_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        Hstart_d0 = start_index_reg_1315;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Hstart_d0 = 16'd0;
    end else begin
        Hstart_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
        Hstart_we0 = 1'b1;
    end else begin
        Hstart_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        Hweight_0_address0 = tmp_108_reg_6424_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        Hweight_0_address0 = Hweight_0_addr_2_reg_5523;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        Hweight_0_address0 = tmp_27_fu_2385_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Hweight_0_address0 = 64'd0;
    end else begin
        Hweight_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
        Hweight_0_ce0 = 1'b1;
    end else begin
        Hweight_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Hweight_0_d0 = tmp_73_reg_5586;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hweight_0_d0 = tmp_70_reg_5509;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        Hweight_0_d0 = tmp_26_reg_5463;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Hweight_0_d0 = 16'd0;
    end else begin
        Hweight_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5577 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_CS_fsm_state12) & (tmp_114_fu_2491_p1 == 3'd0) & (tmp_40_fu_2486_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (tmp_23_reg_5459 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
        Hweight_0_we0 = 1'b1;
    end else begin
        Hweight_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        Hweight_1_address0 = tmp_108_reg_6424_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        Hweight_1_address0 = Hweight_1_addr_reg_5528;
    end else begin
        Hweight_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        Hweight_1_ce0 = 1'b1;
    end else begin
        Hweight_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Hweight_1_d0 = tmp_73_reg_5586;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hweight_1_d0 = tmp_70_reg_5509;
    end else begin
        Hweight_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5577 == 3'd1) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_114_fu_2491_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state12) & (tmp_40_fu_2486_p2 == 1'd1)))) begin
        Hweight_1_we0 = 1'b1;
    end else begin
        Hweight_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        Hweight_2_address0 = tmp_108_reg_6424_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        Hweight_2_address0 = Hweight_2_addr_reg_5533;
    end else begin
        Hweight_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        Hweight_2_ce0 = 1'b1;
    end else begin
        Hweight_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Hweight_2_d0 = tmp_73_reg_5586;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hweight_2_d0 = tmp_70_reg_5509;
    end else begin
        Hweight_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5577 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_114_fu_2491_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state12) & (tmp_40_fu_2486_p2 == 1'd1)))) begin
        Hweight_2_we0 = 1'b1;
    end else begin
        Hweight_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        Hweight_3_address0 = tmp_108_reg_6424_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        Hweight_3_address0 = Hweight_3_addr_reg_5538;
    end else begin
        Hweight_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        Hweight_3_ce0 = 1'b1;
    end else begin
        Hweight_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Hweight_3_d0 = tmp_73_reg_5586;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hweight_3_d0 = tmp_70_reg_5509;
    end else begin
        Hweight_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5577 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_114_fu_2491_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state12) & (tmp_40_fu_2486_p2 == 1'd1)))) begin
        Hweight_3_we0 = 1'b1;
    end else begin
        Hweight_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        Hweight_4_address0 = tmp_108_reg_6424_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        Hweight_4_address0 = Hweight_4_addr_reg_5543;
    end else begin
        Hweight_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        Hweight_4_ce0 = 1'b1;
    end else begin
        Hweight_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Hweight_4_d0 = tmp_73_reg_5586;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hweight_4_d0 = tmp_70_reg_5509;
    end else begin
        Hweight_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(wind_2_t_reg_5577 == 3'd1) & ~(wind_2_t_reg_5577 == 3'd2) & ~(wind_2_t_reg_5577 == 3'd3) & ~(wind_2_t_reg_5577 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(tmp_114_fu_2491_p1 == 3'd1) & ~(tmp_114_fu_2491_p1 == 3'd2) & ~(tmp_114_fu_2491_p1 == 3'd3) & ~(tmp_114_fu_2491_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state12) & (tmp_40_fu_2486_p2 == 1'd1)))) begin
        Hweight_4_we0 = 1'b1;
    end else begin
        Hweight_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        Vreq_address0 = tmp_90_fu_3155_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Vreq_address0 = tmp_87_fu_3027_p1;
    end else begin
        Vreq_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state30))) begin
        Vreq_ce0 = 1'b1;
    end else begin
        Vreq_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Vreq_we0 = 1'b1;
    end else begin
        Vreq_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        Vstart_address0 = tmp_90_fu_3155_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Vstart_address0 = tmp_87_fu_3027_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        Vstart_address0 = 64'd0;
    end else begin
        Vstart_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state30))) begin
        Vstart_ce0 = 1'b1;
    end else begin
        Vstart_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Vstart_d0 = start_index_1_reg_1432;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        Vstart_d0 = 16'd0;
    end else begin
        Vstart_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((tmp_3_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        Vstart_we0 = 1'b1;
    end else begin
        Vstart_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        Vweight_address0 = tmp_175_4_fu_3176_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        Vweight_address0 = tmp_175_1_fu_3139_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        Vweight_address0 = tmp_94_fu_3119_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Vweight_address0 = tmp_86_fu_3013_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Vweight_address0 = tmp_78_fu_2926_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Vweight_address0 = tmp_60_fu_2828_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Vweight_address0 = 64'd0;
    end else begin
        Vweight_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        Vweight_address1 = tmp_175_3_fu_3166_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        Vweight_address1 = tmp_175_2_fu_3150_p1;
    end else begin
        Vweight_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
        Vweight_ce0 = 1'b1;
    end else begin
        Vweight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        Vweight_ce1 = 1'b1;
    end else begin
        Vweight_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        Vweight_d0 = tmp_85_reg_5816;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Vweight_d0 = tmp_121_reg_5780;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Vweight_d0 = tmp_59_reg_5741;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Vweight_d0 = 16'd0;
    end else begin
        Vweight_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state26) & (tmp_74_fu_2921_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state24) & (tmp_55_reg_5737 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1)))) begin
        Vweight_we0 = 1'b1;
    end else begin
        Vweight_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3060_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state32 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state32 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_condition_pp1_exit_iter2_state41 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter2_state41 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_81_fu_3099_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (ult_reg_6335_pp1_iter1_reg == 1'd0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ult_reg_6335_pp1_iter1_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)))) begin
        ap_phi_mux_D0_4_V_phi_fu_1686_p6 = buf_read_area_win_V_s_fu_3616_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        ap_phi_mux_D0_4_V_phi_fu_1686_p6 = buf_read_area_win_0_4_fu_3667_p3;
    end else begin
        ap_phi_mux_D0_4_V_phi_fu_1686_p6 = ap_phi_reg_pp1_iter2_D0_4_V_reg_1683;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (ult_reg_6335_pp1_iter1_reg == 1'd0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ult_reg_6335_pp1_iter1_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)))) begin
        ap_phi_mux_D1_4_V_phi_fu_1675_p6 = buf_read_area_win_1_3_fu_3625_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        ap_phi_mux_D1_4_V_phi_fu_1675_p6 = buf_read_area_win_1_4_fu_3675_p3;
    end else begin
        ap_phi_mux_D1_4_V_phi_fu_1675_p6 = ap_phi_reg_pp1_iter2_D1_4_V_reg_1672;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (ult_reg_6335_pp1_iter1_reg == 1'd0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ult_reg_6335_pp1_iter1_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)))) begin
        ap_phi_mux_D2_4_V_phi_fu_1664_p6 = buf_read_area_win_V_1_fu_3634_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        ap_phi_mux_D2_4_V_phi_fu_1664_p6 = buf_read_area_win_2_4_fu_3683_p3;
    end else begin
        ap_phi_mux_D2_4_V_phi_fu_1664_p6 = ap_phi_reg_pp1_iter2_D2_4_V_reg_1661;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (ult_reg_6335_pp1_iter1_reg == 1'd0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ult_reg_6335_pp1_iter1_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1)))) begin
        ap_phi_mux_D3_4_V_phi_fu_1653_p6 = buf_read_area_win_3_3_fu_3643_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        ap_phi_mux_D3_4_V_phi_fu_1653_p6 = buf_read_area_win_3_4_fu_3691_p3;
    end else begin
        ap_phi_mux_D3_4_V_phi_fu_1653_p6 = ap_phi_reg_pp1_iter2_D3_4_V_reg_1650;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2218)) begin
        if (((ult_reg_6335_pp1_iter1_reg == 1'd0) & (not_s_reg_6296 == 1'd0))) begin
            ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6 = 24'd0;
        end else if (((not_s_reg_6296 == 1'd0) & (ult_reg_6335_pp1_iter1_reg == 1'd1))) begin
            ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6 = lbuf_in_4_V_q1;
        end else if ((not_s_reg_6296 == 1'd1)) begin
            ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6 = storemerge_fu_3699_p3;
        end else begin
            ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6 = ap_phi_reg_pp1_iter2_buf_read_area_win_4_7_reg_1694;
        end
    end else begin
        ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6 = ap_phi_reg_pp1_iter2_buf_read_area_win_4_7_reg_1694;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (p_s_reg_6289 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (tmp_110_fu_3442_p2 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_109_fu_3419_p2 == 1'd1) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (tmp_109_fu_3419_p2 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326 == 1'd1)))) begin
        ap_phi_mux_p_0754_2_phi_fu_1636_p8 = tmp_99_reg_1621;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_110_fu_3442_p2 == 1'd1) & (tmp_109_fu_3419_p2 == 1'd1) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        ap_phi_mux_p_0754_2_phi_fu_1636_p8 = out_i_V_fu_3579_p2;
    end else begin
        ap_phi_mux_p_0754_2_phi_fu_1636_p8 = ap_phi_reg_pp1_iter1_p_0754_2_reg_1632;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_reg_6326 == 1'd1))) begin
        ap_phi_mux_r_V_phi_fu_1613_p4 = i_V_4_reg_6330;
    end else begin
        ap_phi_mux_r_V_phi_fu_1613_p4 = r_V_reg_1609;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_100_reg_6326 == 1'd1))) begin
        ap_phi_mux_tmp_99_phi_fu_1624_p4 = ap_phi_mux_p_0754_2_phi_fu_1636_p8;
    end else begin
        ap_phi_mux_tmp_99_phi_fu_1624_p4 = tmp_99_reg_1621;
    end
end

always @ (*) begin
    if (((tmp_81_fu_3099_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((ap_predicate_op1099_write_state48 == 1'b1) | (ap_predicate_op1097_call_state47 == 1'b1) | (ap_predicate_op1096_call_state46 == 1'b1) | (ap_predicate_op1095_call_state45 == 1'b1) | (ap_predicate_op1094_call_state44 == 1'b1) | (ap_predicate_op1093_call_state43 == 1'b1)))) begin
        grp_CoreProcessDownArea_fu_1758_ap_ce = 1'b1;
    end else begin
        grp_CoreProcessDownArea_fu_1758_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_Inverse_fu_1732_N_read = N_1_reg_1386;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_Inverse_fu_1732_N_read = N_reg_1279;
    end else begin
        grp_Inverse_fu_1732_N_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_Inverse_fu_1732_x = tmp_44_reg_5666;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_Inverse_fu_1732_x = tmp_7_reg_5388;
    end else begin
        grp_Inverse_fu_1732_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xFUdivResizeDownArea_fu_1707_in_d = out_height;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_xFUdivResizeDownArea_fu_1707_in_d = out_width;
    end else begin
        grp_xFUdivResizeDownArea_fu_1707_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xFUdivResizeDownArea_fu_1707_in_n = height;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_xFUdivResizeDownArea_fu_1707_in_n = width;
    end else begin
        grp_xFUdivResizeDownArea_fu_1707_in_n = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_0_V_address0 = tmp_106_reg_6381;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_0_V_address0 = tmp_105_reg_6347;
    end else if (((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_0_V_address0 = tmp_102_fu_3392_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_0_V_address0 = tmp_97_reg_6170;
    end else begin
        lbuf_in_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((not_s_reg_6296 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_0_V_ce0 = 1'b1;
    end else begin
        lbuf_in_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_0_V_we0 = 1'b1;
    end else begin
        lbuf_in_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_1_V_address0 = tmp_106_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (brmerge_fu_3355_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_1_V_address0 = tmp_105_fu_3360_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        lbuf_in_1_V_address0 = tmp_97_fu_3072_p1;
    end else begin
        lbuf_in_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_1_V_address1 = lbuf_in_1_V_addr_3_reg_6386;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_1_V_address1 = lbuf_in_1_V_addr_1_reg_6353;
    end else if (((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_1_V_address1 = tmp_102_fu_3392_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_1_V_address1 = lbuf_in_1_V_addr_reg_6181;
    end else begin
        lbuf_in_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((brmerge_fu_3355_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        lbuf_in_1_V_ce0 = 1'b1;
    end else begin
        lbuf_in_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((not_s_reg_6296 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_1_V_ce1 = 1'b1;
    end else begin
        lbuf_in_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_1_V_we1 = 1'b1;
    end else begin
        lbuf_in_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_2_V_address0 = tmp_106_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (brmerge_fu_3355_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_2_V_address0 = tmp_105_fu_3360_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        lbuf_in_2_V_address0 = tmp_97_fu_3072_p1;
    end else begin
        lbuf_in_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_2_V_address1 = lbuf_in_2_V_addr_2_reg_6392;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_2_V_address1 = lbuf_in_2_V_addr_1_reg_6359;
    end else if (((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_2_V_address1 = tmp_102_fu_3392_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_2_V_address1 = lbuf_in_2_V_addr_reg_6187;
    end else begin
        lbuf_in_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((brmerge_fu_3355_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        lbuf_in_2_V_ce0 = 1'b1;
    end else begin
        lbuf_in_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((not_s_reg_6296 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_2_V_ce1 = 1'b1;
    end else begin
        lbuf_in_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_2_V_we1 = 1'b1;
    end else begin
        lbuf_in_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_3_V_address0 = tmp_106_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (brmerge_fu_3355_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_3_V_address0 = tmp_105_fu_3360_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        lbuf_in_3_V_address0 = tmp_97_fu_3072_p1;
    end else begin
        lbuf_in_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_3_V_address1 = lbuf_in_3_V_addr_2_reg_6398;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_3_V_address1 = lbuf_in_3_V_addr_1_reg_6365;
    end else if (((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_3_V_address1 = tmp_102_fu_3392_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_3_V_address1 = lbuf_in_3_V_addr_reg_6193;
    end else begin
        lbuf_in_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((brmerge_fu_3355_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        lbuf_in_3_V_ce0 = 1'b1;
    end else begin
        lbuf_in_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((not_s_reg_6296 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_3_V_ce1 = 1'b1;
    end else begin
        lbuf_in_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_3_V_we1 = 1'b1;
    end else begin
        lbuf_in_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_4_V_address0 = tmp_106_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (brmerge_fu_3355_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1))) begin
        lbuf_in_4_V_address0 = tmp_105_fu_3360_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        lbuf_in_4_V_address0 = tmp_97_fu_3072_p1;
    end else begin
        lbuf_in_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_4_V_address1 = lbuf_in_4_V_addr_2_reg_6404;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_4_V_address1 = lbuf_in_4_V_addr_1_reg_6371;
    end else if (((1'b0 == ap_block_pp1_stage0) & (not_s_reg_6296 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_4_V_address1 = tmp_102_fu_3392_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_4_V_address1 = lbuf_in_4_V_addr_reg_6199;
    end else begin
        lbuf_in_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_104_fu_3368_p2 == 1'd1) & (brmerge_fu_3355_p2 == 1'd1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((brmerge_fu_3355_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_100_fu_3333_p2 == 1'd1) & (not_s_reg_6296 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        lbuf_in_4_V_ce0 = 1'b1;
    end else begin
        lbuf_in_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((not_s_reg_6296 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ult_reg_6335 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_4_V_ce1 = 1'b1;
    end else begin
        lbuf_in_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1))) begin
        lbuf_in_4_V_d1 = lbuf_in_5_V_q0;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_4_V_d1 = stream_in_data_V_dout;
    end else begin
        lbuf_in_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_4_V_we1 = 1'b1;
    end else begin
        lbuf_in_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        lbuf_in_5_V_address0 = tmp_106_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_5_V_address0 = tmp_97_reg_6170;
    end else begin
        lbuf_in_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_5_V_ce0 = 1'b1;
    end else begin
        lbuf_in_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_5_V_ce1 = 1'b1;
    end else begin
        lbuf_in_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_in_5_V_we0 = 1'b1;
    end else begin
        lbuf_in_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lbuf_in_5_V_we1 = 1'b1;
    end else begin
        lbuf_in_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter9 == 1'b1) & (tmp_110_reg_6467_pp1_iter8_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter8_reg == 1'd1) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326_pp1_iter8_reg == 1'd1))) begin
        resize_out_data_V_blk_n = resize_out_data_V_full_n;
    end else begin
        resize_out_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op1099_write_state48 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        resize_out_data_V_write = 1'b1;
    end else begin
        resize_out_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (brmerge_reg_6343 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stream_in_data_V_blk_n = stream_in_data_V_empty_n;
    end else begin
        stream_in_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op612_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond2_reg_6161 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stream_in_data_V_read = 1'b1;
    end else begin
        stream_in_data_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_xFUdivResizeDownArea_fu_1707_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_3_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Inverse_fu_1732_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_23_fu_2365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((tmp_58_fu_2515_p2 == 1'd0) & (tmp_40_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((tmp_40_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (tmp_58_fu_2515_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state18 : begin
            if (((tmp_39_fu_2620_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_Inverse_fu_1732_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((tmp_55_fu_2808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((tmp_80_fu_2951_p2 == 1'd0) & (tmp_74_fu_2921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((tmp_74_fu_2921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_80_fu_2951_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (exitcond1_fu_3033_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_3060_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_3060_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state35 : begin
            if (((tmp_81_fu_3099_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter9 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter9 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D4_0_V_fu_3765_p3 = ((tmp_111_reg_6471[0:0] === 1'b1) ? buf_read_area_win_4_fu_512 : 24'd0);

assign D4_1_V_fu_3800_p3 = ((tmp_200_1_reg_6480[0:0] === 1'b1) ? buf_read_area_win_4_1_fu_516 : 24'd0);

assign D4_2_V_fu_3835_p3 = ((tmp_200_2_reg_6489[0:0] === 1'b1) ? buf_read_area_win_4_2_fu_520 : 24'd0);

assign D4_3_V_fu_3870_p3 = ((tmp_200_3_reg_6498[0:0] === 1'b1) ? buf_read_area_win_4_3_fu_524 : 24'd0);

assign D4_4_V_fu_3905_p3 = ((tmp_200_4_reg_6507[0:0] === 1'b1) ? ap_phi_mux_buf_read_area_win_4_7_phi_fu_1697_p6 : 24'd0);

assign Hreq_0_address1 = newIndex5_fu_3567_p1;

assign Hreq_1_address1 = newIndex5_fu_3567_p1;

assign Hreq_2_address1 = newIndex5_fu_3567_p1;

assign Hreq_3_address1 = newIndex5_fu_3567_p1;

assign Hreq_4_address1 = newIndex5_fu_3567_p1;

assign Hreq_5_address1 = newIndex5_fu_3567_p1;

assign Hreq_6_address1 = newIndex5_fu_3567_p1;

assign Hreq_7_address1 = newIndex5_fu_3567_p1;

assign Wy_0_fu_3244_p3 = ((tmp_93_fu_3238_p2[0:0] === 1'b1) ? 16'd0 : Vweight_load_reg_6239);

assign Wy_1_fu_3267_p3 = ((icmp2_fu_3261_p2[0:0] === 1'b1) ? Vweight_load_1_reg_6264 : 16'd0);

assign Wy_2_fu_3280_p3 = ((tmp_171_2_fu_3274_p2[0:0] === 1'b1) ? Vweight_load_2_reg_6269 : 16'd0);

assign Wy_3_fu_3303_p3 = ((icmp3_fu_3297_p2[0:0] === 1'b1) ? Vweight_q1 : 16'd0);

assign Wy_4_fu_3317_p3 = ((tmp_171_4_fu_3311_p2[0:0] === 1'b1) ? Vweight_q0 : 16'd0);

assign Xscale_2_fu_2235_p3 = ((tmp_6_reg_5361[0:0] === 1'b1) ? Xscale_reg_5262 : tmp_5_reg_5356);

assign Xtemp0_fu_2167_p1 = Xtemp0_fu_2167_p10;

assign Xtemp0_fu_2167_p10 = p_1_reg_1291;

assign Xtemp0_fu_2167_p2 = ($signed(Xscale_reg_5262) * $signed({{1'b0}, {Xtemp0_fu_2167_p1}}));

assign Xtemp1_fu_2231_p2 = ($signed(Xscale_reg_5262) + $signed(Xtemp0_reg_5313));

assign Yoffset_V_fu_3181_p1 = Vstart_q0[13:0];

assign Yscale_2_fu_2678_p3 = ((tmp_43_reg_5639[0:0] === 1'b1) ? Yscale_reg_5270 : tmp_42_reg_5634);

assign Ytemp0_fu_2631_p1 = Ytemp0_fu_2631_p10;

assign Ytemp0_fu_2631_p10 = p_0719_1_reg_1397;

assign Ytemp0_fu_2631_p2 = ($signed(Yscale_reg_5270) * $signed({{1'b0}, {Ytemp0_fu_2631_p1}}));

assign Ytemp1_fu_2674_p2 = ($signed(Yscale_reg_5270) + $signed(Ytemp0_reg_5611));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond2_reg_6161 == 1'd0) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond2_reg_6161 == 1'd0) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_predicate_op612_read_state40 == 1'b1) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op1099_write_state48 == 1'b1) & (resize_out_data_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_predicate_op612_read_state40 == 1'b1) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op1099_write_state48 == 1'b1) & (resize_out_data_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_predicate_op612_read_state40 == 1'b1) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op1099_write_state48 == 1'b1) & (resize_out_data_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b1)));
end

assign ap_block_state32_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp0_stage0_iter1 = ((exitcond2_reg_6161 == 1'd0) & (stream_in_data_V_empty_n == 1'b0));
end

assign ap_block_state39_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state40_pp1_stage0_iter1 = ((ap_predicate_op612_read_state40 == 1'b1) & (stream_in_data_V_empty_n == 1'b0));
end

assign ap_block_state41_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state48_pp1_stage0_iter9 = ((ap_predicate_op1099_write_state48 == 1'b1) & (resize_out_data_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1812 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2123 = ((tmp_104_reg_6377 == 1'd1) & (brmerge_reg_6343 == 1'd1) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1));
end

always @ (*) begin
    ap_condition_2218 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_100_reg_6326_pp1_iter1_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter1_p_0754_2_reg_1632 = 'bx;

assign ap_phi_reg_pp1_iter2_D0_4_V_reg_1683 = 'bx;

assign ap_phi_reg_pp1_iter2_D1_4_V_reg_1672 = 'bx;

assign ap_phi_reg_pp1_iter2_D2_4_V_reg_1661 = 'bx;

assign ap_phi_reg_pp1_iter2_D3_4_V_reg_1650 = 'bx;

assign ap_phi_reg_pp1_iter2_buf_read_area_win_4_7_reg_1694 = 'bx;

always @ (*) begin
    ap_predicate_op1093_call_state43 = ((tmp_110_reg_6467_pp1_iter3_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter3_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter3_reg == 1'd1) & (p_s_reg_6289 == 1'd1));
end

always @ (*) begin
    ap_predicate_op1093_call_state43_state42 = ((tmp_110_reg_6467_pp1_iter2_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter2_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter2_reg == 1'd1) & (p_s_reg_6289 == 1'd1));
end

always @ (*) begin
    ap_predicate_op1094_call_state44 = ((tmp_110_reg_6467_pp1_iter4_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter4_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter4_reg == 1'd1) & (p_s_reg_6289 == 1'd1));
end

always @ (*) begin
    ap_predicate_op1095_call_state45 = ((tmp_110_reg_6467_pp1_iter5_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter5_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter5_reg == 1'd1) & (p_s_reg_6289 == 1'd1));
end

always @ (*) begin
    ap_predicate_op1096_call_state46 = ((tmp_110_reg_6467_pp1_iter6_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter6_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter6_reg == 1'd1) & (p_s_reg_6289 == 1'd1));
end

always @ (*) begin
    ap_predicate_op1097_call_state47 = ((tmp_110_reg_6467_pp1_iter7_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter7_reg == 1'd1) & (tmp_100_reg_6326_pp1_iter7_reg == 1'd1) & (p_s_reg_6289 == 1'd1));
end

always @ (*) begin
    ap_predicate_op1099_write_state48 = ((tmp_110_reg_6467_pp1_iter8_reg == 1'd1) & (tmp_109_reg_6463_pp1_iter8_reg == 1'd1) & (p_s_reg_6289 == 1'd1) & (tmp_100_reg_6326_pp1_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op612_read_state40 = ((brmerge_reg_6343 == 1'd0) & (not_s_reg_6296 == 1'd1) & (tmp_100_reg_6326 == 1'd1));
end

assign arrayNo_trunc1_fu_3912_p2 = ($signed(3'd7) + $signed(tmp_130_reg_6521));

assign block_start_V_fu_3411_p1 = Hstart_q0[12:0];

assign brmerge_fu_3355_p2 = (tmp_95_reg_6228 | rev_fu_3349_p2);

assign buf_read_area_win_0_4_fu_3667_p3 = ((tmp_107_reg_6415_pp1_iter1_reg[0:0] === 1'b1) ? col_buf_0_V_2_fu_328 : 24'd0);

assign buf_read_area_win_1_3_fu_3625_p3 = ((ult_reg_6335_pp1_iter1_reg[0:0] === 1'b1) ? lbuf_in_1_V_q1 : 24'd0);

assign buf_read_area_win_1_4_fu_3675_p3 = ((tmp_107_reg_6415_pp1_iter1_reg[0:0] === 1'b1) ? col_buf_1_V_2_fu_332 : 24'd0);

assign buf_read_area_win_2_4_fu_3683_p3 = ((tmp_107_reg_6415_pp1_iter1_reg[0:0] === 1'b1) ? col_buf_2_V_2_fu_336 : 24'd0);

assign buf_read_area_win_3_3_fu_3643_p3 = ((ult_reg_6335_pp1_iter1_reg[0:0] === 1'b1) ? lbuf_in_3_V_q1 : 24'd0);

assign buf_read_area_win_3_4_fu_3691_p3 = ((tmp_107_reg_6415_pp1_iter1_reg[0:0] === 1'b1) ? col_buf_3_V_2_fu_340 : 24'd0);

assign buf_read_area_win_V_10_fu_3807_p3 = ((tmp_200_2_reg_6489[0:0] === 1'b1) ? buf_read_area_win_2_1_fu_488 : 24'd0);

assign buf_read_area_win_V_11_fu_3814_p3 = ((tmp_200_2_reg_6489[0:0] === 1'b1) ? buf_read_area_win_1_fu_448 : 24'd0);

assign buf_read_area_win_V_12_fu_3821_p3 = ((tmp_200_2_reg_6489[0:0] === 1'b1) ? buf_read_area_win_0_1_fu_464 : 24'd0);

assign buf_read_area_win_V_13_fu_3828_p3 = ((tmp_200_2_reg_6489[0:0] === 1'b1) ? buf_read_area_win_3_1_fu_504 : 24'd0);

assign buf_read_area_win_V_14_fu_3842_p3 = ((tmp_200_3_reg_6498[0:0] === 1'b1) ? buf_read_area_win_2_2_fu_492 : 24'd0);

assign buf_read_area_win_V_15_fu_3849_p3 = ((tmp_200_3_reg_6498[0:0] === 1'b1) ? buf_read_area_win_1_2_fu_476 : 24'd0);

assign buf_read_area_win_V_16_fu_3856_p3 = ((tmp_200_3_reg_6498[0:0] === 1'b1) ? buf_read_area_win_0_fu_460 : 24'd0);

assign buf_read_area_win_V_17_fu_3863_p3 = ((tmp_200_3_reg_6498[0:0] === 1'b1) ? buf_read_area_win_3_2_fu_508 : 24'd0);

assign buf_read_area_win_V_18_fu_3877_p3 = ((tmp_200_4_reg_6507[0:0] === 1'b1) ? ap_phi_mux_D2_4_V_phi_fu_1664_p6 : 24'd0);

assign buf_read_area_win_V_19_fu_3884_p3 = ((tmp_200_4_reg_6507[0:0] === 1'b1) ? ap_phi_mux_D1_4_V_phi_fu_1675_p6 : 24'd0);

assign buf_read_area_win_V_1_fu_3634_p3 = ((ult_reg_6335_pp1_iter1_reg[0:0] === 1'b1) ? lbuf_in_2_V_q1 : 24'd0);

assign buf_read_area_win_V_20_fu_3891_p3 = ((tmp_200_4_reg_6507[0:0] === 1'b1) ? ap_phi_mux_D0_4_V_phi_fu_1686_p6 : 24'd0);

assign buf_read_area_win_V_21_fu_3898_p3 = ((tmp_200_4_reg_6507[0:0] === 1'b1) ? ap_phi_mux_D3_4_V_phi_fu_1653_p6 : 24'd0);

assign buf_read_area_win_V_2_fu_3737_p3 = ((tmp_111_reg_6471[0:0] === 1'b1) ? D3_0_V_fu_496 : 24'd0);

assign buf_read_area_win_V_3_fu_3744_p3 = ((tmp_111_reg_6471[0:0] === 1'b1) ? D2_0_V_fu_480 : 24'd0);

assign buf_read_area_win_V_4_fu_3751_p3 = ((tmp_111_reg_6471[0:0] === 1'b1) ? D1_0_V_fu_456 : 24'd0);

assign buf_read_area_win_V_5_fu_3758_p3 = ((tmp_111_reg_6471[0:0] === 1'b1) ? D0_0_V_fu_472 : 24'd0);

assign buf_read_area_win_V_6_fu_3772_p3 = ((tmp_200_1_reg_6480[0:0] === 1'b1) ? buf_read_area_win_2_fu_484 : 24'd0);

assign buf_read_area_win_V_7_fu_3779_p3 = ((tmp_200_1_reg_6480[0:0] === 1'b1) ? buf_read_area_win_1_1_fu_452 : 24'd0);

assign buf_read_area_win_V_8_fu_3786_p3 = ((tmp_200_1_reg_6480[0:0] === 1'b1) ? buf_read_area_win_0_2_fu_468 : 24'd0);

assign buf_read_area_win_V_9_fu_3793_p3 = ((tmp_200_1_reg_6480[0:0] === 1'b1) ? buf_read_area_win_3_fu_500 : 24'd0);

assign buf_read_area_win_V_s_fu_3616_p3 = ((ult_reg_6335_pp1_iter1_reg[0:0] === 1'b1) ? lbuf_in_0_V_q0 : 24'd0);

assign count_2_fu_2465_p2 = (tmp_34_reg_5478 + count_1_reg_1326);

assign count_4_cast_fu_2863_p1 = count_4_reg_1443;

assign count_5_fu_2898_p2 = (tmp_67_fu_2892_p2 + count_4_cast_fu_2863_p1);

assign count_7_fu_2581_p2 = (count_2_reg_5503 + 16'd1);

assign count_8_fu_3022_p2 = (count_5_reg_5767 + 16'd1);

assign exitcond1_fu_3033_p2 = ((p_reg_1518 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond2_fu_3060_p2 = ((read_index_1_reg_1540 == indvars_iv_reg_1496) ? 1'b1 : 1'b0);

assign grp_CoreProcessDownArea_fu_1758_Wx_0_read = ((tmp_115_reg_6894[0:0] === 1'b1) ? 16'd0 : Hweight_0_load_reg_6904);

assign grp_CoreProcessDownArea_fu_1758_Wx_1_read = ((icmp4_reg_6909[0:0] === 1'b1) ? Hweight_1_load_reg_6919 : 16'd0);

assign grp_CoreProcessDownArea_fu_1758_Wx_2_read = ((tmp_213_2_reg_6924[0:0] === 1'b1) ? Hweight_2_load_reg_6934 : 16'd0);

assign grp_CoreProcessDownArea_fu_1758_Wx_3_read = ((icmp5_reg_6939[0:0] === 1'b1) ? Hweight_3_load_reg_6949 : 16'd0);

assign grp_CoreProcessDownArea_fu_1758_Wx_4_read = ((tmp_213_4_reg_6954[0:0] === 1'b1) ? Hweight_4_load_reg_6964 : 16'd0);

assign grp_CoreProcessDownArea_fu_1758_ap_start = grp_CoreProcessDownArea_fu_1758_ap_start_reg;

assign grp_CoreProcessDownArea_fu_1758_data0_0_V_read = ((tmp_115_reg_6894[0:0] === 1'b1) ? 24'd0 : data0_0_V_reg_6769);

assign grp_CoreProcessDownArea_fu_1758_data0_1_V_read = ((icmp4_reg_6909[0:0] === 1'b1) ? data0_1_V_reg_6774 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data0_2_V_read = ((tmp_213_2_reg_6924[0:0] === 1'b1) ? data0_2_V_reg_6779 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data0_3_V_read = ((icmp5_reg_6939[0:0] === 1'b1) ? data0_3_V_reg_6784 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data0_4_V_read = ((tmp_213_4_reg_6954[0:0] === 1'b1) ? data0_4_V_reg_6789 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data1_0_V_read = ((tmp_115_reg_6894[0:0] === 1'b1) ? 24'd0 : data1_0_V_reg_6794);

assign grp_CoreProcessDownArea_fu_1758_data1_1_V_read = ((icmp4_reg_6909[0:0] === 1'b1) ? data1_1_V_reg_6799 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data1_2_V_read = ((tmp_213_2_reg_6924[0:0] === 1'b1) ? data1_2_V_reg_6804 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data1_3_V_read = ((icmp5_reg_6939[0:0] === 1'b1) ? data1_3_V_reg_6809 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data1_4_V_read = ((tmp_213_4_reg_6954[0:0] === 1'b1) ? data1_4_V_reg_6814 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data2_0_V_read = ((tmp_115_reg_6894[0:0] === 1'b1) ? 24'd0 : data2_0_V_reg_6819);

assign grp_CoreProcessDownArea_fu_1758_data2_1_V_read = ((icmp4_reg_6909[0:0] === 1'b1) ? data2_1_V_reg_6824 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data2_2_V_read = ((tmp_213_2_reg_6924[0:0] === 1'b1) ? data2_2_V_reg_6829 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data2_3_V_read = ((icmp5_reg_6939[0:0] === 1'b1) ? data2_3_V_reg_6834 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data2_4_V_read = ((tmp_213_4_reg_6954[0:0] === 1'b1) ? data2_4_V_reg_6839 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data3_0_V_read = ((tmp_115_reg_6894[0:0] === 1'b1) ? 24'd0 : data3_0_V_reg_6844);

assign grp_CoreProcessDownArea_fu_1758_data3_1_V_read = ((icmp4_reg_6909[0:0] === 1'b1) ? data3_1_V_reg_6849 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data3_2_V_read = ((tmp_213_2_reg_6924[0:0] === 1'b1) ? data3_2_V_reg_6854 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data3_3_V_read = ((icmp5_reg_6939[0:0] === 1'b1) ? data3_3_V_reg_6859 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data3_4_V_read = ((tmp_213_4_reg_6954[0:0] === 1'b1) ? data3_4_V_reg_6864 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data4_0_V_read = ((tmp_115_reg_6894[0:0] === 1'b1) ? 24'd0 : data4_0_V_reg_6869);

assign grp_CoreProcessDownArea_fu_1758_data4_1_V_read = ((icmp4_reg_6909[0:0] === 1'b1) ? data4_1_V_reg_6874 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data4_2_V_read = ((tmp_213_2_reg_6924[0:0] === 1'b1) ? data4_2_V_reg_6879 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data4_3_V_read = ((icmp5_reg_6939[0:0] === 1'b1) ? data4_3_V_reg_6884 : 24'd0);

assign grp_CoreProcessDownArea_fu_1758_data4_4_V_read = ((tmp_213_4_reg_6954[0:0] === 1'b1) ? data4_4_V_reg_6889 : 24'd0);

assign grp_Inverse_fu_1732_ap_start = grp_Inverse_fu_1732_ap_start_reg;

assign grp_xFUdivResizeDownArea_fu_1707_ap_start = grp_xFUdivResizeDownArea_fu_1707_ap_start_reg;

assign i_V_1_fu_2501_p2 = (p_2_reg_1349 + 13'd1);

assign i_V_2_fu_2867_p1 = offset_temp0_3_reg_5707[12:0];

assign i_V_3_fu_2937_p2 = (p_0681_1_reg_1456 + 13'd1);

assign i_V_4_fu_3338_p2 = (ap_phi_mux_r_V_phi_fu_1613_p4 + 13'd1);

assign i_V_fu_2458_p1 = offset_temp0_1_reg_5429[12:0];

assign icmp1_fu_2967_p2 = ((tmp_124_fu_2957_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_3261_p2 = ((tmp_126_fu_3251_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_3297_p2 = ((tmp_127_fu_3287_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_4808_p2 = ((tmp_131_fu_4798_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_4830_p2 = ((tmp_132_fu_4820_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2531_p2 = ((tmp_122_fu_2521_p4 == 16'd0) ? 1'b1 : 1'b0);

assign index_offset_0_i_fu_3943_p3 = ((tmp_112_reg_6516[0:0] === 1'b1) ? 16'd0 : index_offset_fu_3921_p10);

assign index_offset_fu_3921_p9 = arrayNo_trunc1_fu_3912_p2;

assign indvars_iv_next_fu_3086_p2 = (op_assign_22_cast_reg_5283 + indvars_iv_reg_1496);

assign inv_cellWidth_1_fu_2780_p2 = call_ret_reg_5686_0 >> tmp_98_cast_fu_2776_p1;

assign inv_cellWidth_fu_2337_p2 = call_ret9_reg_5408_0 >> tmp_59_cast_fu_2333_p1;

assign j_V_fu_3104_p2 = (p_4_reg_1550 + 13'd1);

assign k_V_1_fu_2931_p2 = (p_0626_6_reg_1465 + 13'd1);

assign k_V_2_fu_3017_p2 = (k_V_reg_5773 + 13'd1);

assign k_V_fu_2908_p2 = (tmp_120_fu_2904_p1 + p_0626_5_reg_1421);

assign lbuf_in_5_V_address1 = tmp_105_reg_6347;

assign lhs_V_1_fu_3424_p1 = block_start_V_fu_3411_p1;

assign lhs_V_3_cast_fu_3517_p1 = tmp_99_reg_1621;

assign lhs_V_fu_3129_p1 = i_op_assign_reg_1585;

assign newIndex1_fu_2600_p1 = newIndex_fu_2590_p4;

assign newIndex3_fu_3545_p1 = $unsigned(tmp_12_fu_3541_p1);

assign newIndex4_fu_3557_p4 = {{tmp_99_reg_1621[12:3]}};

assign newIndex5_fu_3567_p1 = newIndex4_fu_3557_p4;

assign newIndex_fu_2590_p4 = {{p_1_reg_1291[12:3]}};

assign not_s_fu_3232_p2 = ((Vstart_q0 != op2_assign_reg_1597) ? 1'b1 : 1'b0);

assign offset_temp0_1_fu_2314_p3 = ((tmp_21_fu_2308_p2[0:0] === 1'b1) ? offset_temp0_cast_fu_2300_p2 : offset_temp1_reg_5393);

assign offset_temp0_2_cast_fu_2743_p2 = ($signed(tmp_47_reg_5623) + $signed(tmp_9_fu_2734_p1));

assign offset_temp0_2_fu_2737_p2 = ($signed(tmp_99_cast_fu_2728_p1) + $signed(tmp_102_cast_fu_2731_p1));

assign offset_temp0_3_fu_2757_p3 = ((tmp_53_fu_2751_p2[0:0] === 1'b1) ? offset_temp0_2_cast_fu_2743_p2 : offset_temp1_1_reg_5671);

assign offset_temp0_cast_fu_2300_p2 = ($signed(tmp_15_reg_5325) + $signed(tmp_8_fu_2291_p1));

assign offset_temp0_fixed_1_fu_2789_p3 = {{offset_temp0_3_reg_5707}, {16'd0}};

assign offset_temp0_fixed_fu_2346_p3 = {{offset_temp0_1_reg_5429}, {16'd0}};

assign offset_temp0_fu_2294_p2 = ($signed(tmp_60_cast_fu_2285_p1) + $signed(tmp_63_cast_fu_2288_p1));

assign offset_temp1_1_fu_2717_p3 = ((tmp_52_fu_2712_p2[0:0] === 1'b1) ? tmp_51_fu_2698_p4 : tmp_71_cast_reg_5351);

assign offset_temp1_2_cast_fu_2708_p1 = tmp_51_fu_2698_p4;

assign offset_temp1_4_cast_fu_2305_p1 = offset_temp1_reg_5393;

assign offset_temp1_5_cast_fu_2748_p1 = offset_temp1_1_reg_5671;

assign offset_temp1_cast_fu_2265_p1 = tmp_19_fu_2255_p4;

assign offset_temp1_fixed_1_fu_2796_p3 = {{offset_temp1_1_reg_5671}, {16'd0}};

assign offset_temp1_fixed_fu_2353_p3 = {{offset_temp1_reg_5393}, {16'd0}};

assign offset_temp1_fu_2274_p3 = ((tmp_20_fu_2269_p2[0:0] === 1'b1) ? tmp_19_fu_2255_p4 : tmp_51_cast_reg_5300);

assign op2_assign_4_fu_3050_p2 = (op_assign_22_cast1_reg_5278 + 17'd5);

assign op_assign_22_cast1_fu_2124_p1 = width;

assign op_assign_22_cast_fu_2127_p1 = width;

assign out_i_V_fu_3579_p2 = (13'd1 + tmp_99_reg_1621);

assign out_j_V_1_fu_5195_p3 = ((p_s_reg_6289[0:0] === 1'b1) ? out_j_V_fu_5182_p2 : p_6_reg_1573);

assign out_j_V_fu_5182_p2 = (p_6_reg_1573 + 13'd1);

assign overlaptemp_1_fu_2558_p3 = ((tmp_68_reg_5572[0:0] === 1'b1) ? overlaptemp_reg_5567 : tmp_30_reg_5383);

assign overlaptemp_2_cast_fu_2981_p1 = overlaptemp_2_fu_2973_p3;

assign overlaptemp_2_fu_2973_p3 = ((icmp1_fu_2967_p2[0:0] === 1'b1) ? tmp_123_fu_2947_p1 : 17'd65536);

assign overlaptemp_3_fu_2990_p3 = ((tmp_82_reg_5806[0:0] === 1'b1) ? overlaptemp_2_reg_5801 : tmp_83_reg_5661);

assign overlaptemp_cast_fu_2545_p1 = overlaptemp_fu_2537_p3;

assign overlaptemp_fu_2537_p3 = ((icmp_fu_2531_p2[0:0] === 1'b1) ? tmp_117_fu_2511_p1 : 17'd65536);

assign p_0754_3_fu_5188_p3 = ((p_s_reg_6289[0:0] === 1'b1) ? 13'd0 : tmp_99_reg_1621);

assign p_1_23_fu_3039_p2 = (p_reg_1518 + 3'd1);

assign p_3_fu_3055_p2 = ($signed(tmp_69_cast_reg_5336) + $signed(17'd131067));

assign p_7_fu_3185_p3 = ((tmp_89_reg_6218[0:0] === 1'b1) ? Yoffset_V_fu_3181_p1 : 14'd16383);

assign p_8_cast_fu_3216_p1 = p_8_fu_3210_p2;

assign p_8_fu_3210_p2 = (17'd1 + tmp_161_cast_fu_3200_p1);

assign p_s_26_fu_5215_p3 = ((not_s_reg_6296[0:0] === 1'b1) ? start_index_in_buffe_fu_5209_p2 : op2_assign_reg_1597);

assign p_s_fu_3226_p2 = (tmp_92_fu_3220_p2 | tmp_91_fu_3204_p2);

assign p_v1_fu_2412_p3 = ((tmp_32_fu_2408_p2[0:0] === 1'b1) ? tmp_64_fu_2401_p1 : tmp_31_fu_2404_p2);

assign p_v_fu_2855_p3 = ((tmp_65_fu_2851_p2[0:0] === 1'b1) ? tmp_119_fu_2844_p1 : tmp_63_fu_2847_p2);

assign r_V_1_1_fu_3133_p2 = (17'd1 + lhs_V_fu_3129_p1);

assign r_V_1_2_fu_3144_p2 = (17'd2 + lhs_V_fu_3129_p1);

assign r_V_1_3_fu_3161_p2 = (17'd3 + lhs_V_reg_6233);

assign r_V_1_4_fu_3171_p2 = (17'd4 + lhs_V_reg_6233);

assign r_V_2_cast_fu_3434_p1 = r_V_2_fu_3428_p2;

assign r_V_2_fu_3428_p2 = (lhs_V_1_fu_3424_p1 + 14'd4);

assign r_V_3_fu_3525_p2 = ($signed(14'd16383) + $signed(lhs_V_3_cast_fu_3517_p1));

assign r_V_5_1_fu_3457_p2 = (14'd1 + lhs_V_1_fu_3424_p1);

assign r_V_5_2_fu_3472_p2 = (14'd2 + lhs_V_1_fu_3424_p1);

assign r_V_5_3_fu_3487_p2 = (14'd3 + lhs_V_1_fu_3424_p1);

assign resize_out_data_V_din = grp_CoreProcessDownArea_fu_1758_ap_return;

assign rev_fu_3349_p2 = (ult_fu_3344_p2 ^ 1'd1);

assign smax2_cast_fu_2440_p1 = smax2_fu_2433_p3;

assign smax2_fu_2433_p3 = ((tmp_33_fu_2428_p2[0:0] === 1'b1) ? tmp_35_reg_5403 : tmp_82_cast1_fu_2420_p1);

assign smax3_cast_fu_2888_p1 = smax3_fu_2881_p3;

assign smax3_fu_2881_p3 = ((tmp_66_fu_2876_p2[0:0] === 1'b1) ? tmp_103_reg_5681 : tmp_121_cast1_fu_2870_p1);

assign start_index_in_buffe_fu_5209_p2 = (op2_assign_reg_1597 + 16'd1);

assign storemerge_fu_3699_p3 = ((tmp_107_reg_6415_pp1_iter1_reg[0:0] === 1'b1) ? col_buf_4_V_fu_344 : 24'd0);

assign temp_1_fu_2814_p2 = ($signed(inv_cellWidth_1_reg_5715) * $signed(tmp_54_reg_5732));

assign temp_fu_2371_p2 = ($signed(inv_cellWidth_reg_5437) * $signed(tmp_22_reg_5454));

assign tmp_100_fu_3333_p2 = ((tmp_173_cast_fu_3329_p1 < op2_assign_4_reg_6151) ? 1'b1 : 1'b0);

assign tmp_102_cast_fu_2731_p1 = tmp_48_reg_5644;

assign tmp_102_fu_3392_p1 = r_V_reg_1609;

assign tmp_103_fu_2724_p1 = offset_temp1_1_fu_2717_p3[14:0];

assign tmp_104_fu_3368_p2 = ((tmp_173_cast1_fu_3325_p1 < width) ? 1'b1 : 1'b0);

assign tmp_105_fu_3360_p1 = ap_phi_mux_r_V_phi_fu_1613_p4;

assign tmp_106_fu_3373_p1 = ap_phi_mux_r_V_phi_fu_1613_p4;

assign tmp_107_fu_3382_p2 = ((tmp_173_cast1_fu_3325_p1 < width) ? 1'b1 : 1'b0);

assign tmp_108_fu_3387_p1 = ap_phi_mux_tmp_99_phi_fu_1624_p4;

assign tmp_109_fu_3419_p2 = ((tmp_186_cast_fu_3415_p1 < out_width) ? 1'b1 : 1'b0);

assign tmp_110_fu_3442_p2 = ((r_V_2_cast_fu_3434_p1 == tmp_188_cast_fu_3438_p1) ? 1'b1 : 1'b0);

assign tmp_111_fu_3452_p2 = ((tmp_199_cast_fu_3448_p1 < width) ? 1'b1 : 1'b0);

assign tmp_112_fu_3511_p2 = ((tmp_99_reg_1621 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_113_fu_4790_p2 = (tmp_14_reg_6738 - index_offset_0_i_reg_6732);

assign tmp_114_fu_2491_p1 = wind_1_reg_1358[2:0];

assign tmp_115_fu_4794_p2 = ((tmp_14_reg_6738 == index_offset_0_i_reg_6732) ? 1'b1 : 1'b0);

assign tmp_117_fu_2511_p1 = tmp_57_fu_2507_p2[16:0];

assign tmp_119_fu_2844_p1 = offset_temp1_1_reg_5671[12:0];

assign tmp_11_fu_3531_p4 = {{r_V_3_fu_3525_p2[13:3]}};

assign tmp_120_fu_2904_p1 = tmp_67_fu_2892_p2[12:0];

assign tmp_121_cast1_fu_2870_p1 = p_v_reg_5756;

assign tmp_121_cast_fu_2873_p1 = p_v_reg_5756;

assign tmp_121_fu_2914_p1 = inv_cellWidth_1_reg_5715[15:0];

assign tmp_122_fu_2521_p4 = {{tmp_57_fu_2507_p2[31:16]}};

assign tmp_123_fu_2947_p1 = tmp_79_fu_2943_p2[16:0];

assign tmp_124_fu_2957_p4 = {{tmp_79_fu_2943_p2[31:16]}};

assign tmp_126_fu_3251_p4 = {{Vreq_q0[15:1]}};

assign tmp_127_fu_3287_p4 = {{Vreq_q0[15:2]}};

assign tmp_128_fu_2586_p1 = p_1_reg_1291[2:0];

assign tmp_12_fu_3541_p1 = $signed(tmp_11_fu_3531_p4);

assign tmp_130_fu_3521_p1 = tmp_99_reg_1621[2:0];

assign tmp_131_fu_4798_p4 = {{tmp_113_fu_4790_p2[15:1]}};

assign tmp_132_fu_4820_p4 = {{tmp_113_fu_4790_p2[15:2]}};

assign tmp_135_cast_fu_2917_p1 = p_0681_1_reg_1456;

assign tmp_13_fu_2327_p2 = ($signed(9'd496) + $signed(tmp_58_cast_fu_2324_p1));

assign tmp_141_cast1_fu_3091_p1 = p_4_reg_1550;

assign tmp_141_cast_fu_3095_p1 = p_4_reg_1550;

assign tmp_14_fu_3953_p9 = tmp_130_reg_6521;

assign tmp_152_cast_fu_3110_p1 = p_6_reg_1573;

assign tmp_160_cast1_fu_3192_p1 = p_7_fu_3185_p3;

assign tmp_160_cast_fu_3196_p1 = p_7_fu_3185_p3;

assign tmp_161_cast_fu_3200_p1 = op2_assign_reg_1597;

assign tmp_16_fu_2226_p2 = ((tmp_1_reg_5320 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_171_2_fu_3274_p2 = ((Vreq_q0 > 16'd2) ? 1'b1 : 1'b0);

assign tmp_171_4_fu_3311_p2 = ((Vreq_q0 > 16'd4) ? 1'b1 : 1'b0);

assign tmp_173_cast1_fu_3325_p1 = ap_phi_mux_r_V_phi_fu_1613_p4;

assign tmp_173_cast_fu_3329_p1 = ap_phi_mux_r_V_phi_fu_1613_p4;

assign tmp_175_1_fu_3139_p1 = r_V_1_1_fu_3133_p2;

assign tmp_175_2_fu_3150_p1 = r_V_1_2_fu_3144_p2;

assign tmp_175_3_fu_3166_p1 = r_V_1_3_fu_3161_p2;

assign tmp_175_4_fu_3176_p1 = r_V_1_4_fu_3171_p2;

assign tmp_186_cast_fu_3415_p1 = tmp_99_reg_1621;

assign tmp_188_cast_fu_3438_p1 = r_V_reg_1609;

assign tmp_18_fu_2343_p1 = tmp_16_reg_5366;

assign tmp_199_1_cast_fu_3463_p1 = r_V_5_1_fu_3457_p2;

assign tmp_199_2_cast_fu_3478_p1 = r_V_5_2_fu_3472_p2;

assign tmp_199_3_cast_fu_3493_p1 = r_V_5_3_fu_3487_p2;

assign tmp_199_4_cast_fu_3502_p1 = r_V_2_fu_3428_p2;

assign tmp_199_cast_fu_3448_p1 = block_start_V_fu_3411_p1;

assign tmp_19_fu_2255_p4 = {{Xtemp1_fu_2231_p2[31:16]}};

assign tmp_1_fu_2172_p1 = Xtemp0_fu_2167_p2[15:0];

assign tmp_200_1_fu_3467_p2 = ((tmp_199_1_cast_fu_3463_p1 < width) ? 1'b1 : 1'b0);

assign tmp_200_2_fu_3482_p2 = ((tmp_199_2_cast_fu_3478_p1 < width) ? 1'b1 : 1'b0);

assign tmp_200_3_fu_3497_p2 = ((tmp_199_3_cast_fu_3493_p1 < width) ? 1'b1 : 1'b0);

assign tmp_200_4_fu_3506_p2 = ((tmp_199_4_cast_fu_3502_p1 < width) ? 1'b1 : 1'b0);

assign tmp_20_fu_2269_p2 = (($signed(offset_temp1_cast_fu_2265_p1) < $signed(tmp_2_reg_5295)) ? 1'b1 : 1'b0);

assign tmp_213_2_fu_4814_p2 = ((tmp_113_fu_4790_p2 > 16'd2) ? 1'b1 : 1'b0);

assign tmp_213_4_fu_4836_p2 = ((tmp_113_fu_4790_p2 > 16'd4) ? 1'b1 : 1'b0);

assign tmp_21_fu_2308_p2 = (($signed(offset_temp0_fu_2294_p2) < $signed(offset_temp1_4_cast_fu_2305_p1)) ? 1'b1 : 1'b0);

assign tmp_22_fu_2360_p2 = (offset_temp0_fixed_fu_2346_p3 - Xtemp0_reg_5313);

assign tmp_23_fu_2365_p2 = ((tmp_22_fu_2360_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_24_fu_2199_p3 = {{height}, {16'd0}};

assign tmp_25_fu_2206_p2 = ($signed(tmp_69_cast_fu_2196_p1) + $signed(17'd131071));

assign tmp_27_fu_2385_p1 = p_1_reg_1291;

assign tmp_28_fu_2390_p2 = (count_reg_1303 + 16'd1);

assign tmp_29_fu_2396_p2 = ($signed(offset_temp0_1_reg_5429) + $signed(16'd65535));

assign tmp_2_fu_2137_p2 = ($signed(op_assign_22_cast1_fu_2124_p1) + $signed(17'd131071));

assign tmp_30_fu_2240_p1 = Xscale_2_fu_2235_p3[16:0];

assign tmp_31_fu_2404_p2 = (tmp_17_reg_5331 + tmp_18_reg_5444);

assign tmp_32_fu_2408_p2 = (($signed(offset_temp0_reg_5419) > $signed(offset_temp1_4_cast_reg_5424)) ? 1'b1 : 1'b0);

assign tmp_33_fu_2428_p2 = (($signed(offset_temp1_reg_5393) > $signed(tmp_82_cast_fu_2424_p1)) ? 1'b1 : 1'b0);

assign tmp_34_fu_2444_p2 = (smax2_cast_fu_2440_p1 - tmp_82_cast_fu_2424_p1);

assign tmp_35_fu_2281_p1 = offset_temp1_fu_2274_p3[14:0];

assign tmp_36_fu_2461_p1 = wind_reg_1336;

assign tmp_37_fu_2473_p1 = p_1_reg_1291;

assign tmp_39_fu_2620_p2 = ((tmp_88_cast_fu_2616_p1 < out_height) ? 1'b1 : 1'b0);

assign tmp_3_fu_2156_p2 = ((tmp_cast_fu_2152_p1 < out_width) ? 1'b1 : 1'b0);

assign tmp_40_fu_2486_p2 = (($signed(tmp_90_cast_fu_2482_p1) < $signed(offset_temp1_reg_5393)) ? 1'b1 : 1'b0);

assign tmp_42_fu_2660_p2 = (tmp_24_reg_5341 - Ytemp0_reg_5611);

assign tmp_43_fu_2664_p2 = ((Yscale_reg_5270 < tmp_42_fu_2660_p2) ? 1'b1 : 1'b0);

assign tmp_46_fu_2770_p2 = ($signed(9'd496) + $signed(tmp_97_cast_fu_2767_p1));

assign tmp_48_fu_2669_p2 = ((tmp_71_reg_5618 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_2786_p1 = tmp_48_reg_5644;

assign tmp_51_cast_fu_2143_p2 = ($signed(width) + $signed(16'd65535));

assign tmp_51_fu_2698_p4 = {{Ytemp1_fu_2674_p2[31:16]}};

assign tmp_52_fu_2712_p2 = (($signed(offset_temp1_2_cast_fu_2708_p1) < $signed(tmp_25_reg_5346)) ? 1'b1 : 1'b0);

assign tmp_53_fu_2751_p2 = (($signed(offset_temp0_2_fu_2737_p2) < $signed(offset_temp1_5_cast_fu_2748_p1)) ? 1'b1 : 1'b0);

assign tmp_54_fu_2803_p2 = (offset_temp0_fixed_1_fu_2789_p3 - Ytemp0_reg_5611);

assign tmp_55_fu_2808_p2 = ((tmp_54_fu_2803_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_57_fu_2507_p2 = (Xtemp1_reg_5373 - offset_temp1_fixed_reg_5449);

assign tmp_58_cast_fu_2324_p1 = N_2_reg_5413;

assign tmp_58_fu_2515_p2 = ((tmp_57_fu_2507_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_59_cast_fu_2333_p1 = $signed(tmp_13_fu_2327_p2);

assign tmp_5_fu_2217_p2 = (tmp_s_reg_5290 - Xtemp0_reg_5313);

assign tmp_60_cast_fu_2285_p1 = tmp_15_reg_5325;

assign tmp_60_fu_2828_p1 = p_0626_4_reg_1409;

assign tmp_61_fu_2833_p2 = (p_0626_4_reg_1409 + 13'd1);

assign tmp_62_fu_2839_p2 = ($signed(offset_temp0_3_reg_5707) + $signed(16'd65535));

assign tmp_63_cast_fu_2288_p1 = tmp_16_reg_5366;

assign tmp_63_fu_2847_p2 = (tmp_49_reg_5629 + tmp_50_reg_5722);

assign tmp_64_fu_2401_p1 = offset_temp1_reg_5393[12:0];

assign tmp_65_fu_2851_p2 = (($signed(offset_temp0_2_reg_5697) > $signed(offset_temp1_5_cast_reg_5702)) ? 1'b1 : 1'b0);

assign tmp_66_fu_2876_p2 = (($signed(offset_temp1_1_reg_5671) > $signed(tmp_121_cast_fu_2873_p1)) ? 1'b1 : 1'b0);

assign tmp_67_fu_2892_p2 = (smax3_cast_fu_2888_p1 - tmp_121_cast_fu_2873_p1);

assign tmp_68_fu_2549_p2 = ((overlaptemp_cast_fu_2545_p1 < Xscale_2_reg_5378) ? 1'b1 : 1'b0);

assign tmp_69_cast_fu_2196_p1 = height;

assign tmp_69_fu_2450_p1 = tmp_34_fu_2444_p2[2:0];

assign tmp_6_fu_2221_p2 = ((Xscale_reg_5262 < tmp_5_fu_2217_p2) ? 1'b1 : 1'b0);

assign tmp_70_fu_2470_p1 = inv_cellWidth_reg_5437[15:0];

assign tmp_71_cast_fu_2212_p2 = ($signed(height) + $signed(16'd65535));

assign tmp_71_fu_2636_p1 = Ytemp0_fu_2631_p2[15:0];

assign tmp_72_fu_2566_p1 = tmp_72_fu_2566_p10;

assign tmp_72_fu_2566_p10 = overlaptemp_1_reg_5581;

assign tmp_72_fu_2566_p2 = ($signed(inv_cellWidth_reg_5437) * $signed({{1'b0}, {tmp_72_fu_2566_p1}}));

assign tmp_74_fu_2921_p2 = (($signed(tmp_135_cast_fu_2917_p1) < $signed(offset_temp1_1_reg_5671)) ? 1'b1 : 1'b0);

assign tmp_75_fu_3045_p2 = (op_assign_22_cast_reg_5283 + read_index1_reg_1506);

assign tmp_76_fu_2495_p2 = (wind_1_reg_1358 + 32'd1);

assign tmp_78_fu_2926_p1 = p_0626_6_reg_1465;

assign tmp_79_fu_2943_p2 = (Ytemp1_reg_5651 - offset_temp1_fixed_1_reg_5727);

assign tmp_80_fu_2951_p2 = ((tmp_79_fu_2943_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_81_fu_3099_p2 = ((tmp_141_cast_fu_3095_p1 < height) ? 1'b1 : 1'b0);

assign tmp_82_cast1_fu_2420_p1 = p_v1_fu_2412_p3;

assign tmp_82_cast_fu_2424_p1 = p_v1_fu_2412_p3;

assign tmp_82_fu_2985_p2 = ((overlaptemp_2_cast_fu_2981_p1 < Yscale_2_reg_5656) ? 1'b1 : 1'b0);

assign tmp_83_fu_2683_p1 = Yscale_2_fu_2678_p3[16:0];

assign tmp_84_fu_2998_p1 = tmp_84_fu_2998_p10;

assign tmp_84_fu_2998_p10 = overlaptemp_3_reg_5811;

assign tmp_84_fu_2998_p2 = ($signed(inv_cellWidth_1_reg_5715) * $signed({{1'b0}, {tmp_84_fu_2998_p1}}));

assign tmp_86_fu_3013_p1 = k_V_reg_5773;

assign tmp_87_fu_3027_p1 = p_0719_1_reg_1397;

assign tmp_88_cast_fu_2616_p1 = p_0719_1_reg_1397;

assign tmp_89_fu_3114_p2 = ((tmp_152_cast_fu_3110_p1 < out_height) ? 1'b1 : 1'b0);

assign tmp_8_fu_2291_p1 = tmp_16_reg_5366;

assign tmp_90_cast_fu_2482_p1 = p_2_reg_1349;

assign tmp_90_fu_3155_p1 = p_6_reg_1573;

assign tmp_91_fu_3204_p2 = ((tmp_160_cast_fu_3196_p1 == tmp_161_cast_fu_3200_p1) ? 1'b1 : 1'b0);

assign tmp_92_fu_3220_p2 = ((tmp_160_cast1_fu_3192_p1 == p_8_cast_fu_3216_p1) ? 1'b1 : 1'b0);

assign tmp_93_fu_3238_p2 = ((Vreq_q0 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_94_fu_3119_p1 = i_op_assign_reg_1585;

assign tmp_95_fu_3124_p2 = (($signed(tmp_141_cast1_fu_3091_p1) > $signed(p_3_reg_6156)) ? 1'b1 : 1'b0);

assign tmp_97_cast_fu_2767_p1 = N_3_reg_5691;

assign tmp_97_fu_3072_p1 = p_0719_2_reg_1529;

assign tmp_98_cast_fu_2776_p1 = $signed(tmp_46_fu_2770_p2);

assign tmp_98_fu_3080_p2 = (read_index_1_reg_1540 + 19'd1);

assign tmp_99_cast_fu_2728_p1 = tmp_47_reg_5623;

assign tmp_9_fu_2734_p1 = tmp_48_reg_5644;

assign tmp_cast_fu_2152_p1 = p_1_reg_1291;

assign tmp_s_fu_2130_p3 = {{width}, {16'd0}};

assign ult_fu_3344_p2 = ((tmp_173_cast1_fu_3325_p1 < width) ? 1'b1 : 1'b0);

assign weight_index_1_fu_5202_p3 = ((p_s_reg_6289[0:0] === 1'b1) ? weight_index_fu_5177_p2 : i_op_assign_reg_1585);

assign weight_index_fu_5177_p2 = (ylimit_reg_6284 + i_op_assign_reg_1585);

assign wind_2_t_fu_2554_p2 = (tmp_69_reg_5483 + tmp_36_reg_5498);

assign wind_cast_fu_2454_p1 = wind_reg_1336;

assign x_V_1_fu_2625_p2 = (p_0719_1_reg_1397 + 13'd1);

assign x_V_2_fu_3066_p2 = (p_0719_2_reg_1529 + 13'd1);

assign x_V_fu_2161_p2 = (p_1_reg_1291 + 13'd1);

always @ (posedge ap_clk) begin
    op_assign_22_cast1_reg_5278[16] <= 1'b0;
    op_assign_22_cast_reg_5283[18:16] <= 3'b000;
    tmp_s_reg_5290[15:0] <= 16'b0000000000000000;
    tmp_69_cast_reg_5336[16] <= 1'b0;
    tmp_24_reg_5341[15:0] <= 16'b0000000000000000;
    tmp_18_reg_5444[12:1] <= 12'b000000000000;
    offset_temp1_fixed_reg_5449[15:0] <= 16'b0000000000000000;
    tmp_36_reg_5498[2:1] <= 2'b00;
    tmp_37_reg_5518[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_50_reg_5722[12:1] <= 12'b000000000000;
    offset_temp1_fixed_1_reg_5727[15:0] <= 16'b0000000000000000;
    tmp_97_reg_6170[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    lhs_V_reg_6233[16] <= 1'b0;
    tmp_105_reg_6347[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_106_reg_6381[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_108_reg_6424[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_108_reg_6424_pp1_iter1_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //xFResizeAreaDownScal
