Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  9 12:23:29 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FINAL_DIAGRAM_wrapper_timing_summary_routed.rpt -pb FINAL_DIAGRAM_wrapper_timing_summary_routed.pb -rpx FINAL_DIAGRAM_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FINAL_DIAGRAM_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.445        0.000                      0                  466        0.133        0.000                      0                  466        9.500        0.000                       0                   224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.643        0.000                      0                  387        0.133        0.000                      0                  387        9.500        0.000                       0                   224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.445        0.000                      0                   79        0.586        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.643ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 2.610ns (36.909%)  route 4.461ns (63.091%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.587     6.997    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X31Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.121 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[3]_INST_0/O
                         net (fo=26, routed)          0.604     7.725    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.849 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.913     8.761    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.150     8.911 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/load_signal_INST_0/O
                         net (fo=1, routed)           0.323     9.234    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[7]_i_3_n_0
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.328     9.562 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_2/O
                         net (fo=2, routed)           0.366     9.927    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_2_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.051 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_1/O
                         net (fo=1, routed)           0.000    10.051    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_next[3]
    SLICE_X30Y40         FDPE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.497    22.690    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X30Y40         FDPE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X30Y40         FDPE (Setup_fdpe_C_D)        0.077    22.695    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         22.695    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 12.643    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 2.610ns (36.924%)  route 4.458ns (63.076%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.587     6.997    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X31Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.121 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[3]_INST_0/O
                         net (fo=26, routed)          0.604     7.725    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.849 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.913     8.761    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.150     8.911 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/load_signal_INST_0/O
                         net (fo=1, routed)           0.323     9.234    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[7]_i_3_n_0
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.328     9.562 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_2/O
                         net (fo=2, routed)           0.363     9.924    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_2_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.048 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[0]_P_i_1/O
                         net (fo=1, routed)           0.000    10.048    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_next[0]
    SLICE_X30Y40         FDPE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.497    22.690    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X30Y40         FDPE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X30Y40         FDPE (Setup_fdpe_C_D)        0.081    22.699    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.720ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.473ns (35.210%)  route 4.551ns (64.790%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          1.070     8.060    FINAL_DIAGRAM_i/out_LTU_0/count[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.348     8.408 r  FINAL_DIAGRAM_i/out_LTU_0/o[6]_INST_0/O
                         net (fo=1, routed)           0.680     9.088    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/iData[6]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.212 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[2]_i_2/O
                         net (fo=1, routed)           0.668     9.880    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[2]_i_2_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.004 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.004    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data[2]
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.574    22.767    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]/C
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.029    22.724    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 12.720    

Slack (MET) :             12.769ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.473ns (35.439%)  route 4.505ns (64.561%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          1.248     8.237    FINAL_DIAGRAM_i/out_LTU_0/count[0]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.348     8.585 r  FINAL_DIAGRAM_i/out_LTU_0/o[8]_INST_0/O
                         net (fo=1, routed)           0.674     9.260    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/iData[8]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.384 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[0]_i_2/O
                         net (fo=1, routed)           0.451     9.834    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[0]_i_2_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.958 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.958    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data[0]
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.574    22.767    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[0]/C
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.032    22.727    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.727    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 12.769    

Slack (MET) :             12.834ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.473ns (35.789%)  route 4.437ns (64.211%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.831     7.821    FINAL_DIAGRAM_i/out_LTU_0/count[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I3_O)        0.348     8.169 r  FINAL_DIAGRAM_i/out_LTU_0/o[9]_INST_0/O
                         net (fo=2, routed)           0.965     9.134    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/iData[9]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.258 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[1]_i_2/O
                         net (fo=1, routed)           0.508     9.766    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[1]_i_2_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.890 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.890    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data[1]
    SLICE_X36Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.574    22.767    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/C
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    22.724    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 12.834    

Slack (MET) :             12.915ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.473ns (36.203%)  route 4.358ns (63.796%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.850     7.840    FINAL_DIAGRAM_i/out_LTU_0/count[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.348     8.188 r  FINAL_DIAGRAM_i/out_LTU_0/o[2]_INST_0/O
                         net (fo=2, routed)           0.865     9.053    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/iData[3]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.177 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[3]_i_2/O
                         net (fo=1, routed)           0.510     9.687    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[3]_i_2_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.811 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.811    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data[3]
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.574    22.767    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]/C
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031    22.726    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.726    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 12.915    

Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.377ns (38.359%)  route 3.820ns (61.641%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.484     7.474    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.348     7.822 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[0]_C_i_2/O
                         net (fo=1, routed)           0.867     8.689    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[0]_C_i_2_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I2_O)        0.152     8.841 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[0]_C_i_1/O
                         net (fo=1, routed)           0.336     9.177    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[0]_C_i_1_n_0
    SLICE_X30Y41         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.498    22.691    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X30Y41         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_C/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)       -0.255    22.364    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.132ns (35.190%)  route 3.927ns (64.810%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.587     6.997    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X31Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.121 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[3]_INST_0/O
                         net (fo=26, routed)          0.868     7.989    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.113 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[7]_i_7/O
                         net (fo=1, routed)           0.802     8.915    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[7]_i_7_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.039 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     9.039    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_next[7]
    SLICE_X30Y42         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.498    22.691    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X30Y42         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.077    22.696    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 2.132ns (35.463%)  route 3.880ns (64.537%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.587     6.997    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X31Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.121 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[3]_INST_0/O
                         net (fo=26, routed)          0.807     7.928    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_P_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.052 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[6]_i_2/O
                         net (fo=3, routed)           0.816     8.868    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[6]_i_2_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.992 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.992    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_next[2]
    SLICE_X29Y41         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.498    22.691    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X29Y41         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X29Y41         FDCE (Setup_fdce_C_D)        0.031    22.650    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.650    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.681ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 2.349ns (38.909%)  route 3.688ns (61.091%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.887     7.877    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.348     8.225 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_3/O
                         net (fo=2, routed)           0.669     8.893    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_P_i_3_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.124     9.017 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_C_i_1/O
                         net (fo=1, routed)           0.000     9.017    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg[3]_C_i_1_n_0
    SLICE_X30Y41         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.498    22.691    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X30Y41         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_C/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)        0.079    22.698    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 13.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.559     0.900    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X29Y36         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_reg_reg/Q
                         net (fo=3, routed)           0.067     1.108    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/D[0]
    SLICE_X29Y36         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.826     1.196    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X29Y36         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.075     0.975    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.589     0.930    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[4]/Q
                         net (fo=1, routed)           0.110     1.181    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[4]
    SLICE_X37Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X37Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]/C
                         clock pessimism             -0.282     0.946    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.070     1.016    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.589     0.930    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/Q
                         net (fo=1, routed)           0.116     1.186    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[1]
    SLICE_X37Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X37Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]/C
                         clock pessimism             -0.282     0.946    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.066     1.012    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.561     0.901    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.148     1.049 f  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.057     1.107    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync[1]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.098     1.205 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.205    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.829     1.199    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/C
                         clock pessimism             -0.297     0.902    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.121     1.023    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.561     0.901    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X30Y38         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.148     1.049 f  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.059     1.109    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.098     1.207 r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.207    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.829     1.199    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X30Y38         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/C
                         clock pessimism             -0.297     0.902    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     1.021    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.589     0.930    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[7]/Q
                         net (fo=1, routed)           0.119     1.177    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[5]
    SLICE_X37Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X37Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[7]/C
                         clock pessimism             -0.282     0.946    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.019     0.965    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.561     0.901    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X30Y38         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/Q
                         net (fo=1, routed)           0.143     1.209    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/PULSE_O
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.254 r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.254    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_toggle_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.829     1.199    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X30Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_toggle_reg/C
                         clock pessimism             -0.281     0.918    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120     1.038    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.561     0.901    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/Q
                         net (fo=1, routed)           0.145     1.211    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/PULSE_O
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.256    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.830     1.200    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.121     1.040    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.381%)  route 0.208ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.589     0.930    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[3]/Q
                         net (fo=1, routed)           0.208     1.279    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[3]
    SLICE_X38Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X38Y41         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[3]/C
                         clock pessimism             -0.282     0.946    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.090     1.036    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.130%)  route 0.157ns (42.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]/Q
                         net (fo=8, routed)           0.157     1.252    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state[1]
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.297 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/ena_i_1/O
                         net (fo=1, routed)           0.000     1.297    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial_n_2
    SLICE_X40Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.860     1.230    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X40Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/ena_reg/C
                         clock pessimism             -0.282     0.948    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.091     1.039    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/ena_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y33   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y33   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y33   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y34   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y34   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y34   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y34   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y35   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y35   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y37   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y41   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y41   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y41   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y42   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y42   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y42   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y42   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y41   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y43   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y43   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y43   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y43   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y44   FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.349ns (34.631%)  route 4.434ns (65.369%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.938     9.763    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y32         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.492    22.684    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y32         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    22.208    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.349ns (34.631%)  route 4.434ns (65.369%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.938     9.763    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y32         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.492    22.684    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y32         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    22.208    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.349ns (34.631%)  route 4.434ns (65.369%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.938     9.763    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y32         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.492    22.684    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y32         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    22.208    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.498ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.349ns (34.738%)  route 4.413ns (65.262%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.917     9.742    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X33Y31         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.490    22.683    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X33Y31         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]/C
                         clock pessimism              0.265    22.947    
                         clock uncertainty           -0.302    22.645    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    22.240    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.498    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.349ns (35.023%)  route 4.358ns (64.977%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.862     9.687    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.495    22.688    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y36         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[21]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[21]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.349ns (35.023%)  route 4.358ns (64.977%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.862     9.687    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.495    22.688    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y36         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[22]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[22]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.349ns (35.023%)  route 4.358ns (64.977%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.862     9.687    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.495    22.688    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y36         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[23]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[23]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.592ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 2.349ns (35.218%)  route 4.321ns (64.782%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.825     9.650    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X33Y32         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.492    22.684    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X33Y32         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/C
                         clock pessimism              0.265    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    22.242    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                 12.592    

Slack (MET) :             12.592ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 2.349ns (35.218%)  route 4.321ns (64.782%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.825     9.650    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X33Y32         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.492    22.684    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X33Y32         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/C
                         clock pessimism              0.265    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    22.242    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                 12.592    

Slack (MET) :             12.616ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 2.349ns (35.540%)  route 4.260ns (64.460%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.672     2.980    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X32Y40         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_toggle_reg/Q
                         net (fo=11, routed)          1.027     4.525    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/up
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.154     4.679 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.643     5.322    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     1.088     6.410 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.463     6.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.117     6.990 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/q[0]_INST_0/O
                         net (fo=24, routed)          0.542     7.532    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]_P_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.348     7.880 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/max_tick_INST_0/O
                         net (fo=2, routed)           0.821     8.701    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_max
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          0.765     9.589    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X35Y31         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         1.490    22.683    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X35Y31         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X35Y31         FDCE (Recov_fdce_C_CLR)     -0.405    22.206    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                 12.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.568%)  route 0.391ns (70.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.561     0.901    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X32Y39         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.391     1.456    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X30Y42         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.830     1.200    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X30Y42         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.428%)  route 0.381ns (64.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.215     1.521    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y39         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.857     1.227    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y39         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[10]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.428%)  route 0.381ns (64.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.215     1.521    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y39         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.857     1.227    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y39         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[11]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.428%)  route 0.381ns (64.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.215     1.521    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y39         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.857     1.227    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y39         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.428%)  route 0.381ns (64.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.215     1.521    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y39         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.857     1.227    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y39         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[9]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.071%)  route 0.387ns (64.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.221     1.527    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y40         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y40         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.874    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.071%)  route 0.387ns (64.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.221     1.527    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y40         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y40         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[13]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.874    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.071%)  route 0.387ns (64.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.221     1.527    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y40         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y40         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[14]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.874    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.071%)  route 0.387ns (64.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.221     1.527    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y40         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.858     1.228    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y40         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[15]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.874    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.934%)  route 0.389ns (65.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.591     0.932    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X42Y40         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.166     1.262    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.307 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.223     1.530    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X39Y38         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=223, routed)         0.857     1.227    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y38         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.657    





