#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 28 19:07:45 2024
# Process ID: 4292
# Current directory: E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11984 E:\Vivado\Gate_Level_Designs\full_adder_using_two_half_adder\full_adder_using_two_half_adder.xpr
# Log file: E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/vivado.log
# Journal file: E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
close_design
close [ open E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v w ]
add_files E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v
update_compile_order -fileset sources_1
launch_simulation
source full_adder_using_two_half_adder_tb.tcl
synth_design -rtl -name rtl_1
close_design
close_sim
set_property target_simulator ModelSim [current_project]
config_webtalk -user on
update_ip_catalog
update_ip_catalog
launch_simulation
set_property target_simulator XSim [current_project]
update_ip_catalog
update_ip_catalog
