{
  "design": {
    "design_info": {
      "boundary_crc": "0x36D1AAD0C76BEB96",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "axi_gpio_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "proc_sys_reset_0": "",
      "xlconcat_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "axi_uartlite_0": "",
      "xlconstant_3": "",
      "sSegDisplay_0": "",
      "CORTEXM1_AXI_0": "",
      "xlconstant_0": "",
      "util_vector_logic_0": "",
      "clock_div_pow2_0": "",
      "ky040_0": "",
      "ky040_1": "",
      "split_0": ""
    },
    "ports": {
      "rstn_i": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "JB2": {
        "direction": "I"
      },
      "JB3": {
        "direction": "I"
      },
      "JB4": {
        "direction": "I"
      },
      "JB8": {
        "direction": "I"
      },
      "JB9": {
        "direction": "I"
      },
      "JB10": {
        "direction": "I"
      },
      "disp_seg_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "disp_an_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "RsRx": {
        "direction": "I"
      },
      "RsTx": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "0"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "IN4_WIDTH": {
            "value": "4"
          },
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_0"
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "sSegDisplay_0": {
        "vlnv": "xilinx.com:module_ref:sSegDisplay:1.0",
        "xci_name": "design_1_sSegDisplay_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sSegDisplay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ck": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "bits": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dbg0": {
            "direction": "O"
          },
          "dbg1": {
            "direction": "O"
          },
          "dbg2": {
            "direction": "O"
          },
          "dbg3": {
            "direction": "O"
          },
          "dbg4": {
            "direction": "O"
          },
          "dbg5": {
            "direction": "O"
          },
          "dbg6": {
            "direction": "O"
          },
          "dbg7": {
            "direction": "O"
          },
          "seg": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "an": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "CORTEXM1_AXI_0": {
        "vlnv": "arm.com:CortexM:CORTEXM1_AXI:1.1",
        "xci_name": "design_1_CORTEXM1_AXI_0_2",
        "parameters": {
          "DEBUG_SEL": {
            "value": "3"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "clock_div_pow2_0": {
        "vlnv": "xilinx.com:module_ref:clock_div_pow2:1.0",
        "xci_name": "design_1_clock_div_pow2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_div_pow2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "o_clk_div2": {
            "direction": "O"
          },
          "o_clk_div4": {
            "direction": "O"
          },
          "o_clk_div8": {
            "direction": "O"
          },
          "o_clk_div16": {
            "direction": "O"
          },
          "o_clk_div32": {
            "direction": "O"
          },
          "o_clk_div64": {
            "direction": "O"
          },
          "o_clk_div128": {
            "direction": "O"
          },
          "o_clk_div256": {
            "direction": "O"
          }
        }
      },
      "ky040_0": {
        "vlnv": "xilinx.com:module_ref:ky040:1.0",
        "xci_name": "design_1_ky040_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ky040",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "enc_A": {
            "direction": "I"
          },
          "enc_B": {
            "direction": "I"
          },
          "enc_SW": {
            "direction": "I"
          },
          "sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dbg_4dig": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ky040_1": {
        "vlnv": "xilinx.com:module_ref:ky040:1.0",
        "xci_name": "design_1_ky040_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ky040",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "enc_A": {
            "direction": "I"
          },
          "enc_B": {
            "direction": "I"
          },
          "enc_SW": {
            "direction": "I"
          },
          "sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dbg_4dig": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "split_0": {
        "vlnv": "xilinx.com:module_ref:split:1.0",
        "xci_name": "design_1_split_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "split",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i1": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "i2": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "i3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "o1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o2": {
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "o3": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "CORTEXM1_AXI_0_CM1_AXI3": {
        "interface_ports": [
          "CORTEXM1_AXI_0/CM1_AXI3",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "clk_i_1": {
        "ports": [
          "clk_i",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "CORTEXM1_AXI_0/HCLK",
          "sSegDisplay_0/ck",
          "clock_div_pow2_0/i_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "CORTEXM1_AXI_0/SYSRESETn"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "xlconcat_0/In4"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_0/In3"
        ]
      },
      "sSegDisplay_0_seg": {
        "ports": [
          "sSegDisplay_0/seg",
          "disp_seg_o"
        ]
      },
      "sSegDisplay_0_an": {
        "ports": [
          "sSegDisplay_0/an",
          "disp_an_o"
        ]
      },
      "C4_1": {
        "ports": [
          "RsRx",
          "axi_uartlite_0/rx"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_0/tx",
          "RsTx"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "CORTEXM1_AXI_0/CFGITCMEN"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "CORTEXM1_AXI_0/NMI",
          "xlconcat_0/In0",
          "CORTEXM1_AXI_0/IRQ",
          "xlconcat_0/In1",
          "xlconcat_0/In2"
        ]
      },
      "rstn_i_1": {
        "ports": [
          "rstn_i",
          "util_vector_logic_0/Op1"
        ]
      },
      "JB2_1": {
        "ports": [
          "JB2",
          "ky040_0/enc_SW"
        ]
      },
      "JB3_1": {
        "ports": [
          "JB3",
          "ky040_0/enc_B"
        ]
      },
      "JB4_1": {
        "ports": [
          "JB4",
          "ky040_0/enc_A"
        ]
      },
      "clock_div_pow2_0_o_clk_div256": {
        "ports": [
          "clock_div_pow2_0/o_clk_div256",
          "ky040_0/clk_i",
          "ky040_1/clk_i"
        ]
      },
      "JB8_1": {
        "ports": [
          "JB8",
          "ky040_1/enc_SW"
        ]
      },
      "JB9_1": {
        "ports": [
          "JB9",
          "ky040_1/enc_B"
        ]
      },
      "JB10_1": {
        "ports": [
          "JB10",
          "ky040_1/enc_A"
        ]
      },
      "ky040_0_sel": {
        "ports": [
          "ky040_0/sel",
          "split_0/i1"
        ]
      },
      "ky040_1_sel": {
        "ports": [
          "ky040_1/sel",
          "split_0/i2"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "clk_wiz_0/reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "split_0_o1": {
        "ports": [
          "split_0/o1",
          "sSegDisplay_0/bits"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "split_0/i3"
        ]
      }
    },
    "addressing": {
      "/CORTEXM1_AXI_0": {
        "address_spaces": {
          "CM1_AXI3": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}