
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.07    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.19    0.44    0.44 ^ _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net2 (net)
                  0.19    0.00    0.44 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.26    0.70 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.17    0.00    0.70 ^ seven_segment_digit (out)
                                  0.70   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.04    0.02    2.02 ^ rst (in)
     1    0.01                           rst (net)
                  0.04    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__buf_2)
                  0.16    0.20    2.22 ^ input1/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net1 (net)
                  0.16    0.00    2.22 ^ _02_/B (sky130_fd_sc_hd__nor2_1)
                  0.04    0.06    2.28 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.04    0.00    2.28 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.28   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.04    0.03   10.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00   10.03 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.78   clock uncertainty
                          0.00    9.78   clock reconvergence pessimism
                         -0.11    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


