Total Cycles:                               30952 (309.52 msec)
Execution Cycles:                            9752 ( 31.51%)
Stall Cycles:                               21200 ( 68.49%)
Nops:                                         205 (  0.66%)
Executed operations:                        68464

Executed branches:                           1376 (  2.01% ops)(14.11% insts)
Not taken branches:                           620 (  0.91% ops)( 6.36% insts)(45.06% br)
Taken branches:                               756 (  1.10% ops)( 7.75% insts)(54.94% br)
  Taken uncond branches:                      627 (  0.92% ops)( 6.43% insts)(45.57% br)
  Taken cond branches:                        129 (  0.19% ops)( 1.32% insts)( 9.38% br)
Size of Loaded Code:                         9408 Bytes

Instruction Memory Operations:
  Accesses:                                 13355
    Hits (Hit Rate):                        13247 ( 99.19%)
    Misses (Miss Rate):                       108 (  0.81%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1787 (100.00%)
    Due to Misses:                           1620 ( 90.65%)
    Due to Bus Conflicts:                     167 (  9.35%)

Data Memory Operations:                     Cache          
  Accesses:                                 12980 (100.00%)
    Hits (Hit Rate):                        11919 ( 91.83%)
    Misses (Miss Rate):                      1061 (  8.17%)
  Write Backs (% of Misses):                  804 ( 75.78%)
Data Memory Stall Cycles
  Total (in cycles):                        18657 (100.00%)
    Due to Misses:                          14854 ( 79.62%)
    Due to Bus Conflicts:                    3803 ( 20.38%)

Percentage Bus Bandwidth Consumed:          81.80%


Avg. IPC (no stalls):   7.02
Avg. IPC (with stalls): 2.21

  cycle counter =         9752
  total ops     =        68464
   width[ 0] =           16
   width[ 1] =          652
   width[ 2] =          361
   width[ 3] =          969
   width[ 4] =          956
   width[ 5] =          768
   width[ 6] =          384
   width[ 7] =           65
   width[10] =         5376

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       27524    88.92         8590    88.08        14378    58.43          240     2.11 __vex_main
         531     1.72          164     1.68           70     0.28          225     1.98 __sfvwrite
         350     1.13          230     2.36            0     0.00           90     0.79 fflush
         245     0.79           56     0.57           28     0.11          120     1.06 __smakebuf
         224     0.72           62     0.64           -0    -0.00          150     1.32 _bcopy
         210     0.68           45     0.46           98     0.40           30     0.26 std
         203     0.66           64     0.66           28     0.11          105     0.92 _malloc_r
         189     0.61           49     0.50           42     0.17           75     0.66 __swsetup
         149     0.48           49     0.50           14     0.06           75     0.66 _morecore_r
         138     0.45           27     0.28           28     0.11           60     0.53 exit
         134     0.43           21     0.22           14     0.06           60     0.53 __sinit
         129     0.42           18     0.18           42     0.17           45     0.40 _fstat_r
         127     0.41           74     0.76            0     0.00           45     0.40 __wrap_memchr
         113     0.37           25     0.26           42     0.17           30     0.26 _puts_r
         109     0.35           54     0.55           -0    -0.00           45     0.40 _fwalk
         109     0.35           40     0.41           14     0.06           45     0.40 _write_r
         104     0.34           48     0.49           14     0.06           30     0.26 _sbrk_r
         103     0.33           52     0.53           14     0.06           30     0.26 __wrap_strlen
          97     0.31           44     0.45            0     0.00           45     0.40 __swrite
          79     0.26            9     0.09           28     0.11           30     0.26 puts
          58     0.19           22     0.23            0     0.00           30     0.26 __wrap_memmove
          24     0.08            7     0.07            0     0.00           15     0.13 _cleanup_r
           3     0.01            2     0.02            0     0.00            0     0.00 NOP
          -0            -0             0  (others not profiled)

Simulation time  =     0.0020 s
Simulation speed =    34.8063 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


