// Seed: 79763041
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wand id_3,
    output supply1 id_4
);
  assign id_2#(.id_1(id_1 + 1'b0)) = {id_1{1 < 1}};
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input wand id_2,
    output wor id_3,
    inout wire void id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    input wire id_13
);
  assign id_12 = 1;
  or primCall (id_9, id_8, id_13, id_6, id_10, id_2, id_4);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_9
  );
endmodule
