Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 26 20:33:42 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (13)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.689     -281.864                     43                 6077        0.030        0.000                      0                 6077        3.000        0.000                       0                  2620  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout0    {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.845        0.000                      0                   64        0.263        0.000                      0                   64        3.000        0.000                       0                    35  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           3.480        0.000                      0                   14        0.392        0.000                      0                   14        3.750        0.000                       0                   107  
  clkout2          31.260        0.000                      0                   85        0.188        0.000                      0                   85       19.500        0.000                       0                    57  
  clkout3          29.079        0.000                      0                 4603        0.096        0.000                      0                 4603       49.500        0.000                       0                  2418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -4.303      -27.537                     11                  264        0.185        0.000                      0                  264  
clkout3       clkout0            -8.689     -254.327                     32                   32        1.108        0.000                      0                   32  
clkout0       clkout2             3.984        0.000                      0                   12        0.229        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 45.234        0.000                      0                 1052        0.030        0.000                      0                 1052  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.076ns (23.061%)  route 3.590ns (76.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.188     9.901    CLK_GEN/led_clk_0
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.076ns (23.061%)  route 3.590ns (76.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.188     9.901    CLK_GEN/led_clk_0
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.076ns (23.061%)  route 3.590ns (76.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.188     9.901    CLK_GEN/led_clk_0
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.076ns (23.061%)  route 3.590ns (76.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.188     9.901    CLK_GEN/led_clk_0
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.072%)  route 3.588ns (76.928%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.186     9.898    CLK_GEN/led_clk_0
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[17]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.072%)  route 3.588ns (76.928%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.186     9.898    CLK_GEN/led_clk_0
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[18]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.072%)  route 3.588ns (76.928%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.186     9.898    CLK_GEN/led_clk_0
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.072%)  route 3.588ns (76.928%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.186     9.898    CLK_GEN/led_clk_0
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.076ns (23.881%)  route 3.430ns (76.119%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.028     9.740    CLK_GEN/led_clk_0
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.932    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[1]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDRE (Setup_fdre_C_R)       -0.429    14.743    CLK_GEN/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.076ns (23.881%)  route 3.430ns (76.119%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.383    CLK_GEN/led_counter[16]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.507 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.416     6.923    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.047 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.355    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.479 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.804     8.283    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.407 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.588    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.712 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.028     9.740    CLK_GEN/led_clk_0
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.932    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[2]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDRE (Setup_fdre_C_R)       -0.429    14.743    CLK_GEN/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.744    CLK_GEN/led_counter[12]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  CLK_GEN/led_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.852    CLK_GEN/data0[12]
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.745    CLK_GEN/led_counter[16]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/data0[16]
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.745    CLK_GEN/led_counter[20]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/data0[20]
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.745    CLK_GEN/led_counter[24]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/data0[24]
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.745    CLK_GEN/led_counter[28]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/data0[28]
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.744    CLK_GEN/led_counter[8]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  CLK_GEN/led_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.852    CLK_GEN/data0[8]
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/led_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  CLK_GEN/led_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  CLK_GEN/led_clk_reg/Q
                         net (fo=2, routed)           0.175     1.824    CLK_GEN/led_clk
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  CLK_GEN/led_clk_i_1/O
                         net (fo=1, routed)           0.000     1.869    CLK_GEN/led_clk_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  CLK_GEN/led_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  CLK_GEN/led_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.120     1.604    CLK_GEN/led_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.745    CLK_GEN/led_counter[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/data0[4]
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.741    CLK_GEN/led_counter[5]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  CLK_GEN/led_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.856    CLK_GEN/data0[5]
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[5]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.746    CLK_GEN/led_counter[15]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  CLK_GEN/led_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.857    CLK_GEN/data0[15]
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y94     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y94     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y92     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y92     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y92     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[9]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.579ns (40.060%)  route 3.859ns (59.940%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.581 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.641     8.222    vga/U12/number0[8]
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.348     8.570 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     8.570    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     8.787 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.928     9.715    vga/U12/number__0[0]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.299    10.014 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.427    10.441    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.565 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.318    10.883    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.544    11.552    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.124    11.676 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    11.676    vga/U12_n_82
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.074    15.126    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    15.155    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.579ns (40.642%)  route 3.767ns (59.358%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.581 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.641     8.222    vga/U12/number0[8]
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.348     8.570 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     8.570    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     8.787 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.928     9.715    vga/U12/number__0[0]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.299    10.014 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.427    10.441    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.565 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.467    11.033    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.157 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.303    11.459    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.124    11.583 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    11.583    vga/U12_n_81
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.074    15.126    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    15.157    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 2.324ns (37.211%)  route 3.921ns (62.789%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.555 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.768     8.323    vga/U12/number0[9]
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.447 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     8.447    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X38Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     8.661 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.728     9.389    vga/U12/number__0[1]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.297     9.686 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.667    10.353    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124    10.477 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.354    10.831    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.124    10.955 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.404    11.359    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X39Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.483 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    11.483    vga/U12_n_85
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.513    14.939    vga/clk100MHz
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.074    15.124    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.029    15.153    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.324ns (38.871%)  route 3.655ns (61.129%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.555 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.768     8.323    vga/U12/number0[9]
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.447 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     8.447    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X38Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     8.661 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.728     9.389    vga/U12/number__0[1]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.297     9.686 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.692    10.378    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.502 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.162    10.664    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.788 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.305    11.093    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.217 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    11.217    vga/U12_n_83
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.074    15.126    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.029    15.155    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.324ns (39.613%)  route 3.543ns (60.387%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.555 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.768     8.323    vga/U12/number0[9]
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.447 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     8.447    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X38Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     8.661 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.728     9.389    vga/U12/number__0[1]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.297     9.686 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.462    10.148    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.124    10.272 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.151    10.424    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.124    10.548 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.433    10.980    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.104 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    11.104    vga/U12_n_84
    SLICE_X39Y88         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.512    14.938    vga/clk100MHz
    SLICE_X39Y88         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.074    15.123    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.029    15.152    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.455ns (44.020%)  route 3.122ns (55.980%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.581 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.641     8.222    vga/U12/number0[8]
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.348     8.570 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     8.570    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     8.787 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.928     9.715    vga/U12/number__0[0]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.299    10.014 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.391    10.405    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.162    10.691    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.815 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    10.815    vga/U12_n_80
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.512    14.938    vga/clk100MHz
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.074    15.123    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.081    15.204    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 2.200ns (41.152%)  route 3.146ns (58.848%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.633     5.238    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.555 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.768     8.323    vga/U12/number0[9]
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     8.447 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     8.447    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X38Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     8.661 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.728     9.389    vga/U12/number__0[1]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.297     9.686 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.489    10.175    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.299 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.161    10.460    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.584 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    10.584    vga/U12_n_86
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.510    14.936    vga/clk100MHz
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.074    15.121    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.079    15.200    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.518ns (26.640%)  route 1.426ns (73.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.634     5.239    vga/clk100MHz
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           1.426     7.183    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.564    14.989    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.259    15.248    
                         clock uncertainty           -0.074    15.175    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.609    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.456ns (24.502%)  route 1.405ns (75.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.634     5.239    vga/clk100MHz
    SLICE_X39Y88         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           1.405     7.100    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.564    14.989    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.259    15.248    
                         clock uncertainty           -0.074    15.175    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.609    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.456ns (25.161%)  route 1.356ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.637     5.242    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           1.356     7.054    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.564    14.989    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.259    15.248    
                         clock uncertainty           -0.074    15.175    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.609    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  7.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.342%)  route 0.520ns (78.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.567     1.488    vga/clk100MHz
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.520     2.149    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.265%)  route 0.555ns (79.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.565     1.486    vga/clk100MHz
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.555     2.182    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.241%)  route 0.556ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.567     1.488    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.556     2.185    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.574%)  route 0.579ns (80.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.567     1.488    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.579     2.209    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.164ns (22.500%)  route 0.565ns (77.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.562     1.483    vga/clk100MHz
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.565     2.212    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.053%)  route 0.599ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.564     1.485    vga/clk100MHz
    SLICE_X39Y88         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.599     2.225    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.565%)  route 0.633ns (79.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.564     1.485    vga/clk100MHz
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.633     2.283    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.757    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 vga/strdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.404ns (52.616%)  route 0.364ns (47.384%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.566     1.487    vga/clk100MHz
    SLICE_X39Y93         FDRE                                         r  vga/strdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga/strdata_reg[45]/Q
                         net (fo=1, routed)           0.111     1.740    vga/U12/strdata[40]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  vga/U12/ascii_code[5]_i_11/O
                         net (fo=1, routed)           0.000     1.785    vga/U12/ascii_code[5]_i_11_n_0
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I1_O)      0.065     1.850 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.141     1.990    vga/U12/ascii_code0[5]
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.108     2.098 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.112     2.210    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.255 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     2.255    vga/U12_n_81
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.838     2.005    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X37Y92         FDRE (Hold_fdre_C_D)         0.092     1.617    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 vga/strdata_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.427ns (47.398%)  route 0.474ns (52.602%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.565     1.486    vga/clk100MHz
    SLICE_X38Y91         FDSE                                         r  vga/strdata_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDSE (Prop_fdse_C_Q)         0.164     1.650 r  vga/strdata_reg[46]/Q
                         net (fo=1, routed)           0.082     1.732    vga/U12/strdata[41]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000     1.777    vga/U12/ascii_code[6]_i_38_n_0
    SLICE_X39Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     1.842 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.338     2.180    vga/U12/ascii_code0[6]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.108     2.288 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.054     2.342    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I0_O)        0.045     2.387 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     2.387    vga/U12_n_80
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.836     2.003    vga/clk100MHz
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.121     1.622    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 vga/strdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.413ns (43.849%)  route 0.529ns (56.151%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.565     1.486    vga/clk100MHz
    SLICE_X40Y92         FDRE                                         r  vga/strdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  vga/strdata_reg[24]/Q
                         net (fo=1, routed)           0.237     1.864    vga/U12/strdata[21]
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.909 f  vga/U12/ascii_code[0]_inv_i_16/O
                         net (fo=1, routed)           0.000     1.909    vga/U12/ascii_code[0]_inv_i_16_n_0
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     1.983 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.238     2.221    vga/U12/ascii_code0[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I4_O)        0.108     2.329 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.054     2.383    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.428 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.428    vga/U12_n_86
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833     2.000    vga/clk100MHz
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.501     1.498    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121     1.619    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.809    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y86     vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y90     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y88     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y91     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y92     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y92     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     vga/data_buf_reg_0_3_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y64     vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69     vga/data_buf_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69     vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       31.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.260ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 1.576ns (19.149%)  route 6.654ns (80.851%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593     7.334    vga/U12/h_count[8]_i_2_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.458 f  vga/U12/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=34, routed)          1.993     9.450    vga/U12/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.146     9.596 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.570    10.166    vga/U12/R[3]_i_22_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.328    10.494 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.662    11.156    vga/U12/p_33_in
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.590    11.870    vga/U12/R[3]_i_3_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.994 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.789    12.783    vga/U12/dout1
    SLICE_X36Y101        LUT5 (Prop_lut5_I4_O)        0.150    12.933 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.537    13.471    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.289    44.731    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.731    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                 31.260    

Slack (MET) :             31.268ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.576ns (19.136%)  route 6.660ns (80.864%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593     7.334    vga/U12/h_count[8]_i_2_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.458 f  vga/U12/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=34, routed)          1.993     9.450    vga/U12/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.146     9.596 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.570    10.166    vga/U12/R[3]_i_22_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.328    10.494 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.662    11.156    vga/U12/p_33_in
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.590    11.870    vga/U12/R[3]_i_3_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.994 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.789    12.783    vga/U12/dout1
    SLICE_X36Y101        LUT5 (Prop_lut5_I4_O)        0.150    12.933 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.543    13.477    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.275    44.745    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         44.745    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                 31.268    

Slack (MET) :             31.297ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 1.550ns (18.419%)  route 6.865ns (81.581%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593     7.334    vga/U12/h_count[8]_i_2_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.458 f  vga/U12/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=34, routed)          1.993     9.450    vga/U12/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.146     9.596 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.570    10.166    vga/U12/R[3]_i_22_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.328    10.494 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.662    11.156    vga/U12/p_33_in
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.590    11.870    vga/U12/R[3]_i_3_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.994 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.789    12.783    vga/U12/dout1
    SLICE_X36Y101        LUT5 (Prop_lut5_I4_O)        0.124    12.907 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.749    13.656    vga/U12/B[2]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)       -0.067    44.953    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         44.953    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                 31.297    

Slack (MET) :             31.330ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 1.579ns (19.291%)  route 6.606ns (80.709%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593     7.334    vga/U12/h_count[8]_i_2_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.458 f  vga/U12/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=34, routed)          1.993     9.450    vga/U12/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.146     9.596 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.570    10.166    vga/U12/R[3]_i_22_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.328    10.494 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.662    11.156    vga/U12/p_33_in
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.590    11.870    vga/U12/R[3]_i_3_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.994 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.794    12.788    vga/U12/dout1
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.153    12.941 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.485    13.426    vga/U12/R[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.264    44.756    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         44.756    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                 31.330    

Slack (MET) :             31.330ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 1.579ns (19.284%)  route 6.609ns (80.716%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593     7.334    vga/U12/h_count[8]_i_2_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.458 f  vga/U12/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=34, routed)          1.993     9.450    vga/U12/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.146     9.596 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.570    10.166    vga/U12/R[3]_i_22_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.328    10.494 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.662    11.156    vga/U12/p_33_in
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.590    11.870    vga/U12/R[3]_i_3_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.994 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.794    12.788    vga/U12/dout1
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.153    12.941 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.488    13.429    vga/U12/R[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.261    44.759    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.759    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 31.330    

Slack (MET) :             33.124ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.278ns (20.064%)  route 5.092ns (79.936%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.639     5.244    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.903     6.664    vga/U12/PRow[0]
    SLICE_X31Y94         LUT2 (Prop_lut2_I1_O)        0.152     6.816 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.474     7.290    vga/U12/v_count[5]_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.332     7.622 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.995     8.617    vga/U12/G[3]_i_4_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.741 r  vga/U12/G[3]_i_2/O
                         net (fo=64, routed)          1.954    10.695    vga/U12/G[3]_i_2_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.152    10.847 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.766    11.613    vga/U12/B[3]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)       -0.283    44.737    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         44.737    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 33.124    

Slack (MET) :             33.173ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.250ns (19.167%)  route 5.272ns (80.833%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.639     5.244    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.903     6.664    vga/U12/PRow[0]
    SLICE_X31Y94         LUT2 (Prop_lut2_I1_O)        0.152     6.816 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.474     7.290    vga/U12/v_count[5]_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.332     7.622 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.995     8.617    vga/U12/G[3]_i_4_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.741 r  vga/U12/G[3]_i_2/O
                         net (fo=64, routed)          1.954    10.695    vga/U12/G[3]_i_2_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.819 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.946    11.765    vga/U12/B[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.081    44.939    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.939    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 33.173    

Slack (MET) :             33.372ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.250ns (19.724%)  route 5.087ns (80.276%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.639     5.244    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.903     6.664    vga/U12/PRow[0]
    SLICE_X31Y94         LUT2 (Prop_lut2_I1_O)        0.152     6.816 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.474     7.290    vga/U12/v_count[5]_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.332     7.622 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.995     8.617    vga/U12/G[3]_i_4_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.741 r  vga/U12/G[3]_i_2/O
                         net (fo=64, routed)          1.954    10.695    vga/U12/G[3]_i_2_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.819 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.762    11.581    vga/U12/B[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.067    44.953    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         44.953    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 33.372    

Slack (MET) :             33.499ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.250ns (20.099%)  route 4.969ns (79.901%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.639     5.244    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.903     6.664    vga/U12/PRow[0]
    SLICE_X31Y94         LUT2 (Prop_lut2_I1_O)        0.152     6.816 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.474     7.290    vga/U12/v_count[5]_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.332     7.622 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.995     8.617    vga/U12/G[3]_i_4_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.741 r  vga/U12/G[3]_i_2/O
                         net (fo=64, routed)          1.760    10.502    vga/U12/G[3]_i_2_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.626 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.837    11.463    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.058    44.962    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.962    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                 33.499    

Slack (MET) :             33.685ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.250ns (20.730%)  route 4.780ns (79.270%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.639     5.244    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.903     6.664    vga/U12/PRow[0]
    SLICE_X31Y94         LUT2 (Prop_lut2_I1_O)        0.152     6.816 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.474     7.290    vga/U12/v_count[5]_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.332     7.622 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.995     8.617    vga/U12/G[3]_i_4_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.741 r  vga/U12/G[3]_i_2/O
                         net (fo=64, routed)          1.760    10.502    vga/U12/G[3]_i_2_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.626 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.648    11.274    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.179    45.111    
                         clock uncertainty           -0.091    45.020    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.061    44.959    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         44.959    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 33.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.931%)  route 0.159ns (46.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X32Y89         FDRE                                         r  vga/U12/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[8]/Q
                         net (fo=10, routed)          0.159     1.788    vga/U12/h_count_reg_n_0_[8]
    SLICE_X34Y89         LUT5 (Prop_lut5_I3_O)        0.045     1.833 r  vga/U12/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.833    vga/U12/p_0_in[9]
    SLICE_X34Y89         FDRE                                         r  vga/U12/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.837     2.004    vga/U12/clk_disp
    SLICE_X34Y89         FDRE                                         r  vga/U12/h_count_reg[9]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.121     1.645    vga/U12/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X30Y95         FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga/U12/v_count_reg[9]/Q
                         net (fo=9, routed)           0.150     1.804    vga/U12/PRow[9]
    SLICE_X30Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  vga/U12/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.849    vga/U12/v_count[9]_i_2_n_0
    SLICE_X30Y95         FDRE                                         r  vga/U12/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.840     2.007    vga/U12/clk_disp
    SLICE_X30Y95         FDRE                                         r  vga/U12/v_count_reg[9]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.121     1.611    vga/U12/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.279%)  route 0.376ns (72.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.376     2.007    vga/U12/rdn_reg_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X37Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.279%)  route 0.376ns (72.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.376     2.007    vga/U12/rdn_reg_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.245     1.759    
    SLICE_X37Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.279%)  route 0.376ns (72.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.376     2.007    vga/U12/rdn_reg_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X37Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.279%)  route 0.376ns (72.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.376     2.007    vga/U12/rdn_reg_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.245     1.759    
    SLICE_X37Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.051%)  route 0.380ns (72.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.380     2.012    vga/U12/rdn_reg_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X36Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.051%)  route 0.380ns (72.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.380     2.012    vga/U12/rdn_reg_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     1.759    
    SLICE_X36Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.051%)  route 0.380ns (72.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.380     2.012    vga/U12/rdn_reg_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X36Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.051%)  route 0.380ns (72.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X32Y95         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.380     2.012    vga/U12/rdn_reg_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     1.759    
    SLICE_X36Y102        FDRE (Hold_fdre_C_R)        -0.018     1.741    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y71      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y102    vga/U12/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y102    vga/U12/B_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y101    vga/U12/B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y101    vga/U12/B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y71      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y102    vga/U12/B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y102    vga/U12/B_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y101    vga/U12/B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y101    vga/U12/B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      BTN_SCAN/clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      BTN_SCAN/clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     vga/U12/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96     vga/U12/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y89     vga/U12/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y88     vga/U12/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y89     vga/U12/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y88     vga/U12/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y88     vga/U12/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y90     vga/U12/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y90     vga/U12/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y90     vga/U12/h_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       29.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.079ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[122][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.813ns  (logic 1.076ns (5.170%)  route 19.737ns (94.830%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.676ns = ( 57.676 - 50.000 ) 
    Source Clock Delay      (SCD):    8.310ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.632     8.310    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     8.766 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         7.954    16.720    core/data_ram/u_b_h_w_MEM[1]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.844 f  core/data_ram/i___28_i_1/O
                         net (fo=115, routed)         6.346    23.190    core/data_ram/i___28_i_1_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I1_O)        0.124    23.314 f  core/data_ram/data[114][2]_i_4/O
                         net (fo=3, routed)           2.034    25.348    core/data_ram/data[114][2]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.472 f  core/data_ram/data[122][2]_i_3/O
                         net (fo=2, routed)           1.020    26.492    core/data_ram/data[122][2]_i_3_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.124    26.616 r  core/data_ram/data[122][2]_i_2/O
                         net (fo=1, routed)           2.383    28.999    core/data_ram/data[122][2]_i_2_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    29.123 r  core/data_ram/data[122][2]_i_1/O
                         net (fo=1, routed)           0.000    29.123    core/data_ram/data[122][2]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  core/data_ram/data_reg[122][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.516    57.676    core/data_ram/debug_clk
    SLICE_X36Y55         FDRE                                         r  core/data_ram/data_reg[122][2]/C  (IS_INVERTED)
                         clock pessimism              0.598    58.274    
                         clock uncertainty           -0.106    58.168    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.034    58.202    core/data_ram/data_reg[122][2]
  -------------------------------------------------------------------
                         required time                         58.202    
                         arrival time                         -29.123    
  -------------------------------------------------------------------
                         slack                                 29.079    

Slack (MET) :             29.952ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.950ns  (logic 0.952ns (4.772%)  route 18.998ns (95.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.670ns = ( 57.670 - 50.000 ) 
    Source Clock Delay      (SCD):    8.310ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.632     8.310    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     8.766 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         7.954    16.720    core/data_ram/u_b_h_w_MEM[1]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.844 f  core/data_ram/i___28_i_1/O
                         net (fo=115, routed)         5.495    22.338    core/data_ram/i___28_i_1_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.124    22.462 r  core/data_ram/data[56][7]_i_2/O
                         net (fo=15, routed)          4.200    26.662    core/data_ram/data[56][7]_i_2_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.124    26.786 r  core/data_ram/data[56][5]_i_2/O
                         net (fo=1, routed)           1.350    28.136    core/data_ram/data[56][5]_i_2_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.260 r  core/data_ram/data[56][5]_i_1/O
                         net (fo=1, routed)           0.000    28.260    core/data_ram/data[56][5]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  core/data_ram/data_reg[56][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.510    57.670    core/data_ram/debug_clk
    SLICE_X45Y60         FDRE                                         r  core/data_ram/data_reg[56][5]/C  (IS_INVERTED)
                         clock pessimism              0.614    58.284    
                         clock uncertainty           -0.106    58.178    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.034    58.212    core/data_ram/data_reg[56][5]
  -------------------------------------------------------------------
                         required time                         58.212    
                         arrival time                         -28.260    
  -------------------------------------------------------------------
                         slack                                 29.952    

Slack (MET) :             31.156ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.825ns  (logic 0.952ns (5.057%)  route 17.873ns (94.943%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.835ns = ( 57.835 - 50.000 ) 
    Source Clock Delay      (SCD):    8.310ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.632     8.310    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     8.766 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         7.954    16.720    core/data_ram/u_b_h_w_MEM[1]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.844 f  core/data_ram/i___28_i_1/O
                         net (fo=115, routed)         5.495    22.338    core/data_ram/i___28_i_1_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.124    22.462 r  core/data_ram/data[56][7]_i_2/O
                         net (fo=15, routed)          3.526    25.988    core/data_ram/data[56][7]_i_2_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.124    26.112 r  core/data_ram/data[56][1]_i_2/O
                         net (fo=1, routed)           0.898    27.010    core/data_ram/data[56][1]_i_2_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.134 r  core/data_ram/data[56][1]_i_1/O
                         net (fo=1, routed)           0.000    27.134    core/data_ram/data[56][1]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  core/data_ram/data_reg[56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.676    57.835    core/data_ram/debug_clk
    SLICE_X49Y49         FDRE                                         r  core/data_ram/data_reg[56][1]/C  (IS_INVERTED)
                         clock pessimism              0.526    58.361    
                         clock uncertainty           -0.106    58.255    
    SLICE_X49Y49         FDRE (Setup_fdre_C_D)        0.035    58.290    core/data_ram/data_reg[56][1]
  -------------------------------------------------------------------
                         required time                         58.290    
                         arrival time                         -27.134    
  -------------------------------------------------------------------
                         slack                                 31.156    

Slack (MET) :             31.459ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.518ns  (logic 0.952ns (5.141%)  route 17.566ns (94.859%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.833ns = ( 57.833 - 50.000 ) 
    Source Clock Delay      (SCD):    8.310ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.632     8.310    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     8.766 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         7.954    16.720    core/data_ram/u_b_h_w_MEM[1]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.844 f  core/data_ram/i___28_i_1/O
                         net (fo=115, routed)         5.495    22.338    core/data_ram/i___28_i_1_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.124    22.462 r  core/data_ram/data[56][7]_i_2/O
                         net (fo=15, routed)          2.968    25.430    core/data_ram/data[56][7]_i_2_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I4_O)        0.124    25.554 r  core/data_ram/data[56][4]_i_2/O
                         net (fo=1, routed)           1.150    26.704    core/data_ram/data[56][4]_i_2_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.828 r  core/data_ram/data[56][4]_i_1/O
                         net (fo=1, routed)           0.000    26.828    core/data_ram/data[56][4]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  core/data_ram/data_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.674    57.833    core/data_ram/debug_clk
    SLICE_X49Y42         FDRE                                         r  core/data_ram/data_reg[56][4]/C  (IS_INVERTED)
                         clock pessimism              0.526    58.359    
                         clock uncertainty           -0.106    58.253    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)        0.034    58.287    core/data_ram/data_reg[56][4]
  -------------------------------------------------------------------
                         required time                         58.287    
                         arrival time                         -26.828    
  -------------------------------------------------------------------
                         slack                                 31.459    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[33][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.180ns  (logic 3.296ns (19.185%)  route 13.884ns (80.815%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 107.656 - 100.000 ) 
    Source Clock Delay      (SCD):    8.488ns = ( 58.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297    55.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.025 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556    56.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.677 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.810    58.488    core/data_ram/debug_clk
    SLICE_X32Y38         FDRE                                         r  core/data_ram/data_reg[33][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.459    58.947 r  core/data_ram/data_reg[33][7]/Q
                         net (fo=5, routed)           1.525    60.472    core/data_ram/data_reg[33]_93[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    60.596 r  core/data_ram/MDR_WB[31]_i_95/O
                         net (fo=1, routed)           0.000    60.596    core/data_ram/MDR_WB[31]_i_95_n_0
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    60.834 r  core/data_ram/MDR_WB_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    60.834    core/data_ram/MDR_WB_reg[31]_i_77_n_0
    SLICE_X39Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    60.938 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.166    62.103    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.316    62.419 r  core/data_ram/MDR_WB[31]_i_24/O
                         net (fo=2, routed)           0.000    62.419    core/data_ram/MDR_WB[31]_i_24_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    62.632 r  core/data_ram/MDR_WB_reg[30]_i_8/O
                         net (fo=16, routed)          1.121    63.753    core/data_ram/MDR_WB_reg[30]_i_8_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    64.052 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    65.273    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    65.397 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    65.818    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    65.942 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    66.935    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    67.059 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    67.059    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.591 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.591    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.705 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    68.658    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    68.782 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    69.593    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.717 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.583    71.299    core/reg_IF_ID/Branch_ctrl
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.124    71.423 f  core/reg_IF_ID/IR_ID[28]_i_4/O
                         net (fo=28, routed)          1.899    73.322    core/reg_IF_ID/flush02_out
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.154    73.476 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.192    75.667    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X53Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043   105.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.568 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500   106.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.159 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.496   107.656    core/reg_IF_ID/debug_clk
    SLICE_X53Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.526   108.182    
                         clock uncertainty           -0.106   108.076    
    SLICE_X53Y63         FDCE (Setup_fdce_C_CE)      -0.408   107.668    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        107.668    
                         arrival time                         -75.667    
  -------------------------------------------------------------------
                         slack                                 32.000    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[33][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.180ns  (logic 3.296ns (19.185%)  route 13.884ns (80.815%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 107.656 - 100.000 ) 
    Source Clock Delay      (SCD):    8.488ns = ( 58.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297    55.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.025 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556    56.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.677 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.810    58.488    core/data_ram/debug_clk
    SLICE_X32Y38         FDRE                                         r  core/data_ram/data_reg[33][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.459    58.947 r  core/data_ram/data_reg[33][7]/Q
                         net (fo=5, routed)           1.525    60.472    core/data_ram/data_reg[33]_93[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    60.596 r  core/data_ram/MDR_WB[31]_i_95/O
                         net (fo=1, routed)           0.000    60.596    core/data_ram/MDR_WB[31]_i_95_n_0
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    60.834 r  core/data_ram/MDR_WB_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    60.834    core/data_ram/MDR_WB_reg[31]_i_77_n_0
    SLICE_X39Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    60.938 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.166    62.103    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.316    62.419 r  core/data_ram/MDR_WB[31]_i_24/O
                         net (fo=2, routed)           0.000    62.419    core/data_ram/MDR_WB[31]_i_24_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    62.632 r  core/data_ram/MDR_WB_reg[30]_i_8/O
                         net (fo=16, routed)          1.121    63.753    core/data_ram/MDR_WB_reg[30]_i_8_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    64.052 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    65.273    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    65.397 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    65.818    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    65.942 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    66.935    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    67.059 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    67.059    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.591 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.591    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.705 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    68.658    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    68.782 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    69.593    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.717 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.583    71.299    core/reg_IF_ID/Branch_ctrl
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.124    71.423 f  core/reg_IF_ID/IR_ID[28]_i_4/O
                         net (fo=28, routed)          1.899    73.322    core/reg_IF_ID/flush02_out
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.154    73.476 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.192    75.667    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X53Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043   105.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.568 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500   106.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.159 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.496   107.656    core/reg_IF_ID/debug_clk
    SLICE_X53Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
                         clock pessimism              0.526   108.182    
                         clock uncertainty           -0.106   108.076    
    SLICE_X53Y63         FDCE (Setup_fdce_C_CE)      -0.408   107.668    core/reg_IF_ID/PCurrent_ID_reg[7]
  -------------------------------------------------------------------
                         required time                        107.668    
                         arrival time                         -75.667    
  -------------------------------------------------------------------
                         slack                                 32.000    

Slack (MET) :             32.049ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[33][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.177ns  (logic 3.296ns (19.189%)  route 13.881ns (80.811%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.666ns = ( 107.666 - 100.000 ) 
    Source Clock Delay      (SCD):    8.488ns = ( 58.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297    55.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.025 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556    56.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.677 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.810    58.488    core/data_ram/debug_clk
    SLICE_X32Y38         FDRE                                         r  core/data_ram/data_reg[33][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.459    58.947 r  core/data_ram/data_reg[33][7]/Q
                         net (fo=5, routed)           1.525    60.472    core/data_ram/data_reg[33]_93[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    60.596 r  core/data_ram/MDR_WB[31]_i_95/O
                         net (fo=1, routed)           0.000    60.596    core/data_ram/MDR_WB[31]_i_95_n_0
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    60.834 r  core/data_ram/MDR_WB_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    60.834    core/data_ram/MDR_WB_reg[31]_i_77_n_0
    SLICE_X39Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    60.938 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.166    62.103    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.316    62.419 r  core/data_ram/MDR_WB[31]_i_24/O
                         net (fo=2, routed)           0.000    62.419    core/data_ram/MDR_WB[31]_i_24_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    62.632 r  core/data_ram/MDR_WB_reg[30]_i_8/O
                         net (fo=16, routed)          1.121    63.753    core/data_ram/MDR_WB_reg[30]_i_8_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    64.052 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    65.273    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    65.397 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    65.818    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    65.942 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    66.935    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    67.059 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    67.059    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.591 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.591    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.705 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    68.658    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    68.782 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    69.593    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.717 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.583    71.299    core/reg_IF_ID/Branch_ctrl
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.124    71.423 f  core/reg_IF_ID/IR_ID[28]_i_4/O
                         net (fo=28, routed)          1.899    73.322    core/reg_IF_ID/flush02_out
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.154    73.476 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.189    75.665    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043   105.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.568 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500   106.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.159 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.506   107.666    core/reg_IF_ID/debug_clk
    SLICE_X46Y62         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.526   108.192    
                         clock uncertainty           -0.106   108.086    
    SLICE_X46Y62         FDCE (Setup_fdce_C_CE)      -0.372   107.714    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                        107.714    
                         arrival time                         -75.665    
  -------------------------------------------------------------------
                         slack                                 32.049    

Slack (MET) :             32.175ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[96][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        17.727ns  (logic 1.180ns (6.657%)  route 16.547ns (93.343%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns = ( 57.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.638     8.316    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     8.772 f  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         9.376    18.148    core/data_ram/ALUO_MEM[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.150    18.298 f  core/data_ram/i___29_i_1/O
                         net (fo=85, routed)          2.244    20.543    core/data_ram/i___29_i_1_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.326    20.869 r  core/data_ram/data[96][7]_i_3/O
                         net (fo=8, routed)           2.990    23.859    core/data_ram/data[96][7]_i_3_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.983 f  core/data_ram/data[96][5]_i_2/O
                         net (fo=1, routed)           1.936    25.918    core/data_ram/data[96][5]_i_2_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    26.042 r  core/data_ram/data[96][5]_i_1/O
                         net (fo=1, routed)           0.000    26.042    core/data_ram/data[96][5]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  core/data_ram/data_reg[96][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.515    57.675    core/data_ram/debug_clk
    SLICE_X41Y54         FDRE                                         r  core/data_ram/data_reg[96][5]/C  (IS_INVERTED)
                         clock pessimism              0.615    58.290    
                         clock uncertainty           -0.106    58.184    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.034    58.218    core/data_ram/data_reg[96][5]
  -------------------------------------------------------------------
                         required time                         58.218    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 32.175    

Slack (MET) :             32.284ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[34][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 0.952ns (5.380%)  route 16.744ns (94.620%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 57.837 - 50.000 ) 
    Source Clock Delay      (SCD):    8.310ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.632     8.310    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     8.766 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         7.954    16.720    core/data_ram/u_b_h_w_MEM[1]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.844 f  core/data_ram/i___28_i_1/O
                         net (fo=115, routed)         3.916    20.759    core/data_ram/i___28_i_1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.883 f  core/data_ram/data[114][1]_i_4/O
                         net (fo=9, routed)           3.129    24.012    core/data_ram/data[114][1]_i_4_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.136 r  core/data_ram/data[34][1]_i_2/O
                         net (fo=1, routed)           1.745    25.882    core/data_ram/data[34][1]_i_2_n_0
    SLICE_X45Y47         LUT5 (Prop_lut5_I4_O)        0.124    26.006 r  core/data_ram/data[34][1]_i_1/O
                         net (fo=1, routed)           0.000    26.006    core/data_ram/data[34][1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  core/data_ram/data_reg[34][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.678    57.837    core/data_ram/debug_clk
    SLICE_X45Y47         FDRE                                         r  core/data_ram/data_reg[34][1]/C  (IS_INVERTED)
                         clock pessimism              0.526    58.363    
                         clock uncertainty           -0.106    58.257    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.032    58.289    core/data_ram/data_reg[34][1]
  -------------------------------------------------------------------
                         required time                         58.289    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 32.284    

Slack (MET) :             32.308ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[33][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.888ns  (logic 3.296ns (19.516%)  route 13.592ns (80.484%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.672ns = ( 107.672 - 100.000 ) 
    Source Clock Delay      (SCD):    8.488ns = ( 58.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297    55.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.025 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556    56.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.677 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.810    58.488    core/data_ram/debug_clk
    SLICE_X32Y38         FDRE                                         r  core/data_ram/data_reg[33][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.459    58.947 r  core/data_ram/data_reg[33][7]/Q
                         net (fo=5, routed)           1.525    60.472    core/data_ram/data_reg[33]_93[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    60.596 r  core/data_ram/MDR_WB[31]_i_95/O
                         net (fo=1, routed)           0.000    60.596    core/data_ram/MDR_WB[31]_i_95_n_0
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    60.834 r  core/data_ram/MDR_WB_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    60.834    core/data_ram/MDR_WB_reg[31]_i_77_n_0
    SLICE_X39Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    60.938 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.166    62.103    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.316    62.419 r  core/data_ram/MDR_WB[31]_i_24/O
                         net (fo=2, routed)           0.000    62.419    core/data_ram/MDR_WB[31]_i_24_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    62.632 r  core/data_ram/MDR_WB_reg[30]_i_8/O
                         net (fo=16, routed)          1.121    63.753    core/data_ram/MDR_WB_reg[30]_i_8_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    64.052 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    65.273    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    65.397 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    65.818    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    65.942 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    66.935    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    67.059 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    67.059    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.591 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.591    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.705 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    68.658    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    68.782 f  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    69.593    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.717 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.583    71.299    core/reg_IF_ID/Branch_ctrl
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.124    71.423 f  core/reg_IF_ID/IR_ID[28]_i_4/O
                         net (fo=28, routed)          1.899    73.322    core/reg_IF_ID/flush02_out
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.154    73.476 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.900    75.376    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043   105.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.568 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500   106.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.159 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.512   107.672    core/reg_IF_ID/debug_clk
    SLICE_X31Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism              0.526   108.198    
                         clock uncertainty           -0.106   108.092    
    SLICE_X31Y63         FDCE (Setup_fdce_C_CE)      -0.408   107.684    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                        107.684    
                         arrival time                         -75.376    
  -------------------------------------------------------------------
                         slack                                 32.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.980%)  route 0.287ns (67.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.561     2.549    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y62         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     2.690 r  core/reg_EXE_MEM/ALUO_MEM_reg[11]/Q
                         net (fo=5, routed)           0.287     2.976    core/reg_MEM_WB/ALUO_WB_reg[31]_0[8]
    SLICE_X52Y62         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.828     3.421    core/reg_MEM_WB/debug_clk
    SLICE_X52Y62         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[11]/C
                         clock pessimism             -0.610     2.811    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.070     2.881    core/reg_MEM_WB/ALUO_WB_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.581%)  route 0.272ns (62.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.560     2.548    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y63         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.164     2.712 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=3, routed)           0.272     2.984    core/reg_MEM_WB/PC_MEM[7]
    SLICE_X53Y64         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_MEM_WB/debug_clk
    SLICE_X53Y64         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/C
                         clock pessimism             -0.610     2.810    
    SLICE_X53Y64         FDCE (Hold_fdce_C_D)         0.070     2.880    core/reg_MEM_WB/PCurrent_WB_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.085%)  route 0.298ns (61.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.558     2.546    core/reg_ID_EX/debug_clk
    SLICE_X55Y63         FDRE                                         r  core/reg_ID_EX/B_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     2.687 r  core/reg_ID_EX/B_EX_reg[26]/Q
                         net (fo=5, routed)           0.298     2.984    core/mux_forward_EXE/Datao_MEM_reg[31][26]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.042     3.026 r  core/mux_forward_EXE/Datao_MEM[26]_i_1/O
                         net (fo=1, routed)           0.000     3.026    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[26]
    SLICE_X49Y64         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.830     3.423    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y64         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[26]/C
                         clock pessimism             -0.610     2.813    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.107     2.920    core/reg_EXE_MEM/Datao_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.171%)  route 0.297ns (67.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.562     2.550    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y64         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     2.691 r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/Q
                         net (fo=3, routed)           0.297     2.988    core/reg_MEM_WB/PC_MEM[2]
    SLICE_X55Y65         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.826     3.419    core/reg_MEM_WB/debug_clk
    SLICE_X55Y65         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism             -0.610     2.809    
    SLICE_X55Y65         FDCE (Hold_fdce_C_D)         0.070     2.879    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.004%)  route 0.291ns (60.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.562     2.550    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     2.691 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=3, routed)           0.291     2.981    core/reg_EXE_MEM/PC_MEM[16]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.026 r  core/reg_EXE_MEM/CSR[9][16]_i_1/O
                         net (fo=1, routed)           0.000     3.026    core/exp_unit/csr/CSR_reg[9][31]_1[16]
    SLICE_X53Y66         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.825     3.418    core/exp_unit/csr/debug_clk
    SLICE_X53Y66         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][16]/C
                         clock pessimism             -0.610     2.808    
    SLICE_X53Y66         FDCE (Hold_fdce_C_D)         0.091     2.899    core/exp_unit/csr/CSR_reg[9][16]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.887%)  route 0.305ns (62.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.554     2.542    core/exp_unit/csr/debug_clk
    SLICE_X52Y69         FDPE                                         r  core/exp_unit/csr/CSR_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDPE (Prop_fdpe_C_Q)         0.141     2.683 r  core/exp_unit/csr/CSR_reg[0][7]/Q
                         net (fo=3, routed)           0.305     2.987    core/reg_EXE_MEM/CSR[1][11]_i_5_0[1]
    SLICE_X49Y73         LUT6 (Prop_lut6_I4_O)        0.045     3.032 r  core/reg_EXE_MEM/CSR[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.032    core/exp_unit/csr/D[0]
    SLICE_X49Y73         FDPE                                         r  core/exp_unit/csr/CSR_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.820     3.413    core/exp_unit/csr/debug_clk
    SLICE_X49Y73         FDPE                                         r  core/exp_unit/csr/CSR_reg[0][3]/C
                         clock pessimism             -0.610     2.803    
    SLICE_X49Y73         FDPE (Hold_fdpe_C_D)         0.091     2.894    core/exp_unit/csr/CSR_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.591%)  route 0.309ns (62.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.556     2.544    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y69         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDCE (Prop_fdce_C_Q)         0.141     2.685 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=3, routed)           0.309     2.993    core/reg_EXE_MEM/PC_MEM[19]
    SLICE_X52Y70         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  core/reg_EXE_MEM/CSR[9][19]_i_1/O
                         net (fo=1, routed)           0.000     3.038    core/exp_unit/csr/CSR_reg[9][31]_1[19]
    SLICE_X52Y70         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.821     3.414    core/exp_unit/csr/debug_clk
    SLICE_X52Y70         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][19]/C
                         clock pessimism             -0.610     2.804    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.091     2.895    core/exp_unit/csr/CSR_reg[9][19]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.185ns (34.146%)  route 0.357ns (65.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.549     2.537    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y75         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDCE (Prop_fdce_C_Q)         0.141     2.678 r  core/reg_EXE_MEM/IR_MEM_reg[25]/Q
                         net (fo=2, routed)           0.357     3.034    core/reg_EXE_MEM/inst_MEM[19]
    SLICE_X45Y78         LUT2 (Prop_lut2_I0_O)        0.044     3.078 r  core/reg_EXE_MEM/IR_WB[25]_i_1/O
                         net (fo=1, routed)           0.000     3.078    core/reg_MEM_WB/p_0_in_0[23]
    SLICE_X45Y78         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.824     3.417    core/reg_MEM_WB/debug_clk
    SLICE_X45Y78         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/C
                         clock pessimism             -0.610     2.807    
    SLICE_X45Y78         FDCE (Hold_fdce_C_D)         0.107     2.914    core/reg_MEM_WB/IR_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.566     2.554    core/reg_ID_EX/debug_clk
    SLICE_X28Y65         FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     2.695 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=1, routed)           0.119     2.814    core/reg_EXE_MEM/DatatoReg_EX
    SLICE_X28Y64         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.835     3.428    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y64         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.859     2.569    
    SLICE_X28Y64         FDRE (Hold_fdre_C_D)         0.070     2.639    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.866%)  route 0.347ns (65.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.558     2.546    core/reg_ID_EX/debug_clk
    SLICE_X55Y63         FDRE                                         r  core/reg_ID_EX/B_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     2.687 r  core/reg_ID_EX/B_EX_reg[25]/Q
                         net (fo=5, routed)           0.347     3.034    core/mux_forward_EXE/Datao_MEM_reg[31][25]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.045     3.079 r  core/mux_forward_EXE/Datao_MEM[25]_i_1/O
                         net (fo=1, routed)           0.000     3.079    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[25]
    SLICE_X49Y64         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.830     3.423    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y64         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[25]/C
                         clock pessimism             -0.610     2.813    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     2.904    core/reg_EXE_MEM/Datao_MEM_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y36     core/data_ram/data_reg[39][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y47     core/data_ram/data_reg[39][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y38     core/data_ram/data_reg[3][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y42     core/data_ram/data_reg[3][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y48     core/data_ram/data_reg[3][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y53     core/data_ram/data_reg[3][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y37     core/data_ram/data_reg[3][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y59     core/reg_ID_EX/B_EX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y59     core/reg_ID_EX/B_EX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y59     core/reg_ID_EX/B_EX_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y62     core/reg_ID_EX/B_EX_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     core/reg_MEM_WB/PCurrent_WB_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     core/reg_MEM_WB/PCurrent_WB_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y64     core/reg_ID_EX/B_EX_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y65     core/reg_ID_EX/B_EX_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y64     core/reg_ID_EX/B_EX_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y64     core/reg_ID_EX/B_EX_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y42     core/data_ram/data_reg[3][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y50     core/data_ram/data_reg[40][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50     core/data_ram/data_reg[40][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y47     core/data_ram/data_reg[40][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y53     core/data_ram/data_reg[41][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y52     core/data_ram/data_reg[41][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y53     core/data_ram/data_reg[42][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y50     core/data_ram/data_reg[42][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y50     core/data_ram/data_reg[43][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y55     core/data_ram/data_reg[43][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :           11  Failing Endpoints,  Worst Slack       -4.303ns,  Total Violation      -27.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.303ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.900ns  (logic 3.426ns (24.648%)  route 10.474ns (75.352%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.412 f  vga/data_buf_reg_0_3_18_23/RAMC_D1/O
                         net (fo=1, routed)           1.784    16.196    vga/U12/number0[23]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.320 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    16.320    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    16.558 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.623    17.181    vga/U12/number__0[3]
    SLICE_X38Y88         LUT4 (Prop_lut4_I3_O)        0.298    17.479 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.427    17.906    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.124    18.030 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.318    18.348    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124    18.472 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.544    19.017    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.124    19.141 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    19.141    vga/U12_n_82
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.079    15.019    
                         clock uncertainty           -0.211    14.808    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    14.837    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -19.141    
  -------------------------------------------------------------------
                         slack                                 -4.303    

Slack (VIOLATED) :        -4.272ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.867ns  (logic 3.637ns (26.228%)  route 10.230ns (73.772%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    14.441 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.540    15.981    vga/U12/number0[22]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.331    16.312 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    16.312    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    16.524 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.488    17.012    vga/U12/number__0[2]
    SLICE_X39Y87         LUT3 (Prop_lut3_I1_O)        0.299    17.311 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.667    17.978    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124    18.102 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.354    18.456    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.124    18.580 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.404    18.984    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X39Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.108 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    19.108    vga/U12_n_85
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.513    14.939    vga/clk100MHz
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.079    15.017    
                         clock uncertainty           -0.211    14.806    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.029    14.835    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -19.108    
  -------------------------------------------------------------------
                         slack                                 -4.272    

Slack (VIOLATED) :        -4.209ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.808ns  (logic 3.426ns (24.812%)  route 10.382ns (75.188%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.412 f  vga/data_buf_reg_0_3_18_23/RAMC_D1/O
                         net (fo=1, routed)           1.784    16.196    vga/U12/number0[23]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.320 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    16.320    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    16.558 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.623    17.181    vga/U12/number__0[3]
    SLICE_X38Y88         LUT4 (Prop_lut4_I3_O)        0.298    17.479 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.427    17.906    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.124    18.030 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.467    18.498    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124    18.622 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.303    18.924    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.124    19.048 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    19.048    vga/U12_n_81
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.079    15.019    
                         clock uncertainty           -0.211    14.808    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    14.839    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -19.048    
  -------------------------------------------------------------------
                         slack                                 -4.209    

Slack (VIOLATED) :        -4.004ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 3.637ns (26.742%)  route 9.964ns (73.258%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    14.441 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.540    15.981    vga/U12/number0[22]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.331    16.312 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    16.312    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    16.524 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.488    17.012    vga/U12/number__0[2]
    SLICE_X39Y87         LUT3 (Prop_lut3_I1_O)        0.299    17.311 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.692    18.003    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.127 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.162    18.289    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    18.413 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.305    18.717    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.124    18.841 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    18.841    vga/U12_n_83
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.079    15.019    
                         clock uncertainty           -0.211    14.808    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.029    14.837    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 -4.004    

Slack (VIOLATED) :        -3.895ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.488ns  (logic 3.637ns (26.964%)  route 9.851ns (73.036%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    14.441 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.540    15.981    vga/U12/number0[22]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.331    16.312 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    16.312    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    16.524 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.488    17.012    vga/U12/number__0[2]
    SLICE_X39Y87         LUT3 (Prop_lut3_I1_O)        0.299    17.311 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.462    17.773    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.124    17.897 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.151    18.048    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.124    18.172 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.433    18.605    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.124    18.729 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    18.729    vga/U12_n_84
    SLICE_X39Y88         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.512    14.938    vga/clk100MHz
    SLICE_X39Y88         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.079    15.016    
                         clock uncertainty           -0.211    14.805    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.029    14.834    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 -3.895    

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.039ns  (logic 3.302ns (25.324%)  route 9.737ns (74.676%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.412 r  vga/data_buf_reg_0_3_18_23/RAMC_D1/O
                         net (fo=1, routed)           1.784    16.196    vga/U12/number0[23]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.320 r  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    16.320    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    16.558 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.623    17.181    vga/U12/number__0[3]
    SLICE_X38Y88         LUT4 (Prop_lut4_I3_O)        0.298    17.479 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.391    17.870    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    17.994 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.162    18.156    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I0_O)        0.124    18.280 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    18.280    vga/U12_n_80
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.512    14.938    vga/clk100MHz
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.079    15.016    
                         clock uncertainty           -0.211    14.805    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.081    14.886    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                 -3.393    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 3.513ns (27.090%)  route 9.455ns (72.910%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          2.711    14.288    vga/data_buf_reg_0_3_18_23/ADDRC0
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    14.441 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.540    15.981    vga/U12/number0[22]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.331    16.312 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    16.312    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    16.524 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.488    17.012    vga/U12/number__0[2]
    SLICE_X39Y87         LUT3 (Prop_lut3_I1_O)        0.299    17.311 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.489    17.799    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.923 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.161    18.084    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    18.208 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    18.208    vga/U12_n_86
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.510    14.936    vga/clk100MHz
    SLICE_X38Y86         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.079    15.014    
                         clock uncertainty           -0.211    14.803    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.079    14.882    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.746ns (28.479%)  route 6.896ns (71.521%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.570    11.720    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.784    13.628    vga/U12/number[0]
    SLICE_X40Y96         LUT5 (Prop_lut5_I2_O)        0.150    13.778 r  vga/U12/strdata[6]_i_2/O
                         net (fo=1, routed)           0.778    14.557    vga/U12/strdata[6]_i_2_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.326    14.883 r  vga/U12/strdata[6]_i_1/O
                         net (fo=1, routed)           0.000    14.883    vga/U12_n_87
    SLICE_X40Y94         FDRE                                         r  vga/strdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X40Y94         FDRE                                         r  vga/strdata_reg[6]/C
                         clock pessimism              0.079    15.019    
                         clock uncertainty           -0.211    14.808    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.029    14.837    vga/strdata_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 2.642ns (27.432%)  route 6.989ns (72.568%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.570    11.720    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.585    13.429    vga/U12/number[0]
    SLICE_X42Y95         LUT2 (Prop_lut2_I1_O)        0.124    13.553 r  vga/U12/strdata[28]_i_4/O
                         net (fo=1, routed)           0.661    14.214    vga/U12/strdata[28]_i_4_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124    14.338 r  vga/U12/strdata[28]_i_3/O
                         net (fo=2, routed)           0.409    14.748    vga/U12/strdata[28]_i_3_n_0
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.124    14.872 r  vga/U12/strdata[27]_i_1/O
                         net (fo=1, routed)           0.000    14.872    vga/U12_n_58
    SLICE_X41Y95         FDRE                                         r  vga/strdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.515    14.941    vga/clk100MHz
    SLICE_X41Y95         FDRE                                         r  vga/strdata_reg[27]/C
                         clock pessimism              0.079    15.019    
                         clock uncertainty           -0.211    14.808    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.029    14.837    vga/strdata_reg[27]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 2.642ns (27.316%)  route 7.030ns (72.684%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.636     5.241    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.920     6.616    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.657     7.397    vga/U12/h_count[8]_i_2_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.729     8.250    vga/U12/R[3]_i_15_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  vga/U12/data_buf_reg_0_3_0_5_i_83/O
                         net (fo=2, routed)           0.323     8.697    vga/U12/data_buf_reg_0_3_0_5_i_83_n_0
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.821 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.364     9.185    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000     9.309    vga/U12/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.949 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.617    10.566    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.306    10.872 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.154    11.026    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.303    11.453    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.873    13.451    vga/U12_n_7
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124    13.575 r  vga/strdata[1]_i_5/O
                         net (fo=1, routed)           0.638    14.213    vga/U12/strdata_reg[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.337 r  vga/U12/strdata[1]_i_2/O
                         net (fo=1, routed)           0.452    14.789    vga/U12/strdata[1]_i_2_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.913 r  vga/U12/strdata[1]_i_1/O
                         net (fo=1, routed)           0.000    14.913    vga/U12_n_48
    SLICE_X42Y96         FDRE                                         r  vga/strdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.512    14.938    vga/clk100MHz
    SLICE_X42Y96         FDRE                                         r  vga/strdata_reg[1]/C
                         clock pessimism              0.079    15.016    
                         clock uncertainty           -0.211    14.805    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)        0.077    14.882    vga/strdata_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.501%)  route 0.768ns (80.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X32Y89         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.209     1.838    vga/U12/h_count_reg_n_0_[2]
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  vga/U12/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.559     2.442    vga/FONT_8X16/ADDR[2]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.190     1.863    
                         clock uncertainty            0.211     2.074    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.409%)  route 0.767ns (78.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.282     1.936    vga/U12/PRow[0]
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.981 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.485     2.467    vga/FONT_8X16/ADDR[3]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.190     1.863    
                         clock uncertainty            0.211     2.074    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.930%)  route 0.591ns (76.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.325     1.954    vga/U12/h_count_reg_n_0_[1]
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.267     2.266    vga/ascii_code
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.838     2.005    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y92         FDRE (Hold_fdre_C_CE)       -0.039     1.987    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.930%)  route 0.591ns (76.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.325     1.954    vga/U12/h_count_reg_n_0_[1]
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.267     2.266    vga/ascii_code
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.838     2.005    vga/clk100MHz
    SLICE_X37Y92         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y92         FDRE (Hold_fdre_C_CE)       -0.039     1.987    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.254ns (26.030%)  route 0.722ns (73.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X30Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga/U12/v_count_reg[0]/Q
                         net (fo=22, routed)          0.371     2.026    vga/U12/PRow[0]
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.071 f  vga/U12/strdata[4]_i_2/O
                         net (fo=2, routed)           0.350     2.421    vga/U12/strdata[4]_i_2_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.466 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.466    vga/U12_n_49
    SLICE_X38Y95         FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.838     2.005    vga/clk100MHz
    SLICE_X38Y95         FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     2.147    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.629%)  route 0.636ns (77.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.325     1.954    vga/U12/h_count_reg_n_0_[1]
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.311     2.310    vga/ascii_code
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.837     2.004    vga/clk100MHz
    SLICE_X39Y90         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.190     1.814    
                         clock uncertainty            0.211     2.025    
    SLICE_X39Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.986    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.231ns (23.922%)  route 0.735ns (76.078%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X31Y94         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/v_count_reg[4]/Q
                         net (fo=17, routed)          0.393     2.024    vga/U12/PRow[4]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.069 r  vga/U12/strdata[12]_i_2/O
                         net (fo=1, routed)           0.342     2.411    vga/U12/strdata[12]_i_2_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.456 r  vga/U12/strdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.456    vga/U12_n_67
    SLICE_X36Y95         FDRE                                         r  vga/strdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.839     2.006    vga/clk100MHz
    SLICE_X36Y95         FDRE                                         r  vga/strdata_reg[12]/C
                         clock pessimism             -0.190     1.816    
                         clock uncertainty            0.211     2.027    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.091     2.118    vga/strdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.569     1.490    vga/U12/clk_disp
    SLICE_X31Y94         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga/U12/v_count_reg[1]/Q
                         net (fo=21, routed)          0.179     1.811    vga/U12/PRow[1]
    SLICE_X31Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.776     2.632    vga/FONT_8X16/ADDR[5]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.190     1.863    
                         clock uncertainty            0.211     2.074    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.041%)  route 0.698ns (78.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X33Y88         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.325     1.954    vga/U12/h_count_reg_n_0_[1]
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.373     2.372    vga/ascii_code
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.838     2.005    vga/clk100MHz
    SLICE_X37Y91         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.987    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.141ns (12.211%)  route 1.014ns (87.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.567     1.488    vga/U12/clk_disp
    SLICE_X32Y89         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          1.014     2.643    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.886     2.053    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.190     1.863    
                         clock uncertainty            0.211     2.074    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -8.689ns,  Total Violation     -254.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.689ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.735ns  (logic 3.534ns (23.983%)  route 11.201ns (76.017%))
  Logic Levels:           17  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.001    20.813    core/U1_3/Branch_ctrl
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    20.937 r  core/U1_3/data_buf_reg_0_3_24_29_i_97/O
                         net (fo=1, routed)           0.000    20.937    core/U1_3/data_buf_reg_0_3_24_29_i_97_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241    21.178 r  core/U1_3/data_buf_reg_0_3_24_29_i_57/O
                         net (fo=1, routed)           0.000    21.178    core/U1_3/data_buf_reg_0_3_24_29_i_57_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098    21.276 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=2, routed)           0.453    21.729    core/reg_IF_ID/data_buf_reg_0_3_24_29_9
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.319    22.048 r  core/reg_IF_ID/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           1.174    23.222    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.504    14.930    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.079    15.008    
                         clock uncertainty           -0.226    14.782    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.533    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -23.222    
  -------------------------------------------------------------------
                         slack                                 -8.689    

Slack (VIOLATED) :        -8.485ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.595ns  (logic 3.124ns (21.405%)  route 11.471ns (78.595%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.038    20.849    core/U1_3/Branch_ctrl
    SLICE_X45Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.973 r  core/U1_3/data_buf_reg_0_3_18_23_i_52/O
                         net (fo=1, routed)           0.307    21.280    core/U1_3/data_buf_reg_0_3_18_23_i_52_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    21.404 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=2, routed)           0.646    22.051    core/reg_IF_ID/data_buf_reg_0_3_18_23_3
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.907    23.081    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.503    14.929    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.079    15.007    
                         clock uncertainty           -0.226    14.781    
    SLICE_X46Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.596    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -23.081    
  -------------------------------------------------------------------
                         slack                                 -8.485    

Slack (VIOLATED) :        -8.398ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.519ns  (logic 3.534ns (24.341%)  route 10.985ns (75.659%))
  Logic Levels:           17  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.114    20.925    core/U1_3/Branch_ctrl
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.124    21.049 r  core/U1_3/data_buf_reg_0_3_24_29_i_107/O
                         net (fo=1, routed)           0.000    21.049    core/U1_3/data_buf_reg_0_3_24_29_i_107_n_0
    SLICE_X42Y79         MUXF7 (Prop_muxf7_I0_O)      0.241    21.290 r  core/U1_3/data_buf_reg_0_3_24_29_i_63/O
                         net (fo=1, routed)           0.000    21.290    core/U1_3/data_buf_reg_0_3_24_29_i_63_n_0
    SLICE_X42Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    21.388 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=2, routed)           0.833    22.221    core/reg_IF_ID/data_buf_reg_0_3_24_29_7
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.319    22.540 r  core/reg_IF_ID/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.465    23.005    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.504    14.930    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.079    15.008    
                         clock uncertainty           -0.226    14.782    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.607    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -23.005    
  -------------------------------------------------------------------
                         slack                                 -8.398    

Slack (VIOLATED) :        -8.381ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.521ns  (logic 3.124ns (21.514%)  route 11.397ns (78.486%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.858    20.669    core/U1_3/Branch_ctrl
    SLICE_X44Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.793 r  core/U1_3/data_buf_reg_0_3_12_17_i_36/O
                         net (fo=1, routed)           0.444    21.237    core/U1_3/data_buf_reg_0_3_12_17_i_36_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    21.361 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=2, routed)           0.582    21.943    core/reg_IF_ID/data_buf_reg_0_3_12_17
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.067 r  core/reg_IF_ID/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.940    23.008    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.509    14.935    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.079    15.013    
                         clock uncertainty           -0.226    14.787    
    SLICE_X38Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.626    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -23.008    
  -------------------------------------------------------------------
                         slack                                 -8.381    

Slack (VIOLATED) :        -8.307ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.345ns  (logic 3.124ns (21.777%)  route 11.221ns (78.222%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.141    20.952    core/U1_3/Branch_ctrl
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.124    21.076 r  core/U1_3/data_buf_reg_0_3_24_29_i_28/O
                         net (fo=1, routed)           0.298    21.374    core/U1_3/data_buf_reg_0_3_24_29_i_28_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124    21.498 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=2, routed)           0.671    22.169    core/reg_IF_ID/data_buf_reg_0_3_24_29_1
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.293 r  core/reg_IF_ID/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.539    22.832    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.504    14.930    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.079    15.008    
                         clock uncertainty           -0.226    14.782    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.524    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -22.832    
  -------------------------------------------------------------------
                         slack                                 -8.307    

Slack (VIOLATED) :        -8.295ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.332ns  (logic 3.124ns (21.798%)  route 11.208ns (78.202%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.983    20.795    core/U1_3/Branch_ctrl
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    20.919 r  core/U1_3/data_buf_reg_0_3_18_23_i_28/O
                         net (fo=1, routed)           0.309    21.228    core/U1_3/data_buf_reg_0_3_18_23_i_28_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.124    21.352 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           0.595    21.946    core/reg_IF_ID/data_buf_reg_0_3_18_23_1
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    22.070 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.748    22.818    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.503    14.929    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.079    15.007    
                         clock uncertainty           -0.226    14.781    
    SLICE_X46Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.523    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -22.818    
  -------------------------------------------------------------------
                         slack                                 -8.295    

Slack (VIOLATED) :        -8.248ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 3.248ns (22.572%)  route 11.142ns (77.428%))
  Logic Levels:           17  (CARRY4=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.801    18.601    core/reg_ID_EX/data_buf_reg_0_3_0_5_i_154_1[0]
    SLICE_X45Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.725 r  core/reg_ID_EX/data_buf_reg_0_3_0_5_i_158/O
                         net (fo=1, routed)           0.263    18.988    core/reg_IF_ID/res_LT
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    19.112 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_154/O
                         net (fo=5, routed)           0.475    19.587    core/mux_IF/cmp_res_ID
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.711 r  core/mux_IF/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=1, routed)           0.567    20.278    core/U1_3/next_PC_IF[0]
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    20.402 r  core/U1_3/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.807    21.209    core/U1_3/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.333 r  core/U1_3/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=2, routed)           0.685    22.018    core/register/data_buf_reg_0_3_0_5
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.142 r  core/register/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.734    22.876    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.511    14.937    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.079    15.015    
                         clock uncertainty           -0.226    14.789    
    SLICE_X34Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.628    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -22.876    
  -------------------------------------------------------------------
                         slack                                 -8.248    

Slack (VIOLATED) :        -8.230ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 3.124ns (21.884%)  route 11.151ns (78.116%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.761    20.572    core/U1_3/Branch_ctrl
    SLICE_X45Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.696 r  core/U1_3/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.629    21.325    core/U1_3/data_buf_reg_0_3_18_23_i_60_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    21.449 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.299    21.748    core/reg_IF_ID/data_buf_reg_0_3_18_23_9
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.872 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.890    22.762    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.503    14.929    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.079    15.007    
                         clock uncertainty           -0.226    14.781    
    SLICE_X46Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.532    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -22.762    
  -------------------------------------------------------------------
                         slack                                 -8.230    

Slack (VIOLATED) :        -8.202ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.337ns  (logic 3.124ns (21.790%)  route 11.213ns (78.210%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.166    20.978    core/U1_3/Branch_ctrl
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.102 r  core/U1_3/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.444    21.546    core/U1_3/data_buf_reg_0_3_24_29_i_36_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.670 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=2, routed)           0.459    22.129    core/reg_IF_ID/data_buf_reg_0_3_24_29
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.253 r  core/reg_IF_ID/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.570    22.824    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.504    14.930    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.079    15.008    
                         clock uncertainty           -0.226    14.782    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.621    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -22.824    
  -------------------------------------------------------------------
                         slack                                 -8.202    

Slack (VIOLATED) :        -8.167ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.233ns  (logic 3.124ns (21.948%)  route 11.109ns (78.052%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.297     5.901    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.025 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.556     6.581    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.677 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.809     8.487    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     8.943 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=123, routed)         1.538    10.481    core/data_ram/data_reg[37][4]_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.605 r  core/data_ram/MDR_WB[7]_i_34/O
                         net (fo=1, routed)           0.000    10.605    core/data_ram/MDR_WB[7]_i_34_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  core/data_ram/MDR_WB_reg[7]_i_17/O
                         net (fo=2, routed)           0.000    10.843    core/data_ram/MDR_WB_reg[7]_i_17_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  core/data_ram/MDR_WB_reg[31]_i_43/O
                         net (fo=1, routed)           0.734    11.681    core/data_ram/MDR_WB_reg[31]_i_43_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.316    11.997 r  core/data_ram/MDR_WB[31]_i_23/O
                         net (fo=3, routed)           0.938    12.936    core/data_ram/MDR_WB[31]_i_23_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.060 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          0.963    14.023    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           1.221    15.368    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  core/reg_EXE_MEM/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.421    15.913    core/reg_EXE_MEM/B_EX[16]_i_2_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  core/reg_EXE_MEM/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.993    17.030    core/reg_EXE_MEM/rs2_data_ID[11]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.154 r  core/reg_EXE_MEM/Q[31]_i_45/O
                         net (fo=1, routed)           0.000    17.154    core/cmp_ID/Q_reg[31]_i_17_1[0]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.686 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.686    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=5, routed)           0.954    18.753    core/reg_IF_ID/i_/Q[31]_i_4[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.877 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=1, routed)           0.810    19.688    core/ctrl/Q_reg[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.812 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.939    20.750    core/U1_3/Branch_ctrl
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.874 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.433    21.307    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.431 r  core/U1_3/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=2, routed)           0.413    21.844    core/reg_IF_ID/data_buf_reg_0_3_18_23_5
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.968 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.752    22.720    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.503    14.929    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.079    15.007    
                         clock uncertainty           -0.226    14.781    
    SLICE_X46Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.553    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                 -8.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.356ns (48.023%)  route 0.385ns (51.977%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.556     2.544    core/reg_IF_ID/debug_clk
    SLICE_X45Y71         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     2.685 r  core/reg_IF_ID/PCurrent_ID_reg[26]/Q
                         net (fo=5, routed)           0.147     2.831    core/U1_3/data_buf_reg_0_3_30_31_i_4_0[26]
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.876 r  core/U1_3/data_buf_reg_0_3_24_29_i_53/O
                         net (fo=1, routed)           0.000     2.876    core/U1_3/data_buf_reg_0_3_24_29_i_53_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     2.938 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.140     3.078    core/reg_IF_ID/data_buf_reg_0_3_24_29_4
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.108     3.186 r  core/reg_IF_ID/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.098     3.285    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.828     1.995    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y69         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.190     1.805    
                         clock uncertainty            0.226     2.031    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.177    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.359ns (45.927%)  route 0.423ns (54.073%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.564     2.552    core/reg_EXE_MEM/debug_clk
    SLICE_X37Y63         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     2.693 r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/Q
                         net (fo=3, routed)           0.211     2.904    core/U1_3/PC_MEM[5]
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.045     2.949 r  core/U1_3/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.000     2.949    core/U1_3/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X35Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     3.014 r  core/U1_3/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.155     3.169    core/reg_EXE_MEM/data_buf_reg_0_3_0_5_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.108     3.277 r  core/reg_EXE_MEM/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.056     3.333    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.151    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.356ns (39.075%)  route 0.555ns (60.925%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.562     2.550    core/reg_IF_ID/debug_clk
    SLICE_X45Y65         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.141     2.691 r  core/reg_IF_ID/PCurrent_ID_reg[17]/Q
                         net (fo=5, routed)           0.223     2.913    core/U1_3/data_buf_reg_0_3_30_31_i_4_0[17]
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.958 r  core/U1_3/data_buf_reg_0_3_12_17_i_61/O
                         net (fo=1, routed)           0.000     2.958    core/U1_3/data_buf_reg_0_3_12_17_i_61_n_0
    SLICE_X39Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     3.020 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=2, routed)           0.156     3.176    core/reg_IF_ID/data_buf_reg_0_3_12_17_8
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.108     3.284 r  core/reg_IF_ID/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.176     3.461    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.832     1.999    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.226     2.035    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.149    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/rd_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.359ns (36.451%)  route 0.626ns (63.549%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.564     2.552    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y63         FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.141     2.693 r  core/reg_EXE_MEM/rd_MEM_reg[4]/Q
                         net (fo=7, routed)           0.354     3.046    core/U1_3/rd_MEM[3]
    SLICE_X35Y63         LUT6 (Prop_lut6_I2_O)        0.045     3.091 r  core/U1_3/data_buf_reg_0_3_6_11_i_65/O
                         net (fo=1, routed)           0.000     3.091    core/U1_3/data_buf_reg_0_3_6_11_i_65_n_0
    SLICE_X35Y63         MUXF7 (Prop_muxf7_I1_O)      0.065     3.156 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.156     3.312    core/reg_EXE_MEM/data_buf_reg_0_3_6_11_8
    SLICE_X35Y63         LUT6 (Prop_lut6_I2_O)        0.108     3.420 r  core/reg_EXE_MEM/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.116     3.536    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.181    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.299ns (29.930%)  route 0.700ns (70.070%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.565     2.553    core/reg_IF_ID/debug_clk
    SLICE_X30Y63         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     2.717 r  core/reg_IF_ID/IR_ID_reg[8]/Q
                         net (fo=4, routed)           0.106     2.823    core/U1_3/data_buf_reg_0_3_24_29_i_20_0[6]
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.045     2.868 r  core/U1_3/data_buf_reg_0_3_6_11_i_51/O
                         net (fo=1, routed)           0.255     3.123    core/U1_3/data_buf_reg_0_3_6_11_i_51_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.045     3.168 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=2, routed)           0.151     3.319    core/reg_EXE_MEM/data_buf_reg_0_3_6_11_4
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.045     3.364 r  core/reg_EXE_MEM/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.187     3.552    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.183    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.359ns (35.983%)  route 0.639ns (64.017%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.562     2.550    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y63         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.691 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=3, routed)           0.280     2.971    core/U1_3/PC_MEM[9]
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.045     3.016 r  core/U1_3/data_buf_reg_0_3_6_11_i_43/O
                         net (fo=1, routed)           0.000     3.016    core/U1_3/data_buf_reg_0_3_6_11_i_43_n_0
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I1_O)      0.065     3.081 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.160     3.241    core/reg_EXE_MEM/data_buf_reg_0_3_6_11_6
    SLICE_X35Y63         LUT6 (Prop_lut6_I2_O)        0.108     3.349 r  core/reg_EXE_MEM/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.198     3.547    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.161    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.276ns (27.042%)  route 0.745ns (72.958%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.558     2.546    core/reg_MEM_WB/debug_clk
    SLICE_X51Y66         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     2.687 r  core/reg_MEM_WB/PCurrent_WB_reg[18]/Q
                         net (fo=2, routed)           0.260     2.946    core/U1_3/PC_WB[18]
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.991 r  core/U1_3/data_buf_reg_0_3_18_23_i_36/O
                         net (fo=1, routed)           0.136     3.128    core/U1_3/data_buf_reg_0_3_18_23_i_36_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.045     3.173 r  core/U1_3/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=2, routed)           0.233     3.406    core/reg_IF_ID/data_buf_reg_0_3_18_23
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.045     3.451 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.115     3.566    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.828     1.995    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.190     1.805    
                         clock uncertainty            0.226     2.031    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.178    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.276ns (27.021%)  route 0.745ns (72.979%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.562     2.550    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     2.691 r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/Q
                         net (fo=3, routed)           0.354     3.044    core/U1_3/PC_MEM[4]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.045     3.089 r  core/U1_3/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=1, routed)           0.052     3.141    core/U1_3/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.045     3.186 r  core/U1_3/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.146     3.332    core/reg_IF_ID/data_buf_reg_0_3_0_5_7
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.045     3.377 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.194     3.571    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.181    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/rd_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.359ns (36.226%)  route 0.632ns (63.774%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.564     2.552    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y63         FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.141     2.693 r  core/reg_EXE_MEM/rd_MEM_reg[4]/Q
                         net (fo=7, routed)           0.264     2.956    core/U1_3/rd_MEM[3]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.045     3.001 r  core/U1_3/data_buf_reg_0_3_6_11_i_58/O
                         net (fo=1, routed)           0.000     3.001    core/U1_3/data_buf_reg_0_3_6_11_i_58_n_0
    SLICE_X37Y67         MUXF7 (Prop_muxf7_I1_O)      0.065     3.066 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.210     3.276    core/reg_EXE_MEM/data_buf_reg_0_3_6_11_10
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.108     3.384 r  core/reg_EXE_MEM/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.159     3.543    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X34Y63         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.151    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.276ns (26.893%)  route 0.750ns (73.107%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.789     1.711    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.206     1.962    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.561     2.549    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y66         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=3, routed)           0.252     2.942    core/U1_3/PC_MEM[1]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.987 r  core/U1_3/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=1, routed)           0.114     3.101    core/U1_3/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.045     3.146 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=2, routed)           0.212     3.358    core/reg_IF_ID/data_buf_reg_0_3_0_5_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.045     3.403 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.172     3.575    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834     2.001    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X34Y64         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X34Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.157    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  1.418    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.241ns  (logic 2.604ns (49.684%)  route 2.637ns (50.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.871    39.616    vga/U12/DO[0]
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.150    39.766 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.766    40.532    vga/U12/B[3]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)       -0.283    44.517    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         44.517    
                         arrival time                         -40.532    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.395ns  (logic 2.578ns (47.783%)  route 2.817ns (52.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.871    39.616    vga/U12/DO[0]
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.124    39.740 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.946    40.686    vga/U12/B[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.081    44.719    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.719    
                         arrival time                         -40.686    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.398ns  (logic 2.578ns (47.757%)  route 2.820ns (52.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.983    39.728    vga/U12/DO[0]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.124    39.852 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.837    40.689    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.058    44.742    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.742    
                         arrival time                         -40.689    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.042ns  (logic 2.574ns (51.052%)  route 2.468ns (48.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.983    39.728    vga/U12/DO[0]
    SLICE_X36Y101        LUT2 (Prop_lut2_I1_O)        0.120    39.848 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.485    40.333    vga/U12/R[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.264    44.536    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         44.536    
                         arrival time                         -40.333    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.045ns  (logic 2.574ns (51.022%)  route 2.471ns (48.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.983    39.728    vga/U12/DO[0]
    SLICE_X36Y101        LUT2 (Prop_lut2_I1_O)        0.120    39.848 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.488    40.336    vga/U12/R[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.261    44.539    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.539    
                         arrival time                         -40.336    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.006ns  (logic 2.606ns (52.053%)  route 2.400ns (47.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.863    39.608    vga/U12/DO[0]
    SLICE_X36Y101        LUT5 (Prop_lut5_I3_O)        0.152    39.760 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.537    40.298    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.289    44.511    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.511    
                         arrival time                         -40.298    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.012ns  (logic 2.606ns (51.992%)  route 2.406ns (48.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.863    39.608    vga/U12/DO[0]
    SLICE_X36Y101        LUT5 (Prop_lut5_I3_O)        0.152    39.760 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.543    40.303    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.275    44.525    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         44.525    
                         arrival time                         -40.303    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.211ns  (logic 2.578ns (49.474%)  route 2.633ns (50.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.871    39.616    vga/U12/DO[0]
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.124    39.740 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.762    40.502    vga/U12/B[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.067    44.733    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                         -40.502    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.209ns  (logic 2.578ns (49.492%)  route 2.631ns (50.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.983    39.728    vga/U12/DO[0]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.124    39.852 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.648    40.500    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.061    44.739    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         44.739    
                         arrival time                         -40.500    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        5.190ns  (logic 2.578ns (49.675%)  route 2.612ns (50.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 35.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.687    35.291    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.745 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.863    39.608    vga/U12/DO[0]
    SLICE_X36Y101        LUT5 (Prop_lut5_I3_O)        0.124    39.732 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.749    40.481    vga/U12/B[2]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.507    44.932    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.079    45.011    
                         clock uncertainty           -0.211    44.800    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)       -0.067    44.733    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                         -40.481    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.269%)  route 0.649ns (77.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.411     2.042    vga/U12/flag
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.087 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.238     2.325    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.070     2.096    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.775%)  route 0.631ns (77.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.443     2.074    vga/U12/flag
    SLICE_X36Y101        LUT5 (Prop_lut5_I0_O)        0.045     2.119 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.187     2.306    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)        -0.001     2.025    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.613%)  route 0.637ns (77.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.443     2.074    vga/U12/flag
    SLICE_X36Y101        LUT5 (Prop_lut5_I0_O)        0.045     2.119 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.193     2.312    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.003     2.029    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.770%)  route 0.710ns (79.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.411     2.042    vga/U12/flag
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.087 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.298     2.385    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.072     2.098    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.667%)  route 0.714ns (79.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.443     2.074    vga/U12/flag
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.119 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.271     2.389    vga/U12/B[2]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.070     2.096    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.590%)  route 0.717ns (79.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.453     2.084    vga/U12/flag
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.129 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.264     2.393    vga/U12/B[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.070     2.096    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.042%)  route 0.791ns (80.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.453     2.084    vga/U12/flag
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.129 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.337     2.466    vga/U12/B[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X37Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.066     2.092    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.185ns (20.029%)  route 0.739ns (79.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.568     1.489    vga/clk100MHz
    SLICE_X36Y93         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.453     2.084    vga/U12/flag
    SLICE_X36Y101        LUT4 (Prop_lut4_I2_O)        0.044     2.128 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.285     2.413    vga/U12/B[3]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.004     2.030    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.585ns (44.160%)  route 0.740ns (55.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.615     1.537    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.122 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.740     2.862    vga/U12/DO[0]
    SLICE_X36Y101        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.070     2.096    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.585ns (44.062%)  route 0.743ns (55.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.615     1.537    vga/FONT_8X16/clk100MHz
    RAMB18_X0Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.122 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.743     2.864    vga/U12/DO[0]
    SLICE_X36Y101        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.838     2.005    vga/U12/clk_disp
    SLICE_X36Y101        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.211     2.026    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.072     2.098    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.767    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       45.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.234ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.518ns (7.550%)  route 6.343ns (92.450%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.657ns = ( 57.657 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         6.343    12.093    core/register/rst_all_repN_4_alias
    SLICE_X43Y73         FDCE                                         f  core/register/register_reg[24][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.497    57.657    core/register/debug_clk
    SLICE_X43Y73         FDCE                                         r  core/register/register_reg[24][12]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.836    
                         clock uncertainty           -0.106    57.730    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.402    57.328    core/register/register_reg[24][12]
  -------------------------------------------------------------------
                         required time                         57.328    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                 45.234    

Slack (MET) :             45.234ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.518ns (7.550%)  route 6.343ns (92.450%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.657ns = ( 57.657 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         6.343    12.093    core/register/rst_all_repN_4_alias
    SLICE_X43Y73         FDCE                                         f  core/register/register_reg[24][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.497    57.657    core/register/debug_clk
    SLICE_X43Y73         FDCE                                         r  core/register/register_reg[24][25]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.836    
                         clock uncertainty           -0.106    57.730    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.402    57.328    core/register/register_reg[24][25]
  -------------------------------------------------------------------
                         required time                         57.328    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                 45.234    

Slack (MET) :             45.322ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.518ns (7.550%)  route 6.343ns (92.450%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.657ns = ( 57.657 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         6.343    12.093    core/register/rst_all_repN_4_alias
    SLICE_X42Y73         FDCE                                         f  core/register/register_reg[29][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.497    57.657    core/register/debug_clk
    SLICE_X42Y73         FDCE                                         r  core/register/register_reg[29][14]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.836    
                         clock uncertainty           -0.106    57.730    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.314    57.416    core/register/register_reg[29][14]
  -------------------------------------------------------------------
                         required time                         57.416    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                 45.322    

Slack (MET) :             45.840ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.518ns (8.149%)  route 5.838ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.670ns = ( 57.670 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.838    11.589    core/register/rst_all_repN_4_alias
    SLICE_X38Y64         FDCE                                         f  core/register/register_reg[29][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.510    57.670    core/register/debug_clk
    SLICE_X38Y64         FDCE                                         r  core/register/register_reg[29][1]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.849    
                         clock uncertainty           -0.106    57.743    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.314    57.429    core/register/register_reg[29][1]
  -------------------------------------------------------------------
                         required time                         57.429    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                 45.840    

Slack (MET) :             45.938ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.518ns (8.413%)  route 5.639ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.657ns = ( 57.657 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.639    11.390    core/register/rst_all_repN_4_alias
    SLICE_X44Y76         FDCE                                         f  core/register/register_reg[30][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.497    57.657    core/register/debug_clk
    SLICE_X44Y76         FDCE                                         r  core/register/register_reg[30][12]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.836    
                         clock uncertainty           -0.106    57.730    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.402    57.328    core/register/register_reg[30][12]
  -------------------------------------------------------------------
                         required time                         57.328    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                 45.938    

Slack (MET) :             45.938ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.518ns (8.413%)  route 5.639ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.657ns = ( 57.657 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.639    11.390    core/register/rst_all_repN_4_alias
    SLICE_X44Y76         FDCE                                         f  core/register/register_reg[30][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.497    57.657    core/register/debug_clk
    SLICE_X44Y76         FDCE                                         r  core/register/register_reg[30][14]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.836    
                         clock uncertainty           -0.106    57.730    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.402    57.328    core/register/register_reg[30][14]
  -------------------------------------------------------------------
                         required time                         57.328    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                 45.938    

Slack (MET) :             46.013ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.518ns (8.386%)  route 5.659ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.664ns = ( 57.664 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.659    11.410    core/register/rst_all_repN_4_alias
    SLICE_X38Y79         FDCE                                         f  core/register/register_reg[4][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.504    57.664    core/register/debug_clk
    SLICE_X38Y79         FDCE                                         r  core/register/register_reg[4][19]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.843    
                         clock uncertainty           -0.106    57.737    
    SLICE_X38Y79         FDCE (Recov_fdce_C_CLR)     -0.314    57.423    core/register/register_reg[4][19]
  -------------------------------------------------------------------
                         required time                         57.423    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 46.013    

Slack (MET) :             46.054ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.518ns (8.573%)  route 5.525ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 57.659 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.525    11.275    core/register/rst_all_repN_4_alias
    SLICE_X36Y74         FDCE                                         f  core/register/register_reg[1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.499    57.659    core/register/debug_clk
    SLICE_X36Y74         FDCE                                         r  core/register/register_reg[1][19]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.838    
                         clock uncertainty           -0.106    57.732    
    SLICE_X36Y74         FDCE (Recov_fdce_C_CLR)     -0.402    57.330    core/register/register_reg[1][19]
  -------------------------------------------------------------------
                         required time                         57.330    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                 46.054    

Slack (MET) :             46.054ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.518ns (8.573%)  route 5.525ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 57.659 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.525    11.275    core/register/rst_all_repN_4_alias
    SLICE_X36Y74         FDCE                                         f  core/register/register_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.499    57.659    core/register/debug_clk
    SLICE_X36Y74         FDCE                                         r  core/register/register_reg[1][21]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.838    
                         clock uncertainty           -0.106    57.732    
    SLICE_X36Y74         FDCE (Recov_fdce_C_CLR)     -0.402    57.330    core/register/register_reg[1][21]
  -------------------------------------------------------------------
                         required time                         57.330    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                 46.054    

Slack (MET) :             46.054ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.518ns (8.573%)  route 5.525ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 57.659 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.628     5.233    clk_cpu
    SLICE_X38Y82         FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg_replica_4/Q
                         net (fo=239, routed)         5.525    11.275    core/register/rst_all_repN_4_alias
    SLICE_X36Y74         FDCE                                         f  core/register/register_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          2.043    55.468    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.568 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.500    56.068    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.159 f  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        1.499    57.659    core/register/debug_clk
    SLICE_X36Y74         FDCE                                         r  core/register/register_reg[1][22]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.838    
                         clock uncertainty           -0.106    57.732    
    SLICE_X36Y74         FDCE (Recov_fdce_C_CLR)     -0.402    57.330    core/register/register_reg[1][22]
  -------------------------------------------------------------------
                         required time                         57.330    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                 46.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.164ns (10.052%)  route 1.468ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.468     3.113    core/reg_EXE_MEM/rst_all_repN_7_alias
    SLICE_X43Y81         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y81         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_EXE_MEM/IR_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.164ns (10.052%)  route 1.468ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.468     3.113    core/reg_EXE_MEM/rst_all_repN_7_alias
    SLICE_X43Y81         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y81         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[16]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_EXE_MEM/IR_MEM_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.164ns (10.052%)  route 1.468ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.468     3.113    core/reg_EXE_MEM/rst_all_repN_7_alias
    SLICE_X43Y81         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y81         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_EXE_MEM/IR_MEM_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.164ns (10.052%)  route 1.468ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.468     3.113    core/reg_EXE_MEM/rst_all_repN_7_alias
    SLICE_X43Y81         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y81         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_EXE_MEM/IR_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.164ns (10.052%)  route 1.468ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.468     3.113    core/reg_MEM_WB/rst_all_repN_7_alias
    SLICE_X43Y81         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_MEM_WB/debug_clk
    SLICE_X43Y81         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_MEM_WB/IR_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.164ns (10.052%)  route 1.468ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.468     3.113    core/reg_MEM_WB/rst_all_repN_7_alias
    SLICE_X43Y81         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_MEM_WB/debug_clk
    SLICE_X43Y81         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_MEM_WB/IR_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.164ns (9.758%)  route 1.517ns (90.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.517     3.162    core/reg_ID_EX/rst_all_repN_7_alias
    SLICE_X43Y79         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.825     3.418    core/reg_ID_EX/debug_clk
    SLICE_X43Y79         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[17]/C
                         clock pessimism             -0.245     3.173    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092     3.081    core/reg_ID_EX/IR_EX_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.164ns (9.758%)  route 1.517ns (90.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.560     1.481    clk_cpu
    SLICE_X42Y82         FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  rst_all_reg_replica_7/Q
                         net (fo=131, routed)         1.517     3.162    core/reg_ID_EX/rst_all_repN_7_alias
    SLICE_X43Y79         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.825     3.418    core/reg_ID_EX/debug_clk
    SLICE_X43Y79         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[21]/C
                         clock pessimism             -0.245     3.173    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092     3.081    core/reg_ID_EX/IR_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.141ns (8.347%)  route 1.548ns (91.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.557     1.478    clk_cpu
    SLICE_X28Y75         FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  rst_all_reg_replica_1/Q
                         net (fo=21, routed)          1.548     3.168    core/reg_ID_EX/rst_all_repN_1_alias
    SLICE_X28Y72         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_ID_EX/debug_clk
    SLICE_X28Y72         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[0]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X28Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_ID_EX/rs2_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.141ns (8.347%)  route 1.548ns (91.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.557     1.478    clk_cpu
    SLICE_X28Y75         FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  rst_all_reg_replica_1/Q
                         net (fo=21, routed)          1.548     3.168    core/reg_ID_EX/rst_all_repN_1_alias
    SLICE_X28Y72         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.111     2.279    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.335 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.230     2.564    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.593 r  data_reg[126][7]_i_3/O
                         net (fo=2390, routed)        0.827     3.420    core/reg_ID_EX/debug_clk
    SLICE_X28Y72         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[1]/C
                         clock pessimism             -0.245     3.175    
    SLICE_X28Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.083    core/reg_ID_EX/rs2_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.085    





