ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB561:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** *
   4:main_cm4.c    **** * Version: 1.2
   5:main_cm4.c    **** *
   6:main_cm4.c    **** * Description: This file main application code for the CE223727 EmWin Graphics
   7:main_cm4.c    **** *				library EInk Display 
   8:main_cm4.c    **** 
   9:main_cm4.c    **** ********************************************************************************
  10:main_cm4.c    **** *************MODIFIED by Christophe Cloutier-Tremblay.**************************
  11:main_cm4.c    **** ********************************************************************************
  12:main_cm4.c    **** * 
  13:main_cm4.c    **** *
  14:main_cm4.c    **** * Hardware Dependency: CY8CKIT-028-EPD E-Ink Display Shield
  15:main_cm4.c    **** *					   CY8CKIT-062-BLE PSoC6 BLE Pioneer Kit
  16:main_cm4.c    **** *
  17:main_cm4.c    **** ******************************************************************************* 
  18:main_cm4.c    **** * Copyright (2019), Cypress Semiconductor Corporation. All rights reserved. 
  19:main_cm4.c    **** ******************************************************************************* 
  20:main_cm4.c    **** * This software, including source code, documentation and related materials 
  21:main_cm4.c    **** * (“Software”), is owned by Cypress Semiconductor Corporation or one of its 
  22:main_cm4.c    **** * subsidiaries (“Cypress”) and is protected by and subject to worldwide patent 
  23:main_cm4.c    **** * protection (United States and foreign), United States copyright laws and 
  24:main_cm4.c    **** * international treaty provisions. Therefore, you may use this Software only 
  25:main_cm4.c    **** * as provided in the license agreement accompanying the software package from 
  26:main_cm4.c    **** * which you obtained this Software (“EULA”). 
  27:main_cm4.c    **** * 
  28:main_cm4.c    **** * If no EULA applies, Cypress hereby grants you a personal, non-exclusive, 
  29:main_cm4.c    **** * non-transferable license to copy, modify, and compile the Software source 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 2


  30:main_cm4.c    **** * code solely for use in connection with Cypress’s integrated circuit products. 
  31:main_cm4.c    **** * Any reproduction, modification, translation, compilation, or representation 
  32:main_cm4.c    **** * of this Software except as specified above is prohibited without the express 
  33:main_cm4.c    **** * written permission of Cypress. 
  34:main_cm4.c    **** * 
  35:main_cm4.c    **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND, 
  36:main_cm4.c    **** * EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED 
  37:main_cm4.c    **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress 
  38:main_cm4.c    **** * reserves the right to make changes to the Software without notice. Cypress 
  39:main_cm4.c    **** * does not assume any liability arising out of the application or use of the 
  40:main_cm4.c    **** * Software or any product or circuit described in the Software. Cypress does 
  41:main_cm4.c    **** * not authorize its products for use in any products where a malfunction or 
  42:main_cm4.c    **** * failure of the Cypress product may reasonably be expected to result in 
  43:main_cm4.c    **** * significant property damage, injury or death (“High Risk Product”). By 
  44:main_cm4.c    **** * including Cypress’s product in a High Risk Product, the manufacturer of such 
  45:main_cm4.c    **** * system or application assumes all risk of such use and in doing so agrees to 
  46:main_cm4.c    **** * indemnify Cypress against all liability.
  47:main_cm4.c    **** ********************************************************************************/
  48:main_cm4.c    **** 
  49:main_cm4.c    **** #include "project.h"
  50:main_cm4.c    **** #include "GUI.h"
  51:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
  52:main_cm4.c    **** #include "cy_eink_library.h"
  53:main_cm4.c    **** #include "LCDConf.h"
  54:main_cm4.c    **** #include <stdlib.h>
  55:main_cm4.c    **** 
  56:main_cm4.c    **** //#include <stdio.h>  //?
  57:main_cm4.c    **** //#include <unistd.h> //?
  58:main_cm4.c    **** 
  59:main_cm4.c    **** #include "FreeRTOS.h"
  60:main_cm4.c    **** #include "queue.h"
  61:main_cm4.c    **** #include "task.h"     
  62:main_cm4.c    **** #include "semphr.h"
  63:main_cm4.c    **** #include "params.h"
  64:main_cm4.c    **** 
  65:main_cm4.c    **** 
  66:main_cm4.c    **** 
  67:main_cm4.c    **** #include "display_task.h"
  68:main_cm4.c    **** #include "touch_task.h"
  69:main_cm4.c    **** 
  70:main_cm4.c    **** 
  71:main_cm4.c    **** 
  72:main_cm4.c    **** /* Priorities of user tasks in this project */
  73:main_cm4.c    **** #define TASK_TOUCH_PRIORITY         (10u)
  74:main_cm4.c    **** #define TASK_DISPLAY_PRIORITY       (5u)
  75:main_cm4.c    **** 
  76:main_cm4.c    **** 
  77:main_cm4.c    **** /* Stack sizes of user tasks in this project */
  78:main_cm4.c    **** #define DISPLAY_TASK_STACK_SIZE     (1024u)
  79:main_cm4.c    **** #define TOUCH_TASK_STACK_SIZE       (configMINIMAL_STACK_SIZE)
  80:main_cm4.c    **** 
  81:main_cm4.c    **** 
  82:main_cm4.c    **** 
  83:main_cm4.c    **** 
  84:main_cm4.c    **** volatile SemaphoreHandle_t bouton_semph;
  85:main_cm4.c    **** 
  86:main_cm4.c    **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 3


  87:main_cm4.c    **** 
  88:main_cm4.c    **** 
  89:main_cm4.c    **** 
  90:main_cm4.c    **** 
  91:main_cm4.c    **** // Image buffer cache //
  92:main_cm4.c    **** //uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  93:main_cm4.c    **** 
  94:main_cm4.c    **** 
  95:main_cm4.c    **** 
  96:main_cm4.c    **** 
  97:main_cm4.c    **** 
  98:main_cm4.c    **** 
  99:main_cm4.c    **** 
 100:main_cm4.c    **** /*******************************************************************************
 101:main_cm4.c    **** * Function Name: void UpdateDisplay(void)
 102:main_cm4.c    **** ********************************************************************************
 103:main_cm4.c    **** *
 104:main_cm4.c    **** * Summary: This function updates the display with the data in the display 
 105:main_cm4.c    **** *			buffer.  The function first transfers the content of the EmWin
 106:main_cm4.c    **** *			display buffer to the primary EInk display buffer.  Then it calls
 107:main_cm4.c    **** *			the Cy_EINK_ShowFrame function to update the display, and then
 108:main_cm4.c    **** *			it copies the EmWin display buffer to the Eink display cache buffer
 109:main_cm4.c    **** *
 110:main_cm4.c    **** * Parameters:
 111:main_cm4.c    **** *  None
 112:main_cm4.c    **** *
 113:main_cm4.c    **** * Return:
 114:main_cm4.c    **** *  None
 115:main_cm4.c    **** *
 116:main_cm4.c    **** * Side Effects:
 117:main_cm4.c    **** *  It takes about a second to refresh the display.  This is a blocking function
 118:main_cm4.c    **** *  and only returns after the display refresh
 119:main_cm4.c    **** *
 120:main_cm4.c    **** *******************************************************************************/
 121:main_cm4.c    **** 
 122:main_cm4.c    **** 
 123:main_cm4.c    **** /*******************************************************************************
 124:main_cm4.c    **** * Function Name: void ClearScreen(void)
 125:main_cm4.c    **** ********************************************************************************
 126:main_cm4.c    **** *
 127:main_cm4.c    **** * Summary: This function clears the screen
 128:main_cm4.c    **** *
 129:main_cm4.c    **** * Parameters:
 130:main_cm4.c    **** *  None
 131:main_cm4.c    **** *
 132:main_cm4.c    **** * Return:
 133:main_cm4.c    **** *  None
 134:main_cm4.c    **** *
 135:main_cm4.c    **** *******************************************************************************/
 136:main_cm4.c    **** 
 137:main_cm4.c    **** 
 138:main_cm4.c    **** 
 139:main_cm4.c    **** /*******************************************************************************
 140:main_cm4.c    **** * Function Name: void WaitforSwitchPressAndRelease(void)
 141:main_cm4.c    **** ********************************************************************************
 142:main_cm4.c    **** *
 143:main_cm4.c    **** * Summary: This implements a simple "Wait for button press and release"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 4


 144:main_cm4.c    **** *			function.  It first waits for the button to be pressed and then
 145:main_cm4.c    **** *			waits for the button to be released.
 146:main_cm4.c    **** *
 147:main_cm4.c    **** * Parameters:
 148:main_cm4.c    **** *  None
 149:main_cm4.c    **** *
 150:main_cm4.c    **** * Return:
 151:main_cm4.c    **** *  None
 152:main_cm4.c    **** *
 153:main_cm4.c    **** * Side Effects:
 154:main_cm4.c    **** *  This is a blocking function and exits only on a button press and release
 155:main_cm4.c    **** *
 156:main_cm4.c    **** *******************************************************************************/
 157:main_cm4.c    **** /*
 158:main_cm4.c    **** void WaitforSwitchPressAndRelease(void)
 159:main_cm4.c    **** {
 160:main_cm4.c    ****     // Wait for SW2 to be pressed 
 161:main_cm4.c    ****     while(Status_SW2_Read() != 0);
 162:main_cm4.c    ****     
 163:main_cm4.c    ****     // Wait for SW2 to be released
 164:main_cm4.c    ****     while(Status_SW2_Read() == 0);
 165:main_cm4.c    **** }
 166:main_cm4.c    **** */
 167:main_cm4.c    **** 
 168:main_cm4.c    **** /*******************************************************************************
 169:main_cm4.c    **** * Function Name: int main(void)
 170:main_cm4.c    **** ********************************************************************************
 171:main_cm4.c    **** *
 172:main_cm4.c    **** * Summary: À Remplir
 173:main_cm4.c    **** *
 174:main_cm4.c    **** * Parameters:
 175:main_cm4.c    **** *  None
 176:main_cm4.c    **** *
 177:main_cm4.c    **** * Return:
 178:main_cm4.c    **** *  None
 179:main_cm4.c    **** *
 180:main_cm4.c    **** *******************************************************************************/
 181:main_cm4.c    **** 
 182:main_cm4.c    **** 
 183:main_cm4.c    **** 
 184:main_cm4.c    **** void isr_bouton(void){
  29              		.loc 1 184 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 185:main_cm4.c    ****     //touch_data_t currentTouch = BUTTON2_TOUCHED;
 186:main_cm4.c    ****     //xQueueSendFromISR(touchDataQ, &currentTouch, NULL);
 187:main_cm4.c    **** 
 188:main_cm4.c    **** 
 189:main_cm4.c    ****     
 190:main_cm4.c    ****     xSemaphoreGiveFromISR(bouton_semph, NULL);
  37              		.loc 1 190 0
  38 0002 0F4B     		ldr	r3, .L4
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 5


  39 0004 1868     		ldr	r0, [r3]
  40 0006 0021     		movs	r1, #0
  41 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  42              	.LVL0:
 191:main_cm4.c    ****     CyDelay(1000);      // more or less ??
  43              		.loc 1 191 0
  44 000c 4FF47A70 		mov	r0, #1000
  45 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  46              	.LVL1:
  47              	.LBB14:
  48              	.LBB15:
  49              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 6


  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 7


 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 8


 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 9


 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 10


 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 11


 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 12


 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 13


 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 14


 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 15


 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 16


 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 17


 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 18


 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 19


 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 20


 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 21


 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 22


 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 23


1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 24


1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 25


1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 26


1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 27


1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 28


1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 29


1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 30


1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 31


1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 32


1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 33


1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  50              		.loc 2 1603 0
  51 0014 0B4B     		ldr	r3, .L4+4
  52 0016 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  53              		.loc 2 1605 0
  54 0018 1022     		movs	r2, #16
  55 001a 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  56              		.loc 2 1608 0
  57 001c 5B69     		ldr	r3, [r3, #20]
  58              	.LVL2:
  59              	.LBE15:
  60              	.LBE14:
 192:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
 193:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
  61              		.loc 1 193 0
  62 001e 0A4B     		ldr	r3, .L4+8
  63 0020 B3F90030 		ldrsh	r3, [r3]
  64              	.LVL3:
  65              	.LBB16:
  66              	.LBB17:
  67              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 34


  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 35


  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 36


 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 37


 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 38


 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 39


 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 40


 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 41


 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 42


 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 43


 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 44


 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 45


 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 46


 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 47


 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 48


 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 49


 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 50


 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 51


 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 52


1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 53


1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 54


1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 55


1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 56


1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 57


1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 58


1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 59


1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 60


1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 61


1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 62


1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 63


1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 64


1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  68              		.loc 3 1768 0
  69 0024 002B     		cmp	r3, #0
  70 0026 09DB     		blt	.L1
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1770 0
  72 0028 5A09     		lsrs	r2, r3, #5
  73 002a 03F01F03 		and	r3, r3, #31
  74              	.LVL4:
  75 002e 0121     		movs	r1, #1
  76 0030 01FA03F3 		lsl	r3, r1, r3
  77 0034 6032     		adds	r2, r2, #96
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 65


  78 0036 0549     		ldr	r1, .L4+12
  79 0038 41F82230 		str	r3, [r1, r2, lsl #2]
  80              	.LVL5:
  81              	.L1:
  82 003c 08BD     		pop	{r3, pc}
  83              	.L5:
  84 003e 00BF     		.align	2
  85              	.L4:
  86 0040 00000000 		.word	bouton_semph
  87 0044 00003240 		.word	1077018624
  88 0048 00000000 		.word	Bouton_ISR_cfg
  89 004c 00E100E0 		.word	-536813312
  90              	.LBE17:
  91              	.LBE16:
  92              		.cfi_endproc
  93              	.LFE561:
  94              		.size	isr_bouton, .-isr_bouton
  95              		.section	.text.Task_Bouton2,"ax",%progbits
  96              		.align	2
  97              		.global	Task_Bouton2
  98              		.thumb
  99              		.thumb_func
 100              		.type	Task_Bouton2, %function
 101              	Task_Bouton2:
 102              	.LFB562:
 194:main_cm4.c    **** 
 195:main_cm4.c    **** }
 196:main_cm4.c    **** 
 197:main_cm4.c    **** 
 198:main_cm4.c    **** void Task_Bouton2(void *arg){
 103              		.loc 1 198 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              	.LVL6:
 108 0000 00B5     		push	{lr}
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              		.cfi_def_cfa_offset 16
 199:main_cm4.c    ****     
 200:main_cm4.c    ****     touch_data_t currentTouch = NO_TOUCH;
 113              		.loc 1 200 0
 114 0004 0323     		movs	r3, #3
 115 0006 8DF80730 		strb	r3, [sp, #7]
 116              	.LVL7:
 117              	.L7:
 201:main_cm4.c    ****     
 202:main_cm4.c    ****     for(;;){
 203:main_cm4.c    ****         
 204:main_cm4.c    ****         if(xSemaphoreTake(bouton_semph, portMAX_DELAY) == pdTRUE){
 118              		.loc 1 204 0
 119 000a 0C4B     		ldr	r3, .L10
 120 000c 1868     		ldr	r0, [r3]
 121 000e 4FF0FF31 		mov	r1, #-1
 122 0012 FFF7FEFF 		bl	xQueueSemaphoreTake
 123              	.LVL8:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 66


 124 0016 0128     		cmp	r0, #1
 125 0018 F7D1     		bne	.L7
 205:main_cm4.c    ****             
 206:main_cm4.c    ****             currentTouch =  BUTTON2_TOUCHED;
 126              		.loc 1 206 0
 127 001a 02A9     		add	r1, sp, #8
 128 001c 0223     		movs	r3, #2
 129 001e 01F8013D 		strb	r3, [r1, #-1]!
 207:main_cm4.c    ****             xQueueSend(touchDataQ, &currentTouch, ( TickType_t ) 0);
 130              		.loc 1 207 0
 131 0022 0023     		movs	r3, #0
 132 0024 1A46     		mov	r2, r3
 133 0026 0648     		ldr	r0, .L10+4
 134 0028 0068     		ldr	r0, [r0]
 135 002a FFF7FEFF 		bl	xQueueGenericSend
 136              	.LVL9:
 208:main_cm4.c    ****             currentTouch = NO_TOUCH;
 137              		.loc 1 208 0
 138 002e 0323     		movs	r3, #3
 139 0030 8DF80730 		strb	r3, [sp, #7]
 209:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(100));
 140              		.loc 1 209 0
 141 0034 6420     		movs	r0, #100
 142 0036 FFF7FEFF 		bl	vTaskDelay
 143              	.LVL10:
 144 003a E6E7     		b	.L7
 145              	.L11:
 146              		.align	2
 147              	.L10:
 148 003c 00000000 		.word	bouton_semph
 149 0040 00000000 		.word	touchDataQ
 150              		.cfi_endproc
 151              	.LFE562:
 152              		.size	Task_Bouton2, .-Task_Bouton2
 153              		.section	.text.main,"ax",%progbits
 154              		.align	2
 155              		.global	main
 156              		.thumb
 157              		.thumb_func
 158              		.type	main, %function
 159              	main:
 160              	.LFB563:
 210:main_cm4.c    ****             
 211:main_cm4.c    ****             //vTaskDelay(pdMS_TO_TICKS(20));
 212:main_cm4.c    ****         }
 213:main_cm4.c    **** 
 214:main_cm4.c    ****     }
 215:main_cm4.c    **** }
 216:main_cm4.c    **** 
 217:main_cm4.c    **** 
 218:main_cm4.c    **** 
 219:main_cm4.c    **** 
 220:main_cm4.c    **** 
 221:main_cm4.c    **** 
 222:main_cm4.c    **** int main(void)
 223:main_cm4.c    **** {
 161              		.loc 1 223 0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 67


 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 00B5     		push	{lr}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 83B0     		sub	sp, sp, #12
 170              		.cfi_def_cfa_offset 16
 224:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
 171              		.loc 1 224 0
 172 0004 0322     		movs	r2, #3
 173 0006 0021     		movs	r1, #0
 174 0008 0120     		movs	r0, #1
 175 000a FFF7FEFF 		bl	xQueueGenericCreate
 176              	.LVL11:
 177 000e 294B     		ldr	r3, .L18
 178 0010 1860     		str	r0, [r3]
 179              	.LBB18:
 180              	.LBB19:
 181              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 68


  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 69


  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 182              		.loc 4 131 0
 183              		.syntax unified
 184              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 185 0012 62B6     		cpsie i
 186              	@ 0 "" 2
 187              		.thumb
 188              		.syntax unified
 189              	.LBE19:
 190              	.LBE18:
 225:main_cm4.c    ****     
 226:main_cm4.c    ****     
 227:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 228:main_cm4.c    ****     
 229:main_cm4.c    ****     DisplayInit();
 191              		.loc 1 229 0
 192 0014 FFF7FEFF 		bl	DisplayInit
 193              	.LVL12:
 230:main_cm4.c    ****     
 231:main_cm4.c    **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 70


 232:main_cm4.c    ****     
 233:main_cm4.c    ****     /* Initialisation de CapSense */
 234:main_cm4.c    ****     
 235:main_cm4.c    ****     //CapSense_Start();
 236:main_cm4.c    ****     //CapSense_ScanAllWidgets();
 237:main_cm4.c    ****     
 238:main_cm4.c    ****     /* Initialisation des tasks */
 239:main_cm4.c    ****         /* Create the queues. See the respective data-types for details of queue
 240:main_cm4.c    ****        contents */
 241:main_cm4.c    ****     
 242:main_cm4.c    ****     touchDataQ = xQueueCreate(10, sizeof(touch_data_t));
 194              		.loc 1 242 0
 195 0018 0022     		movs	r2, #0
 196 001a 0121     		movs	r1, #1
 197 001c 0A20     		movs	r0, #10
 198 001e FFF7FEFF 		bl	xQueueGenericCreate
 199              	.LVL13:
 200 0022 254B     		ldr	r3, .L18+4
 201 0024 1860     		str	r0, [r3]
 243:main_cm4.c    ****     
 244:main_cm4.c    ****         
 245:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 202              		.loc 1 245 0
 203 0026 254C     		ldr	r4, .L18+8
 204 0028 2549     		ldr	r1, .L18+12
 205 002a 2046     		mov	r0, r4
 206 002c FFF7FEFF 		bl	Cy_SysInt_Init
 207              	.LVL14:
 246:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 208              		.loc 1 246 0
 209 0030 B4F90030 		ldrsh	r3, [r4]
 210              	.LVL15:
 211              	.LBB20:
 212              	.LBB21:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 213              		.loc 3 1768 0
 214 0034 002B     		cmp	r3, #0
 215 0036 08DB     		blt	.L13
 216              		.loc 3 1770 0
 217 0038 5A09     		lsrs	r2, r3, #5
 218 003a 03F01F00 		and	r0, r3, #31
 219 003e 0121     		movs	r1, #1
 220 0040 8140     		lsls	r1, r1, r0
 221 0042 6032     		adds	r2, r2, #96
 222 0044 1F48     		ldr	r0, .L18+16
 223 0046 40F82210 		str	r1, [r0, r2, lsl #2]
 224              	.L13:
 225              	.LVL16:
 226              	.LBE21:
 227              	.LBE20:
 228              	.LBB22:
 229              	.LBB23:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 230              		.loc 3 1679 0
 231 004a 002B     		cmp	r3, #0
 232 004c 08DB     		blt	.L14
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 71


 233              		.loc 3 1681 0
 234 004e 5909     		lsrs	r1, r3, #5
 235 0050 03F01F03 		and	r3, r3, #31
 236              	.LVL17:
 237 0054 0122     		movs	r2, #1
 238 0056 02FA03F3 		lsl	r3, r2, r3
 239 005a 1A4A     		ldr	r2, .L18+16
 240 005c 42F82130 		str	r3, [r2, r1, lsl #2]
 241              	.L14:
 242              	.LVL18:
 243              	.LBE23:
 244              	.LBE22:
 247:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
 248:main_cm4.c    ****     
 249:main_cm4.c    ****          
 250:main_cm4.c    ****     /* Create the user Tasks. See the respective Task definition for more
 251:main_cm4.c    ****        details of these tasks */       
 252:main_cm4.c    ****     xTaskCreate(Task_Touch, "Touch Task", TOUCH_TASK_STACK_SIZE, NULL, TASK_TOUCH_PRIORITY, NULL);
 245              		.loc 1 252 0
 246 0060 0024     		movs	r4, #0
 247 0062 0194     		str	r4, [sp, #4]
 248 0064 0A23     		movs	r3, #10
 249 0066 0093     		str	r3, [sp]
 250 0068 2346     		mov	r3, r4
 251 006a 8022     		movs	r2, #128
 252 006c 1649     		ldr	r1, .L18+20
 253 006e 1748     		ldr	r0, .L18+24
 254 0070 FFF7FEFF 		bl	xTaskCreate
 255              	.LVL19:
 253:main_cm4.c    **** 
 254:main_cm4.c    ****     xTaskCreate(Task_AffichageGraphique, "Task A", DISPLAY_TASK_STACK_SIZE, NULL, TASK_DISPLAY_PRIO
 256              		.loc 1 254 0
 257 0074 0194     		str	r4, [sp, #4]
 258 0076 0523     		movs	r3, #5
 259 0078 0093     		str	r3, [sp]
 260 007a 2346     		mov	r3, r4
 261 007c 4FF48062 		mov	r2, #1024
 262 0080 1349     		ldr	r1, .L18+28
 263 0082 1448     		ldr	r0, .L18+32
 264 0084 FFF7FEFF 		bl	xTaskCreate
 265              	.LVL20:
 255:main_cm4.c    ****     
 256:main_cm4.c    ****     xTaskCreate(Task_Bouton2, "Task Bouton 2", TOUCH_TASK_STACK_SIZE, NULL, 4u, NULL);
 266              		.loc 1 256 0
 267 0088 0194     		str	r4, [sp, #4]
 268 008a 0423     		movs	r3, #4
 269 008c 0093     		str	r3, [sp]
 270 008e 2346     		mov	r3, r4
 271 0090 8022     		movs	r2, #128
 272 0092 1149     		ldr	r1, .L18+36
 273 0094 1148     		ldr	r0, .L18+40
 274 0096 FFF7FEFF 		bl	xTaskCreate
 275              	.LVL21:
 257:main_cm4.c    ****     
 258:main_cm4.c    ****     /* Initialize thread-safe debug message printing. See uart_debug.h header file
 259:main_cm4.c    ****        to enable / disable this feature */
 260:main_cm4.c    ****     //DebugPrintfInit();
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 72


 261:main_cm4.c    ****     
 262:main_cm4.c    ****     /* Start the RTOS scheduler. This function should never return */
 263:main_cm4.c    ****     vTaskStartScheduler();
 276              		.loc 1 263 0
 277 009a FFF7FEFF 		bl	vTaskStartScheduler
 278              	.LVL22:
 264:main_cm4.c    ****     
 265:main_cm4.c    ****     /* Should never get here! */ 
 266:main_cm4.c    ****     //DebugPrintf("Error!   : RTOS - scheduler crashed \r\n");
 267:main_cm4.c    **** 
 268:main_cm4.c    ****     /* Halt the CPU if scheduler exits */
 269:main_cm4.c    ****     CY_ASSERT(0);
 279              		.loc 1 269 0
 280 009e 40F20D11 		movw	r1, #269
 281 00a2 0F48     		ldr	r0, .L18+44
 282 00a4 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 283              	.LVL23:
 284              	.L15:
 270:main_cm4.c    ****     
 271:main_cm4.c    ****     
 272:main_cm4.c    ****     
 273:main_cm4.c    ****     
 274:main_cm4.c    ****     
 275:main_cm4.c    ****     
 276:main_cm4.c    ****     
 277:main_cm4.c    **** 
 278:main_cm4.c    ****     
 279:main_cm4.c    ****     /*
 280:main_cm4.c    ****     
 281:main_cm4.c    ****     //Draw a rectangle
 282:main_cm4.c    ****     GUI_DrawRect(1,1,263,175);
 283:main_cm4.c    ****     
 284:main_cm4.c    ****     //Draw a line
 285:main_cm4.c    ****     GUI_SetPenSize(4);
 286:main_cm4.c    ****     GUI_DrawLine(20,65,243,65);
 287:main_cm4.c    ****     
 288:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 289:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 290:main_cm4.c    ****     
 291:main_cm4.c    ****    //Write a title and subtile	
 292:main_cm4.c    ****     GUI_SetFont(GUI_FONT_32B_1);
 293:main_cm4.c    ****     GUI_SetTextAlign(GUI_TA_CENTER);
 294:main_cm4.c    ****     GUI_DispStringAt("GBM2100", 132, 30);
 295:main_cm4.c    ****     GUI_SetFont(GUI_FONT_16_1);
 296:main_cm4.c    ****     GUI_DispStringAt("Laboratoire 3", 132, 70);
 297:main_cm4.c    ****     
 298:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 299:main_cm4.c    ****     
 300:main_cm4.c    ****     */
 301:main_cm4.c    ****     while(CapSense_IsBusy()); // ?? du CapSense Example
 285              		.loc 1 301 0 discriminator 1
 286 00a8 FFF7FEFF 		bl	CapSense_IsBusy
 287              	.LVL24:
 288 00ac 0028     		cmp	r0, #0
 289 00ae FBD1     		bne	.L15
 290              	.L16:
 291 00b0 FEE7     		b	.L16
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 73


 292              	.L19:
 293 00b2 00BF     		.align	2
 294              	.L18:
 295 00b4 00000000 		.word	bouton_semph
 296 00b8 00000000 		.word	touchDataQ
 297 00bc 00000000 		.word	Bouton_ISR_cfg
 298 00c0 00000000 		.word	isr_bouton
 299 00c4 00E100E0 		.word	-536813312
 300 00c8 00000000 		.word	.LC0
 301 00cc 00000000 		.word	Task_Touch
 302 00d0 0C000000 		.word	.LC1
 303 00d4 00000000 		.word	Task_AffichageGraphique
 304 00d8 14000000 		.word	.LC2
 305 00dc 00000000 		.word	Task_Bouton2
 306 00e0 24000000 		.word	.LC3
 307              		.cfi_endproc
 308              	.LFE563:
 309              		.size	main, .-main
 310              		.comm	bouton_semph,4,4
 311              		.section	.rodata.str1.4,"aMS",%progbits,1
 312              		.align	2
 313              	.LC0:
 314 0000 546F7563 		.ascii	"Touch Task\000"
 314      68205461 
 314      736B00
 315 000b 00       		.space	1
 316              	.LC1:
 317 000c 5461736B 		.ascii	"Task A\000"
 317      204100
 318 0013 00       		.space	1
 319              	.LC2:
 320 0014 5461736B 		.ascii	"Task Bouton 2\000"
 320      20426F75 
 320      746F6E20 
 320      3200
 321 0022 0000     		.space	2
 322              	.LC3:
 323 0024 6D61696E 		.ascii	"main_cm4.c\000"
 323      5F636D34 
 323      2E6300
 324              		.text
 325              	.Letext0:
 326              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 327              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 328              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 329              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 330              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 331              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 332              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 333              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 334              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 335              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 336              		.file 15 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 337              		.file 16 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 338              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 339              		.file 18 "touch_task.h"
 340              		.file 19 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 74


 341              		.file 20 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 342              		.file 21 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 343              		.file 22 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 344              		.file 23 "display_task.h"
 345              		.file 24 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 346              		.section	.debug_info,"",%progbits
 347              	.Ldebug_info0:
 348 0000 26120000 		.4byte	0x1226
 349 0004 0400     		.2byte	0x4
 350 0006 00000000 		.4byte	.Ldebug_abbrev0
 351 000a 04       		.byte	0x4
 352 000b 01       		.uleb128 0x1
 353 000c FD040000 		.4byte	.LASF384
 354 0010 0C       		.byte	0xc
 355 0011 A9000000 		.4byte	.LASF385
 356 0015 380D0000 		.4byte	.LASF386
 357 0019 00000000 		.4byte	.Ldebug_ranges0+0
 358 001d 00000000 		.4byte	0
 359 0021 00000000 		.4byte	.Ldebug_line0
 360 0025 02       		.uleb128 0x2
 361 0026 02       		.byte	0x2
 362 0027 E6030000 		.4byte	0x3e6
 363 002b 05       		.byte	0x5
 364 002c 24       		.byte	0x24
 365 002d E6030000 		.4byte	0x3e6
 366 0031 03       		.uleb128 0x3
 367 0032 38190000 		.4byte	.LASF0
 368 0036 71       		.sleb128 -15
 369 0037 03       		.uleb128 0x3
 370 0038 42140000 		.4byte	.LASF1
 371 003c 72       		.sleb128 -14
 372 003d 03       		.uleb128 0x3
 373 003e C6190000 		.4byte	.LASF2
 374 0042 73       		.sleb128 -13
 375 0043 03       		.uleb128 0x3
 376 0044 19060000 		.4byte	.LASF3
 377 0048 74       		.sleb128 -12
 378 0049 03       		.uleb128 0x3
 379 004a E50F0000 		.4byte	.LASF4
 380 004e 75       		.sleb128 -11
 381 004f 03       		.uleb128 0x3
 382 0050 D3170000 		.4byte	.LASF5
 383 0054 76       		.sleb128 -10
 384 0055 03       		.uleb128 0x3
 385 0056 65180000 		.4byte	.LASF6
 386 005a 7B       		.sleb128 -5
 387 005b 03       		.uleb128 0x3
 388 005c C1170000 		.4byte	.LASF7
 389 0060 7C       		.sleb128 -4
 390 0061 03       		.uleb128 0x3
 391 0062 DF040000 		.4byte	.LASF8
 392 0066 7E       		.sleb128 -2
 393 0067 03       		.uleb128 0x3
 394 0068 C3160000 		.4byte	.LASF9
 395 006c 7F       		.sleb128 -1
 396 006d 04       		.uleb128 0x4
 397 006e 231B0000 		.4byte	.LASF10
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 75


 398 0072 00       		.byte	0
 399 0073 04       		.uleb128 0x4
 400 0074 21110000 		.4byte	.LASF11
 401 0078 01       		.byte	0x1
 402 0079 04       		.uleb128 0x4
 403 007a 5A030000 		.4byte	.LASF12
 404 007e 02       		.byte	0x2
 405 007f 04       		.uleb128 0x4
 406 0080 E9150000 		.4byte	.LASF13
 407 0084 03       		.byte	0x3
 408 0085 04       		.uleb128 0x4
 409 0086 AE0B0000 		.4byte	.LASF14
 410 008a 04       		.byte	0x4
 411 008b 04       		.uleb128 0x4
 412 008c 4E150000 		.4byte	.LASF15
 413 0090 05       		.byte	0x5
 414 0091 04       		.uleb128 0x4
 415 0092 9E070000 		.4byte	.LASF16
 416 0096 06       		.byte	0x6
 417 0097 04       		.uleb128 0x4
 418 0098 721B0000 		.4byte	.LASF17
 419 009c 07       		.byte	0x7
 420 009d 04       		.uleb128 0x4
 421 009e 87150000 		.4byte	.LASF18
 422 00a2 08       		.byte	0x8
 423 00a3 04       		.uleb128 0x4
 424 00a4 0F0B0000 		.4byte	.LASF19
 425 00a8 09       		.byte	0x9
 426 00a9 04       		.uleb128 0x4
 427 00aa CA0B0000 		.4byte	.LASF20
 428 00ae 0A       		.byte	0xa
 429 00af 04       		.uleb128 0x4
 430 00b0 FB080000 		.4byte	.LASF21
 431 00b4 0B       		.byte	0xb
 432 00b5 04       		.uleb128 0x4
 433 00b6 95130000 		.4byte	.LASF22
 434 00ba 0C       		.byte	0xc
 435 00bb 04       		.uleb128 0x4
 436 00bc A5060000 		.4byte	.LASF23
 437 00c0 0D       		.byte	0xd
 438 00c1 04       		.uleb128 0x4
 439 00c2 0E150000 		.4byte	.LASF24
 440 00c6 0E       		.byte	0xe
 441 00c7 04       		.uleb128 0x4
 442 00c8 BE030000 		.4byte	.LASF25
 443 00cc 0F       		.byte	0xf
 444 00cd 04       		.uleb128 0x4
 445 00ce 03190000 		.4byte	.LASF26
 446 00d2 10       		.byte	0x10
 447 00d3 04       		.uleb128 0x4
 448 00d4 0D040000 		.4byte	.LASF27
 449 00d8 11       		.byte	0x11
 450 00d9 04       		.uleb128 0x4
 451 00da 04060000 		.4byte	.LASF28
 452 00de 12       		.byte	0x12
 453 00df 04       		.uleb128 0x4
 454 00e0 790E0000 		.4byte	.LASF29
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 76


 455 00e4 13       		.byte	0x13
 456 00e5 04       		.uleb128 0x4
 457 00e6 3E030000 		.4byte	.LASF30
 458 00ea 14       		.byte	0x14
 459 00eb 04       		.uleb128 0x4
 460 00ec ED1B0000 		.4byte	.LASF31
 461 00f0 15       		.byte	0x15
 462 00f1 04       		.uleb128 0x4
 463 00f2 150C0000 		.4byte	.LASF32
 464 00f6 16       		.byte	0x16
 465 00f7 04       		.uleb128 0x4
 466 00f8 00030000 		.4byte	.LASF33
 467 00fc 17       		.byte	0x17
 468 00fd 04       		.uleb128 0x4
 469 00fe B2130000 		.4byte	.LASF34
 470 0102 18       		.byte	0x18
 471 0103 04       		.uleb128 0x4
 472 0104 5E0F0000 		.4byte	.LASF35
 473 0108 19       		.byte	0x19
 474 0109 04       		.uleb128 0x4
 475 010a 7A120000 		.4byte	.LASF36
 476 010e 1A       		.byte	0x1a
 477 010f 04       		.uleb128 0x4
 478 0110 B8090000 		.4byte	.LASF37
 479 0114 1B       		.byte	0x1b
 480 0115 04       		.uleb128 0x4
 481 0116 851C0000 		.4byte	.LASF38
 482 011a 1C       		.byte	0x1c
 483 011b 04       		.uleb128 0x4
 484 011c D9010000 		.4byte	.LASF39
 485 0120 1D       		.byte	0x1d
 486 0121 04       		.uleb128 0x4
 487 0122 BF0E0000 		.4byte	.LASF40
 488 0126 1E       		.byte	0x1e
 489 0127 04       		.uleb128 0x4
 490 0128 9C0C0000 		.4byte	.LASF41
 491 012c 1F       		.byte	0x1f
 492 012d 04       		.uleb128 0x4
 493 012e 420F0000 		.4byte	.LASF42
 494 0132 20       		.byte	0x20
 495 0133 04       		.uleb128 0x4
 496 0134 33090000 		.4byte	.LASF43
 497 0138 21       		.byte	0x21
 498 0139 04       		.uleb128 0x4
 499 013a 921A0000 		.4byte	.LASF44
 500 013e 22       		.byte	0x22
 501 013f 04       		.uleb128 0x4
 502 0140 730D0000 		.4byte	.LASF45
 503 0144 23       		.byte	0x23
 504 0145 04       		.uleb128 0x4
 505 0146 30020000 		.4byte	.LASF46
 506 014a 24       		.byte	0x24
 507 014b 04       		.uleb128 0x4
 508 014c F1140000 		.4byte	.LASF47
 509 0150 25       		.byte	0x25
 510 0151 04       		.uleb128 0x4
 511 0152 0F080000 		.4byte	.LASF48
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 77


 512 0156 26       		.byte	0x26
 513 0157 04       		.uleb128 0x4
 514 0158 1B190000 		.4byte	.LASF49
 515 015c 27       		.byte	0x27
 516 015d 04       		.uleb128 0x4
 517 015e B40F0000 		.4byte	.LASF50
 518 0162 28       		.byte	0x28
 519 0163 04       		.uleb128 0x4
 520 0164 74080000 		.4byte	.LASF51
 521 0168 29       		.byte	0x29
 522 0169 04       		.uleb128 0x4
 523 016a 57100000 		.4byte	.LASF52
 524 016e 2A       		.byte	0x2a
 525 016f 04       		.uleb128 0x4
 526 0170 CA150000 		.4byte	.LASF53
 527 0174 2B       		.byte	0x2b
 528 0175 04       		.uleb128 0x4
 529 0176 49010000 		.4byte	.LASF54
 530 017a 2C       		.byte	0x2c
 531 017b 04       		.uleb128 0x4
 532 017c 2B150000 		.4byte	.LASF55
 533 0180 2D       		.byte	0x2d
 534 0181 04       		.uleb128 0x4
 535 0182 940F0000 		.4byte	.LASF56
 536 0186 2E       		.byte	0x2e
 537 0187 04       		.uleb128 0x4
 538 0188 A3140000 		.4byte	.LASF57
 539 018c 2F       		.byte	0x2f
 540 018d 04       		.uleb128 0x4
 541 018e B11C0000 		.4byte	.LASF58
 542 0192 30       		.byte	0x30
 543 0193 04       		.uleb128 0x4
 544 0194 C01A0000 		.4byte	.LASF59
 545 0198 31       		.byte	0x31
 546 0199 04       		.uleb128 0x4
 547 019a 6D160000 		.4byte	.LASF60
 548 019e 32       		.byte	0x32
 549 019f 04       		.uleb128 0x4
 550 01a0 A00A0000 		.4byte	.LASF61
 551 01a4 33       		.byte	0x33
 552 01a5 04       		.uleb128 0x4
 553 01a6 08010000 		.4byte	.LASF62
 554 01aa 34       		.byte	0x34
 555 01ab 04       		.uleb128 0x4
 556 01ac F7100000 		.4byte	.LASF63
 557 01b0 35       		.byte	0x35
 558 01b1 04       		.uleb128 0x4
 559 01b2 F5060000 		.4byte	.LASF64
 560 01b6 36       		.byte	0x36
 561 01b7 04       		.uleb128 0x4
 562 01b8 BB180000 		.4byte	.LASF65
 563 01bc 37       		.byte	0x37
 564 01bd 04       		.uleb128 0x4
 565 01be 920B0000 		.4byte	.LASF66
 566 01c2 38       		.byte	0x38
 567 01c3 04       		.uleb128 0x4
 568 01c4 EC000000 		.4byte	.LASF67
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 78


 569 01c8 39       		.byte	0x39
 570 01c9 04       		.uleb128 0x4
 571 01ca 9C190000 		.4byte	.LASF68
 572 01ce 3A       		.byte	0x3a
 573 01cf 04       		.uleb128 0x4
 574 01d0 71180000 		.4byte	.LASF69
 575 01d4 3B       		.byte	0x3b
 576 01d5 04       		.uleb128 0x4
 577 01d6 D70A0000 		.4byte	.LASF70
 578 01da 3C       		.byte	0x3c
 579 01db 04       		.uleb128 0x4
 580 01dc 491B0000 		.4byte	.LASF71
 581 01e0 3D       		.byte	0x3d
 582 01e1 04       		.uleb128 0x4
 583 01e2 42110000 		.4byte	.LASF72
 584 01e6 3E       		.byte	0x3e
 585 01e7 04       		.uleb128 0x4
 586 01e8 8B030000 		.4byte	.LASF73
 587 01ec 3F       		.byte	0x3f
 588 01ed 04       		.uleb128 0x4
 589 01ee 12160000 		.4byte	.LASF74
 590 01f2 40       		.byte	0x40
 591 01f3 04       		.uleb128 0x4
 592 01f4 E70B0000 		.4byte	.LASF75
 593 01f8 41       		.byte	0x41
 594 01f9 04       		.uleb128 0x4
 595 01fa CF020000 		.4byte	.LASF76
 596 01fe 42       		.byte	0x42
 597 01ff 04       		.uleb128 0x4
 598 0200 DD160000 		.4byte	.LASF77
 599 0204 43       		.byte	0x43
 600 0205 04       		.uleb128 0x4
 601 0206 C90C0000 		.4byte	.LASF78
 602 020a 44       		.byte	0x44
 603 020b 04       		.uleb128 0x4
 604 020c AA1B0000 		.4byte	.LASF79
 605 0210 45       		.byte	0x45
 606 0211 04       		.uleb128 0x4
 607 0212 5F110000 		.4byte	.LASF80
 608 0216 46       		.byte	0x46
 609 0217 04       		.uleb128 0x4
 610 0218 80190000 		.4byte	.LASF81
 611 021c 47       		.byte	0x47
 612 021d 04       		.uleb128 0x4
 613 021e 5E1C0000 		.4byte	.LASF82
 614 0222 48       		.byte	0x48
 615 0223 04       		.uleb128 0x4
 616 0224 470C0000 		.4byte	.LASF83
 617 0228 49       		.byte	0x49
 618 0229 04       		.uleb128 0x4
 619 022a 5E010000 		.4byte	.LASF84
 620 022e 4A       		.byte	0x4a
 621 022f 04       		.uleb128 0x4
 622 0230 CB100000 		.4byte	.LASF85
 623 0234 4B       		.byte	0x4b
 624 0235 04       		.uleb128 0x4
 625 0236 7B110000 		.4byte	.LASF86
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 79


 626 023a 4C       		.byte	0x4c
 627 023b 04       		.uleb128 0x4
 628 023c 6A070000 		.4byte	.LASF87
 629 0240 4D       		.byte	0x4d
 630 0241 04       		.uleb128 0x4
 631 0242 6A150000 		.4byte	.LASF88
 632 0246 4E       		.byte	0x4e
 633 0247 04       		.uleb128 0x4
 634 0248 630C0000 		.4byte	.LASF89
 635 024c 4F       		.byte	0x4f
 636 024d 04       		.uleb128 0x4
 637 024e 7A010000 		.4byte	.LASF90
 638 0252 50       		.byte	0x50
 639 0253 04       		.uleb128 0x4
 640 0254 F0130000 		.4byte	.LASF91
 641 0258 51       		.byte	0x51
 642 0259 04       		.uleb128 0x4
 643 025a 12020000 		.4byte	.LASF92
 644 025e 52       		.byte	0x52
 645 025f 04       		.uleb128 0x4
 646 0260 DB1A0000 		.4byte	.LASF93
 647 0264 53       		.byte	0x53
 648 0265 04       		.uleb128 0x4
 649 0266 081C0000 		.4byte	.LASF94
 650 026a 54       		.byte	0x54
 651 026b 04       		.uleb128 0x4
 652 026c 900D0000 		.4byte	.LASF95
 653 0270 55       		.byte	0x55
 654 0271 04       		.uleb128 0x4
 655 0272 AB100000 		.4byte	.LASF96
 656 0276 56       		.byte	0x56
 657 0277 04       		.uleb128 0x4
 658 0278 241C0000 		.4byte	.LASF97
 659 027c 57       		.byte	0x57
 660 027d 04       		.uleb128 0x4
 661 027e C61C0000 		.4byte	.LASF98
 662 0282 58       		.byte	0x58
 663 0283 04       		.uleb128 0x4
 664 0284 5A120000 		.4byte	.LASF99
 665 0288 59       		.byte	0x59
 666 0289 04       		.uleb128 0x4
 667 028a 441C0000 		.4byte	.LASF100
 668 028e 5A       		.byte	0x5a
 669 028f 04       		.uleb128 0x4
 670 0290 7A0F0000 		.4byte	.LASF101
 671 0294 5B       		.byte	0x5b
 672 0295 04       		.uleb128 0x4
 673 0296 C5040000 		.4byte	.LASF102
 674 029a 5C       		.byte	0x5c
 675 029b 04       		.uleb128 0x4
 676 029c 0B170000 		.4byte	.LASF103
 677 02a0 5D       		.byte	0x5d
 678 02a1 04       		.uleb128 0x4
 679 02a2 E1090000 		.4byte	.LASF104
 680 02a6 5E       		.byte	0x5e
 681 02a7 04       		.uleb128 0x4
 682 02a8 D31B0000 		.4byte	.LASF105
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 80


 683 02ac 5F       		.byte	0x5f
 684 02ad 04       		.uleb128 0x4
 685 02ae 98110000 		.4byte	.LASF106
 686 02b2 60       		.byte	0x60
 687 02b3 04       		.uleb128 0x4
 688 02b4 30040000 		.4byte	.LASF107
 689 02b8 61       		.byte	0x61
 690 02b9 04       		.uleb128 0x4
 691 02ba E3170000 		.4byte	.LASF108
 692 02be 62       		.byte	0x62
 693 02bf 04       		.uleb128 0x4
 694 02c0 700A0000 		.4byte	.LASF109
 695 02c4 63       		.byte	0x63
 696 02c5 04       		.uleb128 0x4
 697 02c6 E61C0000 		.4byte	.LASF110
 698 02ca 64       		.byte	0x64
 699 02cb 04       		.uleb128 0x4
 700 02cc 96120000 		.4byte	.LASF111
 701 02d0 65       		.byte	0x65
 702 02d1 04       		.uleb128 0x4
 703 02d2 89080000 		.4byte	.LASF112
 704 02d6 66       		.byte	0x66
 705 02d7 04       		.uleb128 0x4
 706 02d8 53170000 		.4byte	.LASF113
 707 02dc 67       		.byte	0x67
 708 02dd 04       		.uleb128 0x4
 709 02de BF0D0000 		.4byte	.LASF114
 710 02e2 68       		.byte	0x68
 711 02e3 04       		.uleb128 0x4
 712 02e4 8B020000 		.4byte	.LASF115
 713 02e8 69       		.byte	0x69
 714 02e9 04       		.uleb128 0x4
 715 02ea E8110000 		.4byte	.LASF116
 716 02ee 6A       		.byte	0x6a
 717 02ef 04       		.uleb128 0x4
 718 02f0 48080000 		.4byte	.LASF117
 719 02f4 6B       		.byte	0x6b
 720 02f5 04       		.uleb128 0x4
 721 02f6 671A0000 		.4byte	.LASF118
 722 02fa 6C       		.byte	0x6c
 723 02fb 04       		.uleb128 0x4
 724 02fc 6C100000 		.4byte	.LASF119
 725 0300 6D       		.byte	0x6d
 726 0301 04       		.uleb128 0x4
 727 0302 18090000 		.4byte	.LASF120
 728 0306 6E       		.byte	0x6e
 729 0307 04       		.uleb128 0x4
 730 0308 4A180000 		.4byte	.LASF121
 731 030c 6F       		.byte	0x6f
 732 030d 04       		.uleb128 0x4
 733 030e F40A0000 		.4byte	.LASF122
 734 0312 70       		.byte	0x70
 735 0313 04       		.uleb128 0x4
 736 0314 80000000 		.4byte	.LASF123
 737 0318 71       		.byte	0x71
 738 0319 04       		.uleb128 0x4
 739 031a 01130000 		.4byte	.LASF124
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 81


 740 031e 72       		.byte	0x72
 741 031f 04       		.uleb128 0x4
 742 0320 2F060000 		.4byte	.LASF125
 743 0324 73       		.byte	0x73
 744 0325 04       		.uleb128 0x4
 745 0326 A6170000 		.4byte	.LASF126
 746 032a 74       		.byte	0x74
 747 032b 04       		.uleb128 0x4
 748 032c 260E0000 		.4byte	.LASF127
 749 0330 75       		.byte	0x75
 750 0331 04       		.uleb128 0x4
 751 0332 68140000 		.4byte	.LASF128
 752 0336 76       		.byte	0x76
 753 0337 04       		.uleb128 0x4
 754 0338 F2030000 		.4byte	.LASF129
 755 033c 77       		.byte	0x77
 756 033d 04       		.uleb128 0x4
 757 033e 46160000 		.4byte	.LASF130
 758 0342 78       		.byte	0x78
 759 0343 04       		.uleb128 0x4
 760 0344 5D090000 		.4byte	.LASF131
 761 0348 79       		.byte	0x79
 762 0349 04       		.uleb128 0x4
 763 034a DC180000 		.4byte	.LASF132
 764 034e 7A       		.byte	0x7a
 765 034f 04       		.uleb128 0x4
 766 0350 1B100000 		.4byte	.LASF133
 767 0354 7B       		.byte	0x7b
 768 0355 04       		.uleb128 0x4
 769 0356 4A060000 		.4byte	.LASF134
 770 035a 7C       		.byte	0x7c
 771 035b 04       		.uleb128 0x4
 772 035c FD170000 		.4byte	.LASF135
 773 0360 7D       		.byte	0x7d
 774 0361 04       		.uleb128 0x4
 775 0362 8A0A0000 		.4byte	.LASF136
 776 0366 7E       		.byte	0x7e
 777 0367 04       		.uleb128 0x4
 778 0368 00000000 		.4byte	.LASF137
 779 036c 7F       		.byte	0x7f
 780 036d 04       		.uleb128 0x4
 781 036e B0120000 		.4byte	.LASF138
 782 0372 80       		.byte	0x80
 783 0373 04       		.uleb128 0x4
 784 0374 E7050000 		.4byte	.LASF139
 785 0378 81       		.byte	0x81
 786 0379 04       		.uleb128 0x4
 787 037a AE020000 		.4byte	.LASF140
 788 037e 82       		.byte	0x82
 789 037f 04       		.uleb128 0x4
 790 0380 D90D0000 		.4byte	.LASF141
 791 0384 83       		.byte	0x83
 792 0385 04       		.uleb128 0x4
 793 0386 BE000000 		.4byte	.LASF142
 794 038a 84       		.byte	0x84
 795 038b 04       		.uleb128 0x4
 796 038c A1090000 		.4byte	.LASF143
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 82


 797 0390 85       		.byte	0x85
 798 0391 04       		.uleb128 0x4
 799 0392 AC160000 		.4byte	.LASF144
 800 0396 86       		.byte	0x86
 801 0397 04       		.uleb128 0x4
 802 0398 000E0000 		.4byte	.LASF145
 803 039c 87       		.byte	0x87
 804 039d 04       		.uleb128 0x4
 805 039e A3040000 		.4byte	.LASF146
 806 03a2 88       		.byte	0x88
 807 03a3 04       		.uleb128 0x4
 808 03a4 1C130000 		.4byte	.LASF147
 809 03a8 89       		.byte	0x89
 810 03a9 04       		.uleb128 0x4
 811 03aa E8190000 		.4byte	.LASF148
 812 03ae 8A       		.byte	0x8a
 813 03af 04       		.uleb128 0x4
 814 03b0 D7030000 		.4byte	.LASF149
 815 03b4 8B       		.byte	0x8b
 816 03b5 04       		.uleb128 0x4
 817 03b6 BC0A0000 		.4byte	.LASF150
 818 03ba 8C       		.byte	0x8c
 819 03bb 04       		.uleb128 0x4
 820 03bc D3080000 		.4byte	.LASF151
 821 03c0 8D       		.byte	0x8d
 822 03c1 04       		.uleb128 0x4
 823 03c2 C7140000 		.4byte	.LASF152
 824 03c6 8E       		.byte	0x8e
 825 03c7 04       		.uleb128 0x4
 826 03c8 41100000 		.4byte	.LASF153
 827 03cc 8F       		.byte	0x8f
 828 03cd 04       		.uleb128 0x4
 829 03ce 87070000 		.4byte	.LASF154
 830 03d2 90       		.byte	0x90
 831 03d3 04       		.uleb128 0x4
 832 03d4 130D0000 		.4byte	.LASF155
 833 03d8 91       		.byte	0x91
 834 03d9 04       		.uleb128 0x4
 835 03da 570A0000 		.4byte	.LASF156
 836 03de 92       		.byte	0x92
 837 03df 04       		.uleb128 0x4
 838 03e0 B80C0000 		.4byte	.LASF157
 839 03e4 F0       		.byte	0xf0
 840 03e5 00       		.byte	0
 841 03e6 05       		.uleb128 0x5
 842 03e7 02       		.byte	0x2
 843 03e8 05       		.byte	0x5
 844 03e9 A1100000 		.4byte	.LASF158
 845 03ed 06       		.uleb128 0x6
 846 03ee 8C090000 		.4byte	.LASF160
 847 03f2 05       		.byte	0x5
 848 03f3 F4       		.byte	0xf4
 849 03f4 25000000 		.4byte	0x25
 850 03f8 05       		.uleb128 0x5
 851 03f9 01       		.byte	0x1
 852 03fa 06       		.byte	0x6
 853 03fb D5190000 		.4byte	.LASF159
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 83


 854 03ff 06       		.uleb128 0x6
 855 0400 C0150000 		.4byte	.LASF161
 856 0404 06       		.byte	0x6
 857 0405 1D       		.byte	0x1d
 858 0406 0A040000 		.4byte	0x40a
 859 040a 05       		.uleb128 0x5
 860 040b 01       		.byte	0x1
 861 040c 08       		.byte	0x8
 862 040d 13180000 		.4byte	.LASF162
 863 0411 06       		.uleb128 0x6
 864 0412 D10F0000 		.4byte	.LASF163
 865 0416 06       		.byte	0x6
 866 0417 29       		.byte	0x29
 867 0418 E6030000 		.4byte	0x3e6
 868 041c 06       		.uleb128 0x6
 869 041d 7D0B0000 		.4byte	.LASF164
 870 0421 06       		.byte	0x6
 871 0422 2B       		.byte	0x2b
 872 0423 27040000 		.4byte	0x427
 873 0427 05       		.uleb128 0x5
 874 0428 02       		.byte	0x2
 875 0429 07       		.byte	0x7
 876 042a 02120000 		.4byte	.LASF165
 877 042e 06       		.uleb128 0x6
 878 042f F6020000 		.4byte	.LASF166
 879 0433 06       		.byte	0x6
 880 0434 3F       		.byte	0x3f
 881 0435 39040000 		.4byte	0x439
 882 0439 05       		.uleb128 0x5
 883 043a 04       		.byte	0x4
 884 043b 05       		.byte	0x5
 885 043c E7130000 		.4byte	.LASF167
 886 0440 06       		.uleb128 0x6
 887 0441 21180000 		.4byte	.LASF168
 888 0445 06       		.byte	0x6
 889 0446 41       		.byte	0x41
 890 0447 4B040000 		.4byte	0x44b
 891 044b 05       		.uleb128 0x5
 892 044c 04       		.byte	0x4
 893 044d 07       		.byte	0x7
 894 044e F9160000 		.4byte	.LASF169
 895 0452 05       		.uleb128 0x5
 896 0453 08       		.byte	0x8
 897 0454 05       		.byte	0x5
 898 0455 120F0000 		.4byte	.LASF170
 899 0459 05       		.uleb128 0x5
 900 045a 08       		.byte	0x8
 901 045b 07       		.byte	0x7
 902 045c CA070000 		.4byte	.LASF171
 903 0460 07       		.uleb128 0x7
 904 0461 04       		.byte	0x4
 905 0462 05       		.byte	0x5
 906 0463 696E7400 		.ascii	"int\000"
 907 0467 05       		.uleb128 0x5
 908 0468 04       		.byte	0x4
 909 0469 07       		.byte	0x7
 910 046a 05020000 		.4byte	.LASF172
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 84


 911 046e 06       		.uleb128 0x6
 912 046f 170E0000 		.4byte	.LASF173
 913 0473 07       		.byte	0x7
 914 0474 18       		.byte	0x18
 915 0475 FF030000 		.4byte	0x3ff
 916 0479 06       		.uleb128 0x6
 917 047a 4F070000 		.4byte	.LASF174
 918 047e 07       		.byte	0x7
 919 047f 20       		.byte	0x20
 920 0480 11040000 		.4byte	0x411
 921 0484 06       		.uleb128 0x6
 922 0485 21120000 		.4byte	.LASF175
 923 0489 07       		.byte	0x7
 924 048a 24       		.byte	0x24
 925 048b 1C040000 		.4byte	0x41c
 926 048f 06       		.uleb128 0x6
 927 0490 37170000 		.4byte	.LASF176
 928 0494 07       		.byte	0x7
 929 0495 2C       		.byte	0x2c
 930 0496 2E040000 		.4byte	0x42e
 931 049a 06       		.uleb128 0x6
 932 049b 4D020000 		.4byte	.LASF177
 933 049f 07       		.byte	0x7
 934 04a0 30       		.byte	0x30
 935 04a1 40040000 		.4byte	0x440
 936 04a5 08       		.uleb128 0x8
 937 04a6 040E     		.2byte	0xe04
 938 04a8 03       		.byte	0x3
 939 04a9 9601     		.2byte	0x196
 940 04ab 61050000 		.4byte	0x561
 941 04af 09       		.uleb128 0x9
 942 04b0 E3060000 		.4byte	.LASF178
 943 04b4 03       		.byte	0x3
 944 04b5 9801     		.2byte	0x198
 945 04b7 7D050000 		.4byte	0x57d
 946 04bb 00       		.byte	0
 947 04bc 09       		.uleb128 0x9
 948 04bd 51130000 		.4byte	.LASF179
 949 04c1 03       		.byte	0x3
 950 04c2 9901     		.2byte	0x199
 951 04c4 82050000 		.4byte	0x582
 952 04c8 20       		.byte	0x20
 953 04c9 09       		.uleb128 0x9
 954 04ca D7180000 		.4byte	.LASF180
 955 04ce 03       		.byte	0x3
 956 04cf 9A01     		.2byte	0x19a
 957 04d1 92050000 		.4byte	0x592
 958 04d5 80       		.byte	0x80
 959 04d6 09       		.uleb128 0x9
 960 04d7 32070000 		.4byte	.LASF181
 961 04db 03       		.byte	0x3
 962 04dc 9B01     		.2byte	0x19b
 963 04de 82050000 		.4byte	0x582
 964 04e2 A0       		.byte	0xa0
 965 04e3 0A       		.uleb128 0xa
 966 04e4 BB1A0000 		.4byte	.LASF182
 967 04e8 03       		.byte	0x3
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 85


 968 04e9 9C01     		.2byte	0x19c
 969 04eb 97050000 		.4byte	0x597
 970 04ef 0001     		.2byte	0x100
 971 04f1 0A       		.uleb128 0xa
 972 04f2 6D130000 		.4byte	.LASF183
 973 04f6 03       		.byte	0x3
 974 04f7 9D01     		.2byte	0x19d
 975 04f9 82050000 		.4byte	0x582
 976 04fd 2001     		.2byte	0x120
 977 04ff 0A       		.uleb128 0xa
 978 0500 3D110000 		.4byte	.LASF184
 979 0504 03       		.byte	0x3
 980 0505 9E01     		.2byte	0x19e
 981 0507 9C050000 		.4byte	0x59c
 982 050b 8001     		.2byte	0x180
 983 050d 0A       		.uleb128 0xa
 984 050e 77130000 		.4byte	.LASF185
 985 0512 03       		.byte	0x3
 986 0513 9F01     		.2byte	0x19f
 987 0515 82050000 		.4byte	0x582
 988 0519 A001     		.2byte	0x1a0
 989 051b 0A       		.uleb128 0xa
 990 051c FE180000 		.4byte	.LASF186
 991 0520 03       		.byte	0x3
 992 0521 A001     		.2byte	0x1a0
 993 0523 A1050000 		.4byte	0x5a1
 994 0527 0002     		.2byte	0x200
 995 0529 0A       		.uleb128 0xa
 996 052a 81130000 		.4byte	.LASF187
 997 052e 03       		.byte	0x3
 998 052f A101     		.2byte	0x1a1
 999 0531 A6050000 		.4byte	0x5a6
 1000 0535 2002     		.2byte	0x220
 1001 0537 0B       		.uleb128 0xb
 1002 0538 495000   		.ascii	"IP\000"
 1003 053b 03       		.byte	0x3
 1004 053c A201     		.2byte	0x1a2
 1005 053e CB050000 		.4byte	0x5cb
 1006 0542 0003     		.2byte	0x300
 1007 0544 0A       		.uleb128 0xa
 1008 0545 8B130000 		.4byte	.LASF188
 1009 0549 03       		.byte	0x3
 1010 054a A301     		.2byte	0x1a3
 1011 054c D0050000 		.4byte	0x5d0
 1012 0550 F003     		.2byte	0x3f0
 1013 0552 0A       		.uleb128 0xa
 1014 0553 C6120000 		.4byte	.LASF189
 1015 0557 03       		.byte	0x3
 1016 0558 A401     		.2byte	0x1a4
 1017 055a 78050000 		.4byte	0x578
 1018 055e 000E     		.2byte	0xe00
 1019 0560 00       		.byte	0
 1020 0561 0C       		.uleb128 0xc
 1021 0562 78050000 		.4byte	0x578
 1022 0566 71050000 		.4byte	0x571
 1023 056a 0D       		.uleb128 0xd
 1024 056b 71050000 		.4byte	0x571
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 86


 1025 056f 07       		.byte	0x7
 1026 0570 00       		.byte	0
 1027 0571 05       		.uleb128 0x5
 1028 0572 04       		.byte	0x4
 1029 0573 07       		.byte	0x7
 1030 0574 33130000 		.4byte	.LASF190
 1031 0578 0E       		.uleb128 0xe
 1032 0579 9A040000 		.4byte	0x49a
 1033 057d 0E       		.uleb128 0xe
 1034 057e 61050000 		.4byte	0x561
 1035 0582 0C       		.uleb128 0xc
 1036 0583 9A040000 		.4byte	0x49a
 1037 0587 92050000 		.4byte	0x592
 1038 058b 0D       		.uleb128 0xd
 1039 058c 71050000 		.4byte	0x571
 1040 0590 17       		.byte	0x17
 1041 0591 00       		.byte	0
 1042 0592 0E       		.uleb128 0xe
 1043 0593 61050000 		.4byte	0x561
 1044 0597 0E       		.uleb128 0xe
 1045 0598 61050000 		.4byte	0x561
 1046 059c 0E       		.uleb128 0xe
 1047 059d 61050000 		.4byte	0x561
 1048 05a1 0E       		.uleb128 0xe
 1049 05a2 61050000 		.4byte	0x561
 1050 05a6 0C       		.uleb128 0xc
 1051 05a7 9A040000 		.4byte	0x49a
 1052 05ab B6050000 		.4byte	0x5b6
 1053 05af 0D       		.uleb128 0xd
 1054 05b0 71050000 		.4byte	0x571
 1055 05b4 37       		.byte	0x37
 1056 05b5 00       		.byte	0
 1057 05b6 0C       		.uleb128 0xc
 1058 05b7 C6050000 		.4byte	0x5c6
 1059 05bb C6050000 		.4byte	0x5c6
 1060 05bf 0D       		.uleb128 0xd
 1061 05c0 71050000 		.4byte	0x571
 1062 05c4 EF       		.byte	0xef
 1063 05c5 00       		.byte	0
 1064 05c6 0E       		.uleb128 0xe
 1065 05c7 6E040000 		.4byte	0x46e
 1066 05cb 0E       		.uleb128 0xe
 1067 05cc B6050000 		.4byte	0x5b6
 1068 05d0 0C       		.uleb128 0xc
 1069 05d1 9A040000 		.4byte	0x49a
 1070 05d5 E1050000 		.4byte	0x5e1
 1071 05d9 0F       		.uleb128 0xf
 1072 05da 71050000 		.4byte	0x571
 1073 05de 8302     		.2byte	0x283
 1074 05e0 00       		.byte	0
 1075 05e1 10       		.uleb128 0x10
 1076 05e2 DF150000 		.4byte	.LASF191
 1077 05e6 03       		.byte	0x3
 1078 05e7 A501     		.2byte	0x1a5
 1079 05e9 A5040000 		.4byte	0x4a5
 1080 05ed 11       		.uleb128 0x11
 1081 05ee 78050000 		.4byte	0x578
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 87


 1082 05f2 0C       		.uleb128 0xc
 1083 05f3 ED050000 		.4byte	0x5ed
 1084 05f7 02060000 		.4byte	0x602
 1085 05fb 0D       		.uleb128 0xd
 1086 05fc 71050000 		.4byte	0x571
 1087 0600 0F       		.byte	0xf
 1088 0601 00       		.byte	0
 1089 0602 12       		.uleb128 0x12
 1090 0603 80       		.byte	0x80
 1091 0604 08       		.byte	0x8
 1092 0605 22       		.byte	0x22
 1093 0606 D6060000 		.4byte	0x6d6
 1094 060a 13       		.uleb128 0x13
 1095 060b 4F555400 		.ascii	"OUT\000"
 1096 060f 08       		.byte	0x8
 1097 0610 23       		.byte	0x23
 1098 0611 78050000 		.4byte	0x578
 1099 0615 00       		.byte	0
 1100 0616 14       		.uleb128 0x14
 1101 0617 3B070000 		.4byte	.LASF192
 1102 061b 08       		.byte	0x8
 1103 061c 24       		.byte	0x24
 1104 061d 78050000 		.4byte	0x578
 1105 0621 04       		.byte	0x4
 1106 0622 14       		.uleb128 0x14
 1107 0623 ED060000 		.4byte	.LASF193
 1108 0627 08       		.byte	0x8
 1109 0628 25       		.byte	0x25
 1110 0629 78050000 		.4byte	0x578
 1111 062d 08       		.byte	0x8
 1112 062e 14       		.uleb128 0x14
 1113 062f A3150000 		.4byte	.LASF194
 1114 0633 08       		.byte	0x8
 1115 0634 26       		.byte	0x26
 1116 0635 78050000 		.4byte	0x578
 1117 0639 0C       		.byte	0xc
 1118 063a 13       		.uleb128 0x13
 1119 063b 494E00   		.ascii	"IN\000"
 1120 063e 08       		.byte	0x8
 1121 063f 27       		.byte	0x27
 1122 0640 ED050000 		.4byte	0x5ed
 1123 0644 10       		.byte	0x10
 1124 0645 14       		.uleb128 0x14
 1125 0646 E8060000 		.4byte	.LASF195
 1126 064a 08       		.byte	0x8
 1127 064b 28       		.byte	0x28
 1128 064c 78050000 		.4byte	0x578
 1129 0650 14       		.byte	0x14
 1130 0651 14       		.uleb128 0x14
 1131 0652 880B0000 		.4byte	.LASF196
 1132 0656 08       		.byte	0x8
 1133 0657 29       		.byte	0x29
 1134 0658 78050000 		.4byte	0x578
 1135 065c 18       		.byte	0x18
 1136 065d 14       		.uleb128 0x14
 1137 065e 61160000 		.4byte	.LASF197
 1138 0662 08       		.byte	0x8
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 88


 1139 0663 2A       		.byte	0x2a
 1140 0664 ED050000 		.4byte	0x5ed
 1141 0668 1C       		.byte	0x1c
 1142 0669 14       		.uleb128 0x14
 1143 066a 60040000 		.4byte	.LASF198
 1144 066e 08       		.byte	0x8
 1145 066f 2B       		.byte	0x2b
 1146 0670 78050000 		.4byte	0x578
 1147 0674 20       		.byte	0x20
 1148 0675 14       		.uleb128 0x14
 1149 0676 E8140000 		.4byte	.LASF199
 1150 067a 08       		.byte	0x8
 1151 067b 2C       		.byte	0x2c
 1152 067c 78050000 		.4byte	0x578
 1153 0680 24       		.byte	0x24
 1154 0681 13       		.uleb128 0x13
 1155 0682 43464700 		.ascii	"CFG\000"
 1156 0686 08       		.byte	0x8
 1157 0687 2D       		.byte	0x2d
 1158 0688 78050000 		.4byte	0x578
 1159 068c 28       		.byte	0x28
 1160 068d 14       		.uleb128 0x14
 1161 068e FD050000 		.4byte	.LASF200
 1162 0692 08       		.byte	0x8
 1163 0693 2E       		.byte	0x2e
 1164 0694 78050000 		.4byte	0x578
 1165 0698 2C       		.byte	0x2c
 1166 0699 14       		.uleb128 0x14
 1167 069a 4F090000 		.4byte	.LASF201
 1168 069e 08       		.byte	0x8
 1169 069f 2F       		.byte	0x2f
 1170 06a0 78050000 		.4byte	0x578
 1171 06a4 30       		.byte	0x30
 1172 06a5 14       		.uleb128 0x14
 1173 06a6 8E1B0000 		.4byte	.LASF202
 1174 06aa 08       		.byte	0x8
 1175 06ab 30       		.byte	0x30
 1176 06ac 78050000 		.4byte	0x578
 1177 06b0 34       		.byte	0x34
 1178 06b1 14       		.uleb128 0x14
 1179 06b2 2A000000 		.4byte	.LASF203
 1180 06b6 08       		.byte	0x8
 1181 06b7 31       		.byte	0x31
 1182 06b8 ED050000 		.4byte	0x5ed
 1183 06bc 38       		.byte	0x38
 1184 06bd 14       		.uleb128 0x14
 1185 06be 40150000 		.4byte	.LASF204
 1186 06c2 08       		.byte	0x8
 1187 06c3 32       		.byte	0x32
 1188 06c4 78050000 		.4byte	0x578
 1189 06c8 3C       		.byte	0x3c
 1190 06c9 14       		.uleb128 0x14
 1191 06ca 3F1B0000 		.4byte	.LASF205
 1192 06ce 08       		.byte	0x8
 1193 06cf 33       		.byte	0x33
 1194 06d0 DB060000 		.4byte	0x6db
 1195 06d4 40       		.byte	0x40
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 89


 1196 06d5 00       		.byte	0
 1197 06d6 0E       		.uleb128 0xe
 1198 06d7 F2050000 		.4byte	0x5f2
 1199 06db 11       		.uleb128 0x11
 1200 06dc D6060000 		.4byte	0x6d6
 1201 06e0 06       		.uleb128 0x6
 1202 06e1 040C0000 		.4byte	.LASF206
 1203 06e5 08       		.byte	0x8
 1204 06e6 34       		.byte	0x34
 1205 06e7 02060000 		.4byte	0x602
 1206 06eb 15       		.uleb128 0x15
 1207 06ec 2440     		.2byte	0x4024
 1208 06ee 08       		.byte	0x8
 1209 06ef 39       		.byte	0x39
 1210 06f0 76070000 		.4byte	0x776
 1211 06f4 13       		.uleb128 0x13
 1212 06f5 50525400 		.ascii	"PRT\000"
 1213 06f9 08       		.byte	0x8
 1214 06fa 3A       		.byte	0x3a
 1215 06fb 76070000 		.4byte	0x776
 1216 06ff 00       		.byte	0
 1217 0700 16       		.uleb128 0x16
 1218 0701 3E000000 		.4byte	.LASF207
 1219 0705 08       		.byte	0x8
 1220 0706 3B       		.byte	0x3b
 1221 0707 ED050000 		.4byte	0x5ed
 1222 070b 0040     		.2byte	0x4000
 1223 070d 16       		.uleb128 0x16
 1224 070e 4A000000 		.4byte	.LASF208
 1225 0712 08       		.byte	0x8
 1226 0713 3C       		.byte	0x3c
 1227 0714 ED050000 		.4byte	0x5ed
 1228 0718 0440     		.2byte	0x4004
 1229 071a 16       		.uleb128 0x16
 1230 071b 56000000 		.4byte	.LASF209
 1231 071f 08       		.byte	0x8
 1232 0720 3D       		.byte	0x3d
 1233 0721 ED050000 		.4byte	0x5ed
 1234 0725 0840     		.2byte	0x4008
 1235 0727 16       		.uleb128 0x16
 1236 0728 6D0E0000 		.4byte	.LASF210
 1237 072c 08       		.byte	0x8
 1238 072d 3E       		.byte	0x3e
 1239 072e ED050000 		.4byte	0x5ed
 1240 0732 0C40     		.2byte	0x400c
 1241 0734 16       		.uleb128 0x16
 1242 0735 33000000 		.4byte	.LASF211
 1243 0739 08       		.byte	0x8
 1244 073a 3F       		.byte	0x3f
 1245 073b ED050000 		.4byte	0x5ed
 1246 073f 1040     		.2byte	0x4010
 1247 0741 16       		.uleb128 0x16
 1248 0742 450A0000 		.4byte	.LASF212
 1249 0746 08       		.byte	0x8
 1250 0747 40       		.byte	0x40
 1251 0748 78050000 		.4byte	0x578
 1252 074c 1440     		.2byte	0x4014
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 90


 1253 074e 16       		.uleb128 0x16
 1254 074f B8190000 		.4byte	.LASF213
 1255 0753 08       		.byte	0x8
 1256 0754 41       		.byte	0x41
 1257 0755 78050000 		.4byte	0x578
 1258 0759 1840     		.2byte	0x4018
 1259 075b 16       		.uleb128 0x16
 1260 075c F5010000 		.4byte	.LASF214
 1261 0760 08       		.byte	0x8
 1262 0761 42       		.byte	0x42
 1263 0762 ED050000 		.4byte	0x5ed
 1264 0766 1C40     		.2byte	0x401c
 1265 0768 16       		.uleb128 0x16
 1266 0769 33120000 		.4byte	.LASF215
 1267 076d 08       		.byte	0x8
 1268 076e 43       		.byte	0x43
 1269 076f 78050000 		.4byte	0x578
 1270 0773 2040     		.2byte	0x4020
 1271 0775 00       		.byte	0
 1272 0776 0C       		.uleb128 0xc
 1273 0777 E0060000 		.4byte	0x6e0
 1274 077b 86070000 		.4byte	0x786
 1275 077f 0D       		.uleb128 0xd
 1276 0780 71050000 		.4byte	0x571
 1277 0784 7F       		.byte	0x7f
 1278 0785 00       		.byte	0
 1279 0786 06       		.uleb128 0x6
 1280 0787 C2060000 		.4byte	.LASF216
 1281 078b 08       		.byte	0x8
 1282 078c 44       		.byte	0x44
 1283 078d EB060000 		.4byte	0x6eb
 1284 0791 10       		.uleb128 0x10
 1285 0792 5E0B0000 		.4byte	.LASF217
 1286 0796 09       		.byte	0x9
 1287 0797 3106     		.2byte	0x631
 1288 0799 E0060000 		.4byte	0x6e0
 1289 079d 10       		.uleb128 0x10
 1290 079e 2C180000 		.4byte	.LASF218
 1291 07a2 09       		.byte	0x9
 1292 07a3 3206     		.2byte	0x632
 1293 07a5 86070000 		.4byte	0x786
 1294 07a9 05       		.uleb128 0x5
 1295 07aa 08       		.byte	0x8
 1296 07ab 04       		.byte	0x4
 1297 07ac 15120000 		.4byte	.LASF219
 1298 07b0 12       		.uleb128 0x12
 1299 07b1 B8       		.byte	0xb8
 1300 07b2 0A       		.byte	0xa
 1301 07b3 34       		.byte	0x34
 1302 07b4 C10B0000 		.4byte	0xbc1
 1303 07b8 14       		.uleb128 0x14
 1304 07b9 28030000 		.4byte	.LASF220
 1305 07bd 0A       		.byte	0xa
 1306 07be 37       		.byte	0x37
 1307 07bf 9A040000 		.4byte	0x49a
 1308 07c3 00       		.byte	0
 1309 07c4 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 91


 1310 07c5 B0010000 		.4byte	.LASF221
 1311 07c9 0A       		.byte	0xa
 1312 07ca 38       		.byte	0x38
 1313 07cb 9A040000 		.4byte	0x49a
 1314 07cf 04       		.byte	0x4
 1315 07d0 14       		.uleb128 0x14
 1316 07d1 97010000 		.4byte	.LASF222
 1317 07d5 0A       		.byte	0xa
 1318 07d6 39       		.byte	0x39
 1319 07d7 9A040000 		.4byte	0x49a
 1320 07db 08       		.byte	0x8
 1321 07dc 14       		.uleb128 0x14
 1322 07dd 6C080000 		.4byte	.LASF223
 1323 07e1 0A       		.byte	0xa
 1324 07e2 3A       		.byte	0x3a
 1325 07e3 9A040000 		.4byte	0x49a
 1326 07e7 0C       		.byte	0xc
 1327 07e8 14       		.uleb128 0x14
 1328 07e9 2A120000 		.4byte	.LASF224
 1329 07ed 0A       		.byte	0xa
 1330 07ee 3B       		.byte	0x3b
 1331 07ef 9A040000 		.4byte	0x49a
 1332 07f3 10       		.byte	0x10
 1333 07f4 14       		.uleb128 0x14
 1334 07f5 DB0F0000 		.4byte	.LASF225
 1335 07f9 0A       		.byte	0xa
 1336 07fa 3C       		.byte	0x3c
 1337 07fb 9A040000 		.4byte	0x49a
 1338 07ff 14       		.byte	0x14
 1339 0800 14       		.uleb128 0x14
 1340 0801 4E0A0000 		.4byte	.LASF226
 1341 0805 0A       		.byte	0xa
 1342 0806 3D       		.byte	0x3d
 1343 0807 9A040000 		.4byte	0x49a
 1344 080b 18       		.byte	0x18
 1345 080c 14       		.uleb128 0x14
 1346 080d 061B0000 		.4byte	.LASF227
 1347 0811 0A       		.byte	0xa
 1348 0812 3E       		.byte	0x3e
 1349 0813 9A040000 		.4byte	0x49a
 1350 0817 1C       		.byte	0x1c
 1351 0818 14       		.uleb128 0x14
 1352 0819 200F0000 		.4byte	.LASF228
 1353 081d 0A       		.byte	0xa
 1354 081e 3F       		.byte	0x3f
 1355 081f 9A040000 		.4byte	0x49a
 1356 0823 20       		.byte	0x20
 1357 0824 14       		.uleb128 0x14
 1358 0825 370F0000 		.4byte	.LASF229
 1359 0829 0A       		.byte	0xa
 1360 082a 40       		.byte	0x40
 1361 082b 9A040000 		.4byte	0x49a
 1362 082f 24       		.byte	0x24
 1363 0830 14       		.uleb128 0x14
 1364 0831 0D140000 		.4byte	.LASF230
 1365 0835 0A       		.byte	0xa
 1366 0836 43       		.byte	0x43
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 92


 1367 0837 6E040000 		.4byte	0x46e
 1368 083b 28       		.byte	0x28
 1369 083c 14       		.uleb128 0x14
 1370 083d D9130000 		.4byte	.LASF231
 1371 0841 0A       		.byte	0xa
 1372 0842 44       		.byte	0x44
 1373 0843 6E040000 		.4byte	0x46e
 1374 0847 29       		.byte	0x29
 1375 0848 14       		.uleb128 0x14
 1376 0849 F7120000 		.4byte	.LASF232
 1377 084d 0A       		.byte	0xa
 1378 084e 45       		.byte	0x45
 1379 084f 6E040000 		.4byte	0x46e
 1380 0853 2A       		.byte	0x2a
 1381 0854 14       		.uleb128 0x14
 1382 0855 83140000 		.4byte	.LASF233
 1383 0859 0A       		.byte	0xa
 1384 085a 46       		.byte	0x46
 1385 085b 6E040000 		.4byte	0x46e
 1386 085f 2B       		.byte	0x2b
 1387 0860 14       		.uleb128 0x14
 1388 0861 36140000 		.4byte	.LASF234
 1389 0865 0A       		.byte	0xa
 1390 0866 47       		.byte	0x47
 1391 0867 6E040000 		.4byte	0x46e
 1392 086b 2C       		.byte	0x2c
 1393 086c 14       		.uleb128 0x14
 1394 086d D0160000 		.4byte	.LASF235
 1395 0871 0A       		.byte	0xa
 1396 0872 48       		.byte	0x48
 1397 0873 6E040000 		.4byte	0x46e
 1398 0877 2D       		.byte	0x2d
 1399 0878 14       		.uleb128 0x14
 1400 0879 7A1C0000 		.4byte	.LASF236
 1401 087d 0A       		.byte	0xa
 1402 087e 49       		.byte	0x49
 1403 087f 6E040000 		.4byte	0x46e
 1404 0883 2E       		.byte	0x2e
 1405 0884 14       		.uleb128 0x14
 1406 0885 32030000 		.4byte	.LASF237
 1407 0889 0A       		.byte	0xa
 1408 088a 4A       		.byte	0x4a
 1409 088b 6E040000 		.4byte	0x46e
 1410 088f 2F       		.byte	0x2f
 1411 0890 14       		.uleb128 0x14
 1412 0891 B0050000 		.4byte	.LASF238
 1413 0895 0A       		.byte	0xa
 1414 0896 4B       		.byte	0x4b
 1415 0897 6E040000 		.4byte	0x46e
 1416 089b 30       		.byte	0x30
 1417 089c 14       		.uleb128 0x14
 1418 089d 96100000 		.4byte	.LASF239
 1419 08a1 0A       		.byte	0xa
 1420 08a2 4E       		.byte	0x4e
 1421 08a3 6E040000 		.4byte	0x46e
 1422 08a7 31       		.byte	0x31
 1423 08a8 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 93


 1424 08a9 0B1A0000 		.4byte	.LASF240
 1425 08ad 0A       		.byte	0xa
 1426 08ae 4F       		.byte	0x4f
 1427 08af 6E040000 		.4byte	0x46e
 1428 08b3 32       		.byte	0x32
 1429 08b4 14       		.uleb128 0x14
 1430 08b5 661B0000 		.4byte	.LASF241
 1431 08b9 0A       		.byte	0xa
 1432 08ba 50       		.byte	0x50
 1433 08bb 6E040000 		.4byte	0x46e
 1434 08bf 33       		.byte	0x33
 1435 08c0 14       		.uleb128 0x14
 1436 08c1 290C0000 		.4byte	.LASF242
 1437 08c5 0A       		.byte	0xa
 1438 08c6 51       		.byte	0x51
 1439 08c7 6E040000 		.4byte	0x46e
 1440 08cb 34       		.byte	0x34
 1441 08cc 14       		.uleb128 0x14
 1442 08cd 2C080000 		.4byte	.LASF243
 1443 08d1 0A       		.byte	0xa
 1444 08d2 52       		.byte	0x52
 1445 08d3 79040000 		.4byte	0x479
 1446 08d7 36       		.byte	0x36
 1447 08d8 14       		.uleb128 0x14
 1448 08d9 BA040000 		.4byte	.LASF244
 1449 08dd 0A       		.byte	0xa
 1450 08de 53       		.byte	0x53
 1451 08df 79040000 		.4byte	0x479
 1452 08e3 38       		.byte	0x38
 1453 08e4 14       		.uleb128 0x14
 1454 08e5 76030000 		.4byte	.LASF245
 1455 08e9 0A       		.byte	0xa
 1456 08ea 54       		.byte	0x54
 1457 08eb 79040000 		.4byte	0x479
 1458 08ef 3A       		.byte	0x3a
 1459 08f0 14       		.uleb128 0x14
 1460 08f1 19030000 		.4byte	.LASF246
 1461 08f5 0A       		.byte	0xa
 1462 08f6 55       		.byte	0x55
 1463 08f7 6E040000 		.4byte	0x46e
 1464 08fb 3C       		.byte	0x3c
 1465 08fc 14       		.uleb128 0x14
 1466 08fd 96090000 		.4byte	.LASF247
 1467 0901 0A       		.byte	0xa
 1468 0902 56       		.byte	0x56
 1469 0903 6E040000 		.4byte	0x46e
 1470 0907 3D       		.byte	0x3d
 1471 0908 14       		.uleb128 0x14
 1472 0909 CB120000 		.4byte	.LASF248
 1473 090d 0A       		.byte	0xa
 1474 090e 57       		.byte	0x57
 1475 090f 6E040000 		.4byte	0x46e
 1476 0913 3E       		.byte	0x3e
 1477 0914 14       		.uleb128 0x14
 1478 0915 B8080000 		.4byte	.LASF249
 1479 0919 0A       		.byte	0xa
 1480 091a 58       		.byte	0x58
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 94


 1481 091b 6E040000 		.4byte	0x46e
 1482 091f 3F       		.byte	0x3f
 1483 0920 14       		.uleb128 0x14
 1484 0921 56020000 		.4byte	.LASF250
 1485 0925 0A       		.byte	0xa
 1486 0926 59       		.byte	0x59
 1487 0927 6E040000 		.4byte	0x46e
 1488 092b 40       		.byte	0x40
 1489 092c 14       		.uleb128 0x14
 1490 092d E7100000 		.4byte	.LASF251
 1491 0931 0A       		.byte	0xa
 1492 0932 5A       		.byte	0x5a
 1493 0933 6E040000 		.4byte	0x46e
 1494 0937 41       		.byte	0x41
 1495 0938 14       		.uleb128 0x14
 1496 0939 11070000 		.4byte	.LASF252
 1497 093d 0A       		.byte	0xa
 1498 093e 5B       		.byte	0x5b
 1499 093f 6E040000 		.4byte	0x46e
 1500 0943 42       		.byte	0x42
 1501 0944 14       		.uleb128 0x14
 1502 0945 530B0000 		.4byte	.LASF253
 1503 0949 0A       		.byte	0xa
 1504 094a 5C       		.byte	0x5c
 1505 094b 6E040000 		.4byte	0x46e
 1506 094f 43       		.byte	0x43
 1507 0950 14       		.uleb128 0x14
 1508 0951 F70C0000 		.4byte	.LASF254
 1509 0955 0A       		.byte	0xa
 1510 0956 5D       		.byte	0x5d
 1511 0957 6E040000 		.4byte	0x46e
 1512 095b 44       		.byte	0x44
 1513 095c 14       		.uleb128 0x14
 1514 095d 91140000 		.4byte	.LASF255
 1515 0961 0A       		.byte	0xa
 1516 0962 5E       		.byte	0x5e
 1517 0963 9A040000 		.4byte	0x49a
 1518 0967 48       		.byte	0x48
 1519 0968 14       		.uleb128 0x14
 1520 0969 69040000 		.4byte	.LASF256
 1521 096d 0A       		.byte	0xa
 1522 096e 5F       		.byte	0x5f
 1523 096f 9A040000 		.4byte	0x49a
 1524 0973 4C       		.byte	0x4c
 1525 0974 14       		.uleb128 0x14
 1526 0975 4A190000 		.4byte	.LASF257
 1527 0979 0A       		.byte	0xa
 1528 097a 60       		.byte	0x60
 1529 097b 6E040000 		.4byte	0x46e
 1530 097f 50       		.byte	0x50
 1531 0980 14       		.uleb128 0x14
 1532 0981 FB090000 		.4byte	.LASF258
 1533 0985 0A       		.byte	0xa
 1534 0986 61       		.byte	0x61
 1535 0987 6E040000 		.4byte	0x46e
 1536 098b 51       		.byte	0x51
 1537 098c 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 95


 1538 098d BA070000 		.4byte	.LASF259
 1539 0991 0A       		.byte	0xa
 1540 0992 62       		.byte	0x62
 1541 0993 6E040000 		.4byte	0x46e
 1542 0997 52       		.byte	0x52
 1543 0998 14       		.uleb128 0x14
 1544 0999 C3110000 		.4byte	.LASF260
 1545 099d 0A       		.byte	0xa
 1546 099e 63       		.byte	0x63
 1547 099f 6E040000 		.4byte	0x46e
 1548 09a3 53       		.byte	0x53
 1549 09a4 14       		.uleb128 0x14
 1550 09a5 AB180000 		.4byte	.LASF261
 1551 09a9 0A       		.byte	0xa
 1552 09aa 64       		.byte	0x64
 1553 09ab 6E040000 		.4byte	0x46e
 1554 09af 54       		.byte	0x54
 1555 09b0 14       		.uleb128 0x14
 1556 09b1 310A0000 		.4byte	.LASF262
 1557 09b5 0A       		.byte	0xa
 1558 09b6 65       		.byte	0x65
 1559 09b7 6E040000 		.4byte	0x46e
 1560 09bb 55       		.byte	0x55
 1561 09bc 14       		.uleb128 0x14
 1562 09bd 3F170000 		.4byte	.LASF263
 1563 09c1 0A       		.byte	0xa
 1564 09c2 66       		.byte	0x66
 1565 09c3 6E040000 		.4byte	0x46e
 1566 09c7 56       		.byte	0x56
 1567 09c8 14       		.uleb128 0x14
 1568 09c9 0F1B0000 		.4byte	.LASF264
 1569 09cd 0A       		.byte	0xa
 1570 09ce 67       		.byte	0x67
 1571 09cf 6E040000 		.4byte	0x46e
 1572 09d3 57       		.byte	0x57
 1573 09d4 14       		.uleb128 0x14
 1574 09d5 78090000 		.4byte	.LASF265
 1575 09d9 0A       		.byte	0xa
 1576 09da 68       		.byte	0x68
 1577 09db 6E040000 		.4byte	0x46e
 1578 09df 58       		.byte	0x58
 1579 09e0 14       		.uleb128 0x14
 1580 09e1 961B0000 		.4byte	.LASF266
 1581 09e5 0A       		.byte	0xa
 1582 09e6 69       		.byte	0x69
 1583 09e7 6E040000 		.4byte	0x46e
 1584 09eb 59       		.byte	0x59
 1585 09ec 14       		.uleb128 0x14
 1586 09ed 001A0000 		.4byte	.LASF267
 1587 09f1 0A       		.byte	0xa
 1588 09f2 6E       		.byte	0x6e
 1589 09f3 84040000 		.4byte	0x484
 1590 09f7 5A       		.byte	0x5a
 1591 09f8 14       		.uleb128 0x14
 1592 09f9 D0010000 		.4byte	.LASF268
 1593 09fd 0A       		.byte	0xa
 1594 09fe 6F       		.byte	0x6f
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 96


 1595 09ff 84040000 		.4byte	0x484
 1596 0a03 5C       		.byte	0x5c
 1597 0a04 14       		.uleb128 0x14
 1598 0a05 280F0000 		.4byte	.LASF269
 1599 0a09 0A       		.byte	0xa
 1600 0a0a 70       		.byte	0x70
 1601 0a0b 6E040000 		.4byte	0x46e
 1602 0a0f 5E       		.byte	0x5e
 1603 0a10 14       		.uleb128 0x14
 1604 0a11 351A0000 		.4byte	.LASF270
 1605 0a15 0A       		.byte	0xa
 1606 0a16 71       		.byte	0x71
 1607 0a17 6E040000 		.4byte	0x46e
 1608 0a1b 5F       		.byte	0x5f
 1609 0a1c 14       		.uleb128 0x14
 1610 0a1d 6C0B0000 		.4byte	.LASF271
 1611 0a21 0A       		.byte	0xa
 1612 0a22 72       		.byte	0x72
 1613 0a23 6E040000 		.4byte	0x46e
 1614 0a27 60       		.byte	0x60
 1615 0a28 14       		.uleb128 0x14
 1616 0a29 EF0D0000 		.4byte	.LASF272
 1617 0a2d 0A       		.byte	0xa
 1618 0a2e 73       		.byte	0x73
 1619 0a2f 9A040000 		.4byte	0x49a
 1620 0a33 64       		.byte	0x64
 1621 0a34 14       		.uleb128 0x14
 1622 0a35 A11C0000 		.4byte	.LASF273
 1623 0a39 0A       		.byte	0xa
 1624 0a3a 76       		.byte	0x76
 1625 0a3b 84040000 		.4byte	0x484
 1626 0a3f 68       		.byte	0x68
 1627 0a40 14       		.uleb128 0x14
 1628 0a41 48120000 		.4byte	.LASF274
 1629 0a45 0A       		.byte	0xa
 1630 0a46 77       		.byte	0x77
 1631 0a47 84040000 		.4byte	0x484
 1632 0a4b 6A       		.byte	0x6a
 1633 0a4c 14       		.uleb128 0x14
 1634 0a4d F30F0000 		.4byte	.LASF275
 1635 0a51 0A       		.byte	0xa
 1636 0a52 78       		.byte	0x78
 1637 0a53 84040000 		.4byte	0x484
 1638 0a57 6C       		.byte	0x6c
 1639 0a58 14       		.uleb128 0x14
 1640 0a59 23040000 		.4byte	.LASF276
 1641 0a5d 0A       		.byte	0xa
 1642 0a5e 79       		.byte	0x79
 1643 0a5f 84040000 		.4byte	0x484
 1644 0a63 6E       		.byte	0x6e
 1645 0a64 14       		.uleb128 0x14
 1646 0a65 590E0000 		.4byte	.LASF277
 1647 0a69 0A       		.byte	0xa
 1648 0a6a 7B       		.byte	0x7b
 1649 0a6b 6E040000 		.4byte	0x46e
 1650 0a6f 70       		.byte	0x70
 1651 0a70 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 97


 1652 0a71 BC050000 		.4byte	.LASF278
 1653 0a75 0A       		.byte	0xa
 1654 0a76 7C       		.byte	0x7c
 1655 0a77 6E040000 		.4byte	0x46e
 1656 0a7b 71       		.byte	0x71
 1657 0a7c 14       		.uleb128 0x14
 1658 0a7d 4A040000 		.4byte	.LASF279
 1659 0a81 0A       		.byte	0xa
 1660 0a82 7D       		.byte	0x7d
 1661 0a83 6E040000 		.4byte	0x46e
 1662 0a87 72       		.byte	0x72
 1663 0a88 14       		.uleb128 0x14
 1664 0a89 74020000 		.4byte	.LASF280
 1665 0a8d 0A       		.byte	0xa
 1666 0a8e 7E       		.byte	0x7e
 1667 0a8f 6E040000 		.4byte	0x46e
 1668 0a93 73       		.byte	0x73
 1669 0a94 14       		.uleb128 0x14
 1670 0a95 5B130000 		.4byte	.LASF281
 1671 0a99 0A       		.byte	0xa
 1672 0a9a 80       		.byte	0x80
 1673 0a9b 84040000 		.4byte	0x484
 1674 0a9f 74       		.byte	0x74
 1675 0aa0 14       		.uleb128 0x14
 1676 0aa1 D5110000 		.4byte	.LASF282
 1677 0aa5 0A       		.byte	0xa
 1678 0aa6 81       		.byte	0x81
 1679 0aa7 84040000 		.4byte	0x484
 1680 0aab 76       		.byte	0x76
 1681 0aac 14       		.uleb128 0x14
 1682 0aad AA0E0000 		.4byte	.LASF283
 1683 0ab1 0A       		.byte	0xa
 1684 0ab2 82       		.byte	0x82
 1685 0ab3 84040000 		.4byte	0x484
 1686 0ab7 78       		.byte	0x78
 1687 0ab8 14       		.uleb128 0x14
 1688 0ab9 E1070000 		.4byte	.LASF284
 1689 0abd 0A       		.byte	0xa
 1690 0abe 83       		.byte	0x83
 1691 0abf 84040000 		.4byte	0x484
 1692 0ac3 7A       		.byte	0x7a
 1693 0ac4 14       		.uleb128 0x14
 1694 0ac5 950E0000 		.4byte	.LASF285
 1695 0ac9 0A       		.byte	0xa
 1696 0aca 86       		.byte	0x86
 1697 0acb 6E040000 		.4byte	0x46e
 1698 0acf 7C       		.byte	0x7c
 1699 0ad0 14       		.uleb128 0x14
 1700 0ad1 5B190000 		.4byte	.LASF286
 1701 0ad5 0A       		.byte	0xa
 1702 0ad6 87       		.byte	0x87
 1703 0ad7 6E040000 		.4byte	0x46e
 1704 0adb 7D       		.byte	0x7d
 1705 0adc 14       		.uleb128 0x14
 1706 0add 57070000 		.4byte	.LASF287
 1707 0ae1 0A       		.byte	0xa
 1708 0ae2 88       		.byte	0x88
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 98


 1709 0ae3 6E040000 		.4byte	0x46e
 1710 0ae7 7E       		.byte	0x7e
 1711 0ae8 14       		.uleb128 0x14
 1712 0ae9 CF060000 		.4byte	.LASF288
 1713 0aed 0A       		.byte	0xa
 1714 0aee 89       		.byte	0x89
 1715 0aef 6E040000 		.4byte	0x46e
 1716 0af3 7F       		.byte	0x7f
 1717 0af4 14       		.uleb128 0x14
 1718 0af5 F6070000 		.4byte	.LASF289
 1719 0af9 0A       		.byte	0xa
 1720 0afa 8A       		.byte	0x8a
 1721 0afb 6E040000 		.4byte	0x46e
 1722 0aff 80       		.byte	0x80
 1723 0b00 14       		.uleb128 0x14
 1724 0b01 D5000000 		.4byte	.LASF290
 1725 0b05 0A       		.byte	0xa
 1726 0b06 8D       		.byte	0x8d
 1727 0b07 9A040000 		.4byte	0x49a
 1728 0b0b 84       		.byte	0x84
 1729 0b0c 14       		.uleb128 0x14
 1730 0b0d 2F160000 		.4byte	.LASF291
 1731 0b11 0A       		.byte	0xa
 1732 0b12 8E       		.byte	0x8e
 1733 0b13 9A040000 		.4byte	0x49a
 1734 0b17 88       		.byte	0x88
 1735 0b18 14       		.uleb128 0x14
 1736 0b19 A3080000 		.4byte	.LASF292
 1737 0b1d 0A       		.byte	0xa
 1738 0b1e 8F       		.byte	0x8f
 1739 0b1f 9A040000 		.4byte	0x49a
 1740 0b23 8C       		.byte	0x8c
 1741 0b24 14       		.uleb128 0x14
 1742 0b25 81170000 		.4byte	.LASF293
 1743 0b29 0A       		.byte	0xa
 1744 0b2a 90       		.byte	0x90
 1745 0b2b 9A040000 		.4byte	0x49a
 1746 0b2f 90       		.byte	0x90
 1747 0b30 14       		.uleb128 0x14
 1748 0b31 AB150000 		.4byte	.LASF294
 1749 0b35 0A       		.byte	0xa
 1750 0b36 91       		.byte	0x91
 1751 0b37 9A040000 		.4byte	0x49a
 1752 0b3b 94       		.byte	0x94
 1753 0b3c 14       		.uleb128 0x14
 1754 0b3d D1050000 		.4byte	.LASF295
 1755 0b41 0A       		.byte	0xa
 1756 0b42 92       		.byte	0x92
 1757 0b43 9A040000 		.4byte	0x49a
 1758 0b47 98       		.byte	0x98
 1759 0b48 14       		.uleb128 0x14
 1760 0b49 89160000 		.4byte	.LASF296
 1761 0b4d 0A       		.byte	0xa
 1762 0b4e 93       		.byte	0x93
 1763 0b4f 9A040000 		.4byte	0x49a
 1764 0b53 9C       		.byte	0x9c
 1765 0b54 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 99


 1766 0b55 3D0B0000 		.4byte	.LASF297
 1767 0b59 0A       		.byte	0xa
 1768 0b5a 94       		.byte	0x94
 1769 0b5b 9A040000 		.4byte	0x49a
 1770 0b5f A0       		.byte	0xa0
 1771 0b60 14       		.uleb128 0x14
 1772 0b61 BB010000 		.4byte	.LASF298
 1773 0b65 0A       		.byte	0xa
 1774 0b66 95       		.byte	0x95
 1775 0b67 84040000 		.4byte	0x484
 1776 0b6b A4       		.byte	0xa4
 1777 0b6c 14       		.uleb128 0x14
 1778 0b6d 3C130000 		.4byte	.LASF299
 1779 0b71 0A       		.byte	0xa
 1780 0b72 96       		.byte	0x96
 1781 0b73 84040000 		.4byte	0x484
 1782 0b77 A6       		.byte	0xa6
 1783 0b78 14       		.uleb128 0x14
 1784 0b79 25170000 		.4byte	.LASF300
 1785 0b7d 0A       		.byte	0xa
 1786 0b7e 97       		.byte	0x97
 1787 0b7f 84040000 		.4byte	0x484
 1788 0b83 A8       		.byte	0xa8
 1789 0b84 14       		.uleb128 0x14
 1790 0b85 040F0000 		.4byte	.LASF301
 1791 0b89 0A       		.byte	0xa
 1792 0b8a 98       		.byte	0x98
 1793 0b8b 84040000 		.4byte	0x484
 1794 0b8f AA       		.byte	0xaa
 1795 0b90 14       		.uleb128 0x14
 1796 0b91 77040000 		.4byte	.LASF302
 1797 0b95 0A       		.byte	0xa
 1798 0b96 99       		.byte	0x99
 1799 0b97 84040000 		.4byte	0x484
 1800 0b9b AC       		.byte	0xac
 1801 0b9c 14       		.uleb128 0x14
 1802 0b9d 13110000 		.4byte	.LASF303
 1803 0ba1 0A       		.byte	0xa
 1804 0ba2 9A       		.byte	0x9a
 1805 0ba3 84040000 		.4byte	0x484
 1806 0ba7 AE       		.byte	0xae
 1807 0ba8 14       		.uleb128 0x14
 1808 0ba9 95040000 		.4byte	.LASF304
 1809 0bad 0A       		.byte	0xa
 1810 0bae 9D       		.byte	0x9d
 1811 0baf 84040000 		.4byte	0x484
 1812 0bb3 B0       		.byte	0xb0
 1813 0bb4 14       		.uleb128 0x14
 1814 0bb5 36180000 		.4byte	.LASF305
 1815 0bb9 0A       		.byte	0xa
 1816 0bba 9E       		.byte	0x9e
 1817 0bbb 9A040000 		.4byte	0x49a
 1818 0bbf B4       		.byte	0xb4
 1819 0bc0 00       		.byte	0
 1820 0bc1 06       		.uleb128 0x6
 1821 0bc2 821A0000 		.4byte	.LASF306
 1822 0bc6 0A       		.byte	0xa
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 100


 1823 0bc7 9F       		.byte	0x9f
 1824 0bc8 B0070000 		.4byte	0x7b0
 1825 0bcc 10       		.uleb128 0x10
 1826 0bcd 43190000 		.4byte	.LASF307
 1827 0bd1 0B       		.byte	0xb
 1828 0bd2 F601     		.2byte	0x1f6
 1829 0bd4 D80B0000 		.4byte	0xbd8
 1830 0bd8 05       		.uleb128 0x5
 1831 0bd9 01       		.byte	0x1
 1832 0bda 08       		.byte	0x8
 1833 0bdb 800C0000 		.4byte	.LASF308
 1834 0bdf 05       		.uleb128 0x5
 1835 0be0 04       		.byte	0x4
 1836 0be1 04       		.byte	0x4
 1837 0be2 31170000 		.4byte	.LASF309
 1838 0be6 05       		.uleb128 0x5
 1839 0be7 08       		.byte	0x8
 1840 0be8 04       		.byte	0x4
 1841 0be9 FF1A0000 		.4byte	.LASF310
 1842 0bed 10       		.uleb128 0x10
 1843 0bee F91A0000 		.4byte	.LASF311
 1844 0bf2 0B       		.byte	0xb
 1845 0bf3 EA03     		.2byte	0x3ea
 1846 0bf5 6E040000 		.4byte	0x46e
 1847 0bf9 17       		.uleb128 0x17
 1848 0bfa 08       		.byte	0x8
 1849 0bfb 0C       		.byte	0xc
 1850 0bfc 2D01     		.2byte	0x12d
 1851 0bfe 1D0C0000 		.4byte	0xc1d
 1852 0c02 09       		.uleb128 0x9
 1853 0c03 510E0000 		.4byte	.LASF312
 1854 0c07 0C       		.byte	0xc
 1855 0c08 2E01     		.2byte	0x12e
 1856 0c0a ED030000 		.4byte	0x3ed
 1857 0c0e 00       		.byte	0
 1858 0c0f 09       		.uleb128 0x9
 1859 0c10 9F160000 		.4byte	.LASF313
 1860 0c14 0C       		.byte	0xc
 1861 0c15 3201     		.2byte	0x132
 1862 0c17 9A040000 		.4byte	0x49a
 1863 0c1b 04       		.byte	0x4
 1864 0c1c 00       		.byte	0
 1865 0c1d 10       		.uleb128 0x10
 1866 0c1e A0010000 		.4byte	.LASF314
 1867 0c22 0C       		.byte	0xc
 1868 0c23 3301     		.2byte	0x133
 1869 0c25 F90B0000 		.4byte	0xbf9
 1870 0c29 18       		.uleb128 0x18
 1871 0c2a 04       		.byte	0x4
 1872 0c2b 05       		.uleb128 0x5
 1873 0c2c 01       		.byte	0x1
 1874 0c2d 02       		.byte	0x2
 1875 0c2e 210A0000 		.4byte	.LASF315
 1876 0c32 19       		.uleb128 0x19
 1877 0c33 04       		.byte	0x4
 1878 0c34 380C0000 		.4byte	0xc38
 1879 0c38 1A       		.uleb128 0x1a
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 101


 1880 0c39 430C0000 		.4byte	0xc43
 1881 0c3d 1B       		.uleb128 0x1b
 1882 0c3e 9A040000 		.4byte	0x49a
 1883 0c42 00       		.byte	0
 1884 0c43 10       		.uleb128 0x10
 1885 0c44 62000000 		.4byte	.LASF316
 1886 0c48 0D       		.byte	0xd
 1887 0c49 F201     		.2byte	0x1f2
 1888 0c4b 320C0000 		.4byte	0xc32
 1889 0c4f 1C       		.uleb128 0x1c
 1890 0c50 94180000 		.4byte	.LASF327
 1891 0c54 24       		.byte	0x24
 1892 0c55 0D       		.byte	0xd
 1893 0c56 7402     		.2byte	0x274
 1894 0c58 D20C0000 		.4byte	0xcd2
 1895 0c5c 09       		.uleb128 0x9
 1896 0c5d 1F0E0000 		.4byte	.LASF317
 1897 0c61 0D       		.byte	0xd
 1898 0c62 7702     		.2byte	0x277
 1899 0c64 78050000 		.4byte	0x578
 1900 0c68 00       		.byte	0
 1901 0c69 09       		.uleb128 0x9
 1902 0c6a 57090000 		.4byte	.LASF318
 1903 0c6e 0D       		.byte	0xd
 1904 0c6f 7902     		.2byte	0x279
 1905 0c71 290C0000 		.4byte	0xc29
 1906 0c75 04       		.byte	0x4
 1907 0c76 09       		.uleb128 0x9
 1908 0c77 62080000 		.4byte	.LASF319
 1909 0c7b 0D       		.byte	0xd
 1910 0c7c 7A02     		.2byte	0x27a
 1911 0c7e 9A040000 		.4byte	0x49a
 1912 0c82 08       		.byte	0x8
 1913 0c83 09       		.uleb128 0x9
 1914 0c84 A80D0000 		.4byte	.LASF320
 1915 0c88 0D       		.byte	0xd
 1916 0c89 7B02     		.2byte	0x27b
 1917 0c8b 78050000 		.4byte	0x578
 1918 0c8f 0C       		.byte	0xc
 1919 0c90 09       		.uleb128 0x9
 1920 0c91 B2110000 		.4byte	.LASF321
 1921 0c95 0D       		.byte	0xd
 1922 0c96 7D02     		.2byte	0x27d
 1923 0c98 290C0000 		.4byte	0xc29
 1924 0c9c 10       		.byte	0x10
 1925 0c9d 09       		.uleb128 0x9
 1926 0c9e 270A0000 		.4byte	.LASF322
 1927 0ca2 0D       		.byte	0xd
 1928 0ca3 7E02     		.2byte	0x27e
 1929 0ca5 9A040000 		.4byte	0x49a
 1930 0ca9 14       		.byte	0x14
 1931 0caa 09       		.uleb128 0x9
 1932 0cab A5020000 		.4byte	.LASF323
 1933 0caf 0D       		.byte	0xd
 1934 0cb0 7F02     		.2byte	0x27f
 1935 0cb2 78050000 		.4byte	0x578
 1936 0cb6 18       		.byte	0x18
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 102


 1937 0cb7 09       		.uleb128 0x9
 1938 0cb8 0D0A0000 		.4byte	.LASF324
 1939 0cbc 0D       		.byte	0xd
 1940 0cbd 8502     		.2byte	0x285
 1941 0cbf 430C0000 		.4byte	0xc43
 1942 0cc3 1C       		.byte	0x1c
 1943 0cc4 09       		.uleb128 0x9
 1944 0cc5 D31A0000 		.4byte	.LASF325
 1945 0cc9 0D       		.byte	0xd
 1946 0cca 8802     		.2byte	0x288
 1947 0ccc 9A040000 		.4byte	0x49a
 1948 0cd0 20       		.byte	0x20
 1949 0cd1 00       		.byte	0
 1950 0cd2 10       		.uleb128 0x10
 1951 0cd3 02100000 		.4byte	.LASF326
 1952 0cd7 0D       		.byte	0xd
 1953 0cd8 8B02     		.2byte	0x28b
 1954 0cda 4F0C0000 		.4byte	0xc4f
 1955 0cde 1D       		.uleb128 0x1d
 1956 0cdf 191A0000 		.4byte	.LASF328
 1957 0ce3 4C       		.byte	0x4c
 1958 0ce4 0E       		.byte	0xe
 1959 0ce5 2F       		.byte	0x2f
 1960 0ce6 CF0D0000 		.4byte	0xdcf
 1961 0cea 14       		.uleb128 0x14
 1962 0ceb E1190000 		.4byte	.LASF329
 1963 0cef 0E       		.byte	0xe
 1964 0cf0 31       		.byte	0x31
 1965 0cf1 9A040000 		.4byte	0x49a
 1966 0cf5 00       		.byte	0
 1967 0cf6 14       		.uleb128 0x14
 1968 0cf7 290D0000 		.4byte	.LASF330
 1969 0cfb 0E       		.byte	0xe
 1970 0cfc 33       		.byte	0x33
 1971 0cfd 9A040000 		.4byte	0x49a
 1972 0d01 04       		.byte	0x4
 1973 0d02 14       		.uleb128 0x14
 1974 0d03 40120000 		.4byte	.LASF331
 1975 0d07 0E       		.byte	0xe
 1976 0d08 34       		.byte	0x34
 1977 0d09 9A040000 		.4byte	0x49a
 1978 0d0d 08       		.byte	0x8
 1979 0d0e 14       		.uleb128 0x14
 1980 0d0f B8140000 		.4byte	.LASF332
 1981 0d13 0E       		.byte	0xe
 1982 0d14 35       		.byte	0x35
 1983 0d15 9A040000 		.4byte	0x49a
 1984 0d19 0C       		.byte	0xc
 1985 0d1a 14       		.uleb128 0x14
 1986 0d1b 7D060000 		.4byte	.LASF333
 1987 0d1f 0E       		.byte	0xe
 1988 0d20 37       		.byte	0x37
 1989 0d21 9A040000 		.4byte	0x49a
 1990 0d25 10       		.byte	0x10
 1991 0d26 14       		.uleb128 0x14
 1992 0d27 EB040000 		.4byte	.LASF334
 1993 0d2b 0E       		.byte	0xe
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 103


 1994 0d2c 38       		.byte	0x38
 1995 0d2d 9A040000 		.4byte	0x49a
 1996 0d31 14       		.byte	0x14
 1997 0d32 14       		.uleb128 0x14
 1998 0d33 F4040000 		.4byte	.LASF335
 1999 0d37 0E       		.byte	0xe
 2000 0d38 39       		.byte	0x39
 2001 0d39 9A040000 		.4byte	0x49a
 2002 0d3d 18       		.byte	0x18
 2003 0d3e 14       		.uleb128 0x14
 2004 0d3f C7130000 		.4byte	.LASF336
 2005 0d43 0E       		.byte	0xe
 2006 0d44 3A       		.byte	0x3a
 2007 0d45 2B0C0000 		.4byte	0xc2b
 2008 0d49 1C       		.byte	0x1c
 2009 0d4a 14       		.uleb128 0x14
 2010 0d4b 60060000 		.4byte	.LASF337
 2011 0d4f 0E       		.byte	0xe
 2012 0d50 3C       		.byte	0x3c
 2013 0d51 9A040000 		.4byte	0x49a
 2014 0d55 20       		.byte	0x20
 2015 0d56 14       		.uleb128 0x14
 2016 0d57 EA080000 		.4byte	.LASF338
 2017 0d5b 0E       		.byte	0xe
 2018 0d5c 3D       		.byte	0x3d
 2019 0d5d 9A040000 		.4byte	0x49a
 2020 0d61 24       		.byte	0x24
 2021 0d62 14       		.uleb128 0x14
 2022 0d63 3A0C0000 		.4byte	.LASF339
 2023 0d67 0E       		.byte	0xe
 2024 0d68 3F       		.byte	0x3f
 2025 0d69 9A040000 		.4byte	0x49a
 2026 0d6d 28       		.byte	0x28
 2027 0d6e 14       		.uleb128 0x14
 2028 0d6f 31100000 		.4byte	.LASF340
 2029 0d73 0E       		.byte	0xe
 2030 0d74 40       		.byte	0x40
 2031 0d75 9A040000 		.4byte	0x49a
 2032 0d79 2C       		.byte	0x2c
 2033 0d7a 14       		.uleb128 0x14
 2034 0d7b 43070000 		.4byte	.LASF341
 2035 0d7f 0E       		.byte	0xe
 2036 0d80 42       		.byte	0x42
 2037 0d81 9A040000 		.4byte	0x49a
 2038 0d85 30       		.byte	0x30
 2039 0d86 14       		.uleb128 0x14
 2040 0d87 C4080000 		.4byte	.LASF342
 2041 0d8b 0E       		.byte	0xe
 2042 0d8c 43       		.byte	0x43
 2043 0d8d 9A040000 		.4byte	0x49a
 2044 0d91 34       		.byte	0x34
 2045 0d92 14       		.uleb128 0x14
 2046 0d93 C4020000 		.4byte	.LASF343
 2047 0d97 0E       		.byte	0xe
 2048 0d98 45       		.byte	0x45
 2049 0d99 9A040000 		.4byte	0x49a
 2050 0d9d 38       		.byte	0x38
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 104


 2051 0d9e 14       		.uleb128 0x14
 2052 0d9f 9B000000 		.4byte	.LASF344
 2053 0da3 0E       		.byte	0xe
 2054 0da4 46       		.byte	0x46
 2055 0da5 9A040000 		.4byte	0x49a
 2056 0da9 3C       		.byte	0x3c
 2057 0daa 14       		.uleb128 0x14
 2058 0dab B4030000 		.4byte	.LASF345
 2059 0daf 0E       		.byte	0xe
 2060 0db0 48       		.byte	0x48
 2061 0db1 9A040000 		.4byte	0x49a
 2062 0db5 40       		.byte	0x40
 2063 0db6 14       		.uleb128 0x14
 2064 0db7 27140000 		.4byte	.LASF346
 2065 0dbb 0E       		.byte	0xe
 2066 0dbc 49       		.byte	0x49
 2067 0dbd 9A040000 		.4byte	0x49a
 2068 0dc1 44       		.byte	0x44
 2069 0dc2 14       		.uleb128 0x14
 2070 0dc3 080D0000 		.4byte	.LASF347
 2071 0dc7 0E       		.byte	0xe
 2072 0dc8 4B       		.byte	0x4b
 2073 0dc9 9A040000 		.4byte	0x49a
 2074 0dcd 48       		.byte	0x48
 2075 0dce 00       		.byte	0
 2076 0dcf 06       		.uleb128 0x6
 2077 0dd0 D9120000 		.4byte	.LASF348
 2078 0dd4 0E       		.byte	0xe
 2079 0dd5 4C       		.byte	0x4c
 2080 0dd6 DE0C0000 		.4byte	0xcde
 2081 0dda 19       		.uleb128 0x19
 2082 0ddb 04       		.byte	0x4
 2083 0ddc 91070000 		.4byte	0x791
 2084 0de0 06       		.uleb128 0x6
 2085 0de1 A90F0000 		.4byte	.LASF349
 2086 0de5 0F       		.byte	0xf
 2087 0de6 38       		.byte	0x38
 2088 0de7 39040000 		.4byte	0x439
 2089 0deb 06       		.uleb128 0x6
 2090 0dec 71060000 		.4byte	.LASF350
 2091 0df0 0F       		.byte	0xf
 2092 0df1 39       		.byte	0x39
 2093 0df2 4B040000 		.4byte	0x44b
 2094 0df6 06       		.uleb128 0x6
 2095 0df7 B8110000 		.4byte	.LASF351
 2096 0dfb 0F       		.byte	0xf
 2097 0dfc 3F       		.byte	0x3f
 2098 0dfd 9A040000 		.4byte	0x49a
 2099 0e01 06       		.uleb128 0x6
 2100 0e02 B10D0000 		.4byte	.LASF352
 2101 0e06 10       		.byte	0x10
 2102 0e07 2E       		.byte	0x2e
 2103 0e08 290C0000 		.4byte	0xc29
 2104 0e0c 06       		.uleb128 0x6
 2105 0e0d 56140000 		.4byte	.LASF353
 2106 0e11 11       		.byte	0x11
 2107 0e12 25       		.byte	0x25
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 105


 2108 0e13 010E0000 		.4byte	0xe01
 2109 0e17 02       		.uleb128 0x2
 2110 0e18 01       		.byte	0x1
 2111 0e19 0A040000 		.4byte	0x40a
 2112 0e1d 12       		.byte	0x12
 2113 0e1e 20       		.byte	0x20
 2114 0e1f 3C0E0000 		.4byte	0xe3c
 2115 0e23 04       		.uleb128 0x4
 2116 0e24 410E0000 		.4byte	.LASF354
 2117 0e28 00       		.byte	0
 2118 0e29 04       		.uleb128 0x4
 2119 0e2a 96170000 		.4byte	.LASF355
 2120 0e2e 01       		.byte	0x1
 2121 0e2f 04       		.uleb128 0x4
 2122 0e30 39010000 		.4byte	.LASF356
 2123 0e34 02       		.byte	0x2
 2124 0e35 04       		.uleb128 0x4
 2125 0e36 77190000 		.4byte	.LASF357
 2126 0e3a 03       		.byte	0x3
 2127 0e3b 00       		.byte	0
 2128 0e3c 06       		.uleb128 0x6
 2129 0e3d C61B0000 		.4byte	.LASF358
 2130 0e41 12       		.byte	0x12
 2131 0e42 27       		.byte	0x27
 2132 0e43 170E0000 		.4byte	0xe17
 2133 0e47 1E       		.uleb128 0x1e
 2134 0e48 4B1A0000 		.4byte	.LASF359
 2135 0e4c 03       		.byte	0x3
 2136 0e4d E606     		.2byte	0x6e6
 2137 0e4f 03       		.byte	0x3
 2138 0e50 610E0000 		.4byte	0xe61
 2139 0e54 1F       		.uleb128 0x1f
 2140 0e55 0A080000 		.4byte	.LASF361
 2141 0e59 03       		.byte	0x3
 2142 0e5a E606     		.2byte	0x6e6
 2143 0e5c ED030000 		.4byte	0x3ed
 2144 0e60 00       		.byte	0
 2145 0e61 1E       		.uleb128 0x1e
 2146 0e62 8E060000 		.4byte	.LASF360
 2147 0e66 02       		.byte	0x2
 2148 0e67 3E06     		.2byte	0x63e
 2149 0e69 03       		.byte	0x3
 2150 0e6a 870E0000 		.4byte	0xe87
 2151 0e6e 1F       		.uleb128 0x1f
 2152 0e6f 1D070000 		.4byte	.LASF362
 2153 0e73 02       		.byte	0x2
 2154 0e74 3E06     		.2byte	0x63e
 2155 0e76 DA0D0000 		.4byte	0xdda
 2156 0e7a 1F       		.uleb128 0x1f
 2157 0e7b 8D180000 		.4byte	.LASF363
 2158 0e7f 02       		.byte	0x2
 2159 0e80 3E06     		.2byte	0x63e
 2160 0e82 9A040000 		.4byte	0x49a
 2161 0e86 00       		.byte	0
 2162 0e87 20       		.uleb128 0x20
 2163 0e88 AE1A0000 		.4byte	.LASF387
 2164 0e8c 04       		.byte	0x4
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 106


 2165 0e8d 81       		.byte	0x81
 2166 0e8e 03       		.byte	0x3
 2167 0e8f 1E       		.uleb128 0x1e
 2168 0e90 63020000 		.4byte	.LASF364
 2169 0e94 03       		.byte	0x3
 2170 0e95 8D06     		.2byte	0x68d
 2171 0e97 03       		.byte	0x3
 2172 0e98 A90E0000 		.4byte	0xea9
 2173 0e9c 1F       		.uleb128 0x1f
 2174 0e9d 0A080000 		.4byte	.LASF361
 2175 0ea1 03       		.byte	0x3
 2176 0ea2 8D06     		.2byte	0x68d
 2177 0ea4 ED030000 		.4byte	0x3ed
 2178 0ea8 00       		.byte	0
 2179 0ea9 21       		.uleb128 0x21
 2180 0eaa EB020000 		.4byte	.LASF388
 2181 0eae 01       		.byte	0x1
 2182 0eaf B8       		.byte	0xb8
 2183 0eb0 00000000 		.4byte	.LFB561
 2184 0eb4 50000000 		.4byte	.LFE561-.LFB561
 2185 0eb8 01       		.uleb128 0x1
 2186 0eb9 9C       		.byte	0x9c
 2187 0eba 260F0000 		.4byte	0xf26
 2188 0ebe 22       		.uleb128 0x22
 2189 0ebf 610E0000 		.4byte	0xe61
 2190 0ec3 14000000 		.4byte	.LBB14
 2191 0ec7 0A000000 		.4byte	.LBE14-.LBB14
 2192 0ecb 01       		.byte	0x1
 2193 0ecc C0       		.byte	0xc0
 2194 0ecd E40E0000 		.4byte	0xee4
 2195 0ed1 23       		.uleb128 0x23
 2196 0ed2 7A0E0000 		.4byte	0xe7a
 2197 0ed6 00000000 		.4byte	.LLST0
 2198 0eda 23       		.uleb128 0x23
 2199 0edb 6E0E0000 		.4byte	0xe6e
 2200 0edf 14000000 		.4byte	.LLST1
 2201 0ee3 00       		.byte	0
 2202 0ee4 22       		.uleb128 0x22
 2203 0ee5 470E0000 		.4byte	0xe47
 2204 0ee9 24000000 		.4byte	.LBB16
 2205 0eed 2C000000 		.4byte	.LBE16-.LBB16
 2206 0ef1 01       		.byte	0x1
 2207 0ef2 C1       		.byte	0xc1
 2208 0ef3 010F0000 		.4byte	0xf01
 2209 0ef7 23       		.uleb128 0x23
 2210 0ef8 540E0000 		.4byte	0xe54
 2211 0efc 2C000000 		.4byte	.LLST2
 2212 0f00 00       		.byte	0
 2213 0f01 24       		.uleb128 0x24
 2214 0f02 0C000000 		.4byte	.LVL0
 2215 0f06 9B110000 		.4byte	0x119b
 2216 0f0a 140F0000 		.4byte	0xf14
 2217 0f0e 25       		.uleb128 0x25
 2218 0f0f 01       		.uleb128 0x1
 2219 0f10 51       		.byte	0x51
 2220 0f11 01       		.uleb128 0x1
 2221 0f12 30       		.byte	0x30
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 107


 2222 0f13 00       		.byte	0
 2223 0f14 26       		.uleb128 0x26
 2224 0f15 14000000 		.4byte	.LVL1
 2225 0f19 A7110000 		.4byte	0x11a7
 2226 0f1d 25       		.uleb128 0x25
 2227 0f1e 01       		.uleb128 0x1
 2228 0f1f 50       		.byte	0x50
 2229 0f20 03       		.uleb128 0x3
 2230 0f21 0A       		.byte	0xa
 2231 0f22 E803     		.2byte	0x3e8
 2232 0f24 00       		.byte	0
 2233 0f25 00       		.byte	0
 2234 0f26 27       		.uleb128 0x27
 2235 0f27 DB140000 		.4byte	.LASF389
 2236 0f2b 01       		.byte	0x1
 2237 0f2c C6       		.byte	0xc6
 2238 0f2d 00000000 		.4byte	.LFB562
 2239 0f31 44000000 		.4byte	.LFE562-.LFB562
 2240 0f35 01       		.uleb128 0x1
 2241 0f36 9C       		.byte	0x9c
 2242 0f37 9B0F0000 		.4byte	0xf9b
 2243 0f3b 28       		.uleb128 0x28
 2244 0f3c 61726700 		.ascii	"arg\000"
 2245 0f40 01       		.byte	0x1
 2246 0f41 C6       		.byte	0xc6
 2247 0f42 290C0000 		.4byte	0xc29
 2248 0f46 3F000000 		.4byte	.LLST3
 2249 0f4a 29       		.uleb128 0x29
 2250 0f4b 05160000 		.4byte	.LASF390
 2251 0f4f 01       		.byte	0x1
 2252 0f50 C8       		.byte	0xc8
 2253 0f51 3C0E0000 		.4byte	0xe3c
 2254 0f55 02       		.uleb128 0x2
 2255 0f56 91       		.byte	0x91
 2256 0f57 77       		.sleb128 -9
 2257 0f58 24       		.uleb128 0x24
 2258 0f59 16000000 		.4byte	.LVL8
 2259 0f5d B3110000 		.4byte	0x11b3
 2260 0f61 6C0F0000 		.4byte	0xf6c
 2261 0f65 25       		.uleb128 0x25
 2262 0f66 01       		.uleb128 0x1
 2263 0f67 51       		.byte	0x51
 2264 0f68 02       		.uleb128 0x2
 2265 0f69 09       		.byte	0x9
 2266 0f6a FF       		.byte	0xff
 2267 0f6b 00       		.byte	0
 2268 0f6c 24       		.uleb128 0x24
 2269 0f6d 2E000000 		.4byte	.LVL9
 2270 0f71 BF110000 		.4byte	0x11bf
 2271 0f75 8A0F0000 		.4byte	0xf8a
 2272 0f79 25       		.uleb128 0x25
 2273 0f7a 01       		.uleb128 0x1
 2274 0f7b 51       		.byte	0x51
 2275 0f7c 02       		.uleb128 0x2
 2276 0f7d 91       		.byte	0x91
 2277 0f7e 77       		.sleb128 -9
 2278 0f7f 25       		.uleb128 0x25
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 108


 2279 0f80 01       		.uleb128 0x1
 2280 0f81 52       		.byte	0x52
 2281 0f82 01       		.uleb128 0x1
 2282 0f83 30       		.byte	0x30
 2283 0f84 25       		.uleb128 0x25
 2284 0f85 01       		.uleb128 0x1
 2285 0f86 53       		.byte	0x53
 2286 0f87 01       		.uleb128 0x1
 2287 0f88 30       		.byte	0x30
 2288 0f89 00       		.byte	0
 2289 0f8a 26       		.uleb128 0x26
 2290 0f8b 3A000000 		.4byte	.LVL10
 2291 0f8f CB110000 		.4byte	0x11cb
 2292 0f93 25       		.uleb128 0x25
 2293 0f94 01       		.uleb128 0x1
 2294 0f95 50       		.byte	0x50
 2295 0f96 02       		.uleb128 0x2
 2296 0f97 08       		.byte	0x8
 2297 0f98 64       		.byte	0x64
 2298 0f99 00       		.byte	0
 2299 0f9a 00       		.byte	0
 2300 0f9b 2A       		.uleb128 0x2a
 2301 0f9c 621A0000 		.4byte	.LASF391
 2302 0fa0 01       		.byte	0x1
 2303 0fa1 DE       		.byte	0xde
 2304 0fa2 60040000 		.4byte	0x460
 2305 0fa6 00000000 		.4byte	.LFB563
 2306 0faa E4000000 		.4byte	.LFE563-.LFB563
 2307 0fae 01       		.uleb128 0x1
 2308 0faf 9C       		.byte	0x9c
 2309 0fb0 28110000 		.4byte	0x1128
 2310 0fb4 2B       		.uleb128 0x2b
 2311 0fb5 870E0000 		.4byte	0xe87
 2312 0fb9 12000000 		.4byte	.LBB18
 2313 0fbd 02000000 		.4byte	.LBE18-.LBB18
 2314 0fc1 01       		.byte	0x1
 2315 0fc2 E3       		.byte	0xe3
 2316 0fc3 22       		.uleb128 0x22
 2317 0fc4 470E0000 		.4byte	0xe47
 2318 0fc8 34000000 		.4byte	.LBB20
 2319 0fcc 16000000 		.4byte	.LBE20-.LBB20
 2320 0fd0 01       		.byte	0x1
 2321 0fd1 F6       		.byte	0xf6
 2322 0fd2 E00F0000 		.4byte	0xfe0
 2323 0fd6 23       		.uleb128 0x23
 2324 0fd7 540E0000 		.4byte	0xe54
 2325 0fdb 60000000 		.4byte	.LLST4
 2326 0fdf 00       		.byte	0
 2327 0fe0 22       		.uleb128 0x22
 2328 0fe1 8F0E0000 		.4byte	0xe8f
 2329 0fe5 4A000000 		.4byte	.LBB22
 2330 0fe9 16000000 		.4byte	.LBE22-.LBB22
 2331 0fed 01       		.byte	0x1
 2332 0fee F7       		.byte	0xf7
 2333 0fef FD0F0000 		.4byte	0xffd
 2334 0ff3 23       		.uleb128 0x23
 2335 0ff4 9C0E0000 		.4byte	0xe9c
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 109


 2336 0ff8 73000000 		.4byte	.LLST5
 2337 0ffc 00       		.byte	0
 2338 0ffd 24       		.uleb128 0x24
 2339 0ffe 0E000000 		.4byte	.LVL11
 2340 1002 D7110000 		.4byte	0x11d7
 2341 1006 1A100000 		.4byte	0x101a
 2342 100a 25       		.uleb128 0x25
 2343 100b 01       		.uleb128 0x1
 2344 100c 50       		.byte	0x50
 2345 100d 01       		.uleb128 0x1
 2346 100e 31       		.byte	0x31
 2347 100f 25       		.uleb128 0x25
 2348 1010 01       		.uleb128 0x1
 2349 1011 51       		.byte	0x51
 2350 1012 01       		.uleb128 0x1
 2351 1013 30       		.byte	0x30
 2352 1014 25       		.uleb128 0x25
 2353 1015 01       		.uleb128 0x1
 2354 1016 52       		.byte	0x52
 2355 1017 01       		.uleb128 0x1
 2356 1018 33       		.byte	0x33
 2357 1019 00       		.byte	0
 2358 101a 2C       		.uleb128 0x2c
 2359 101b 18000000 		.4byte	.LVL12
 2360 101f E3110000 		.4byte	0x11e3
 2361 1023 24       		.uleb128 0x24
 2362 1024 22000000 		.4byte	.LVL13
 2363 1028 D7110000 		.4byte	0x11d7
 2364 102c 40100000 		.4byte	0x1040
 2365 1030 25       		.uleb128 0x25
 2366 1031 01       		.uleb128 0x1
 2367 1032 50       		.byte	0x50
 2368 1033 01       		.uleb128 0x1
 2369 1034 3A       		.byte	0x3a
 2370 1035 25       		.uleb128 0x25
 2371 1036 01       		.uleb128 0x1
 2372 1037 51       		.byte	0x51
 2373 1038 01       		.uleb128 0x1
 2374 1039 31       		.byte	0x31
 2375 103a 25       		.uleb128 0x25
 2376 103b 01       		.uleb128 0x1
 2377 103c 52       		.byte	0x52
 2378 103d 01       		.uleb128 0x1
 2379 103e 30       		.byte	0x30
 2380 103f 00       		.byte	0
 2381 1040 24       		.uleb128 0x24
 2382 1041 30000000 		.4byte	.LVL14
 2383 1045 EE110000 		.4byte	0x11ee
 2384 1049 5D100000 		.4byte	0x105d
 2385 104d 25       		.uleb128 0x25
 2386 104e 01       		.uleb128 0x1
 2387 104f 50       		.byte	0x50
 2388 1050 02       		.uleb128 0x2
 2389 1051 74       		.byte	0x74
 2390 1052 00       		.sleb128 0
 2391 1053 25       		.uleb128 0x25
 2392 1054 01       		.uleb128 0x1
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 110


 2393 1055 51       		.byte	0x51
 2394 1056 05       		.uleb128 0x5
 2395 1057 03       		.byte	0x3
 2396 1058 00000000 		.4byte	isr_bouton
 2397 105c 00       		.byte	0
 2398 105d 24       		.uleb128 0x24
 2399 105e 74000000 		.4byte	.LVL19
 2400 1062 FA110000 		.4byte	0x11fa
 2401 1066 8D100000 		.4byte	0x108d
 2402 106a 25       		.uleb128 0x25
 2403 106b 01       		.uleb128 0x1
 2404 106c 51       		.byte	0x51
 2405 106d 05       		.uleb128 0x5
 2406 106e 03       		.byte	0x3
 2407 106f 00000000 		.4byte	.LC0
 2408 1073 25       		.uleb128 0x25
 2409 1074 01       		.uleb128 0x1
 2410 1075 52       		.byte	0x52
 2411 1076 02       		.uleb128 0x2
 2412 1077 08       		.byte	0x8
 2413 1078 80       		.byte	0x80
 2414 1079 25       		.uleb128 0x25
 2415 107a 01       		.uleb128 0x1
 2416 107b 53       		.byte	0x53
 2417 107c 02       		.uleb128 0x2
 2418 107d 74       		.byte	0x74
 2419 107e 00       		.sleb128 0
 2420 107f 25       		.uleb128 0x25
 2421 1080 02       		.uleb128 0x2
 2422 1081 7D       		.byte	0x7d
 2423 1082 00       		.sleb128 0
 2424 1083 01       		.uleb128 0x1
 2425 1084 3A       		.byte	0x3a
 2426 1085 25       		.uleb128 0x25
 2427 1086 02       		.uleb128 0x2
 2428 1087 7D       		.byte	0x7d
 2429 1088 04       		.sleb128 4
 2430 1089 02       		.uleb128 0x2
 2431 108a 74       		.byte	0x74
 2432 108b 00       		.sleb128 0
 2433 108c 00       		.byte	0
 2434 108d 24       		.uleb128 0x24
 2435 108e 88000000 		.4byte	.LVL20
 2436 1092 FA110000 		.4byte	0x11fa
 2437 1096 BE100000 		.4byte	0x10be
 2438 109a 25       		.uleb128 0x25
 2439 109b 01       		.uleb128 0x1
 2440 109c 51       		.byte	0x51
 2441 109d 05       		.uleb128 0x5
 2442 109e 03       		.byte	0x3
 2443 109f 0C000000 		.4byte	.LC1
 2444 10a3 25       		.uleb128 0x25
 2445 10a4 01       		.uleb128 0x1
 2446 10a5 52       		.byte	0x52
 2447 10a6 03       		.uleb128 0x3
 2448 10a7 0A       		.byte	0xa
 2449 10a8 0004     		.2byte	0x400
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 111


 2450 10aa 25       		.uleb128 0x25
 2451 10ab 01       		.uleb128 0x1
 2452 10ac 53       		.byte	0x53
 2453 10ad 02       		.uleb128 0x2
 2454 10ae 74       		.byte	0x74
 2455 10af 00       		.sleb128 0
 2456 10b0 25       		.uleb128 0x25
 2457 10b1 02       		.uleb128 0x2
 2458 10b2 7D       		.byte	0x7d
 2459 10b3 00       		.sleb128 0
 2460 10b4 01       		.uleb128 0x1
 2461 10b5 35       		.byte	0x35
 2462 10b6 25       		.uleb128 0x25
 2463 10b7 02       		.uleb128 0x2
 2464 10b8 7D       		.byte	0x7d
 2465 10b9 04       		.sleb128 4
 2466 10ba 02       		.uleb128 0x2
 2467 10bb 74       		.byte	0x74
 2468 10bc 00       		.sleb128 0
 2469 10bd 00       		.byte	0
 2470 10be 24       		.uleb128 0x24
 2471 10bf 9A000000 		.4byte	.LVL21
 2472 10c3 FA110000 		.4byte	0x11fa
 2473 10c7 F7100000 		.4byte	0x10f7
 2474 10cb 25       		.uleb128 0x25
 2475 10cc 01       		.uleb128 0x1
 2476 10cd 50       		.byte	0x50
 2477 10ce 05       		.uleb128 0x5
 2478 10cf 03       		.byte	0x3
 2479 10d0 00000000 		.4byte	Task_Bouton2
 2480 10d4 25       		.uleb128 0x25
 2481 10d5 01       		.uleb128 0x1
 2482 10d6 51       		.byte	0x51
 2483 10d7 05       		.uleb128 0x5
 2484 10d8 03       		.byte	0x3
 2485 10d9 14000000 		.4byte	.LC2
 2486 10dd 25       		.uleb128 0x25
 2487 10de 01       		.uleb128 0x1
 2488 10df 52       		.byte	0x52
 2489 10e0 02       		.uleb128 0x2
 2490 10e1 08       		.byte	0x8
 2491 10e2 80       		.byte	0x80
 2492 10e3 25       		.uleb128 0x25
 2493 10e4 01       		.uleb128 0x1
 2494 10e5 53       		.byte	0x53
 2495 10e6 02       		.uleb128 0x2
 2496 10e7 74       		.byte	0x74
 2497 10e8 00       		.sleb128 0
 2498 10e9 25       		.uleb128 0x25
 2499 10ea 02       		.uleb128 0x2
 2500 10eb 7D       		.byte	0x7d
 2501 10ec 00       		.sleb128 0
 2502 10ed 01       		.uleb128 0x1
 2503 10ee 34       		.byte	0x34
 2504 10ef 25       		.uleb128 0x25
 2505 10f0 02       		.uleb128 0x2
 2506 10f1 7D       		.byte	0x7d
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 112


 2507 10f2 04       		.sleb128 4
 2508 10f3 02       		.uleb128 0x2
 2509 10f4 74       		.byte	0x74
 2510 10f5 00       		.sleb128 0
 2511 10f6 00       		.byte	0
 2512 10f7 2C       		.uleb128 0x2c
 2513 10f8 9E000000 		.4byte	.LVL22
 2514 10fc 06120000 		.4byte	0x1206
 2515 1100 24       		.uleb128 0x24
 2516 1101 A8000000 		.4byte	.LVL23
 2517 1105 12120000 		.4byte	0x1212
 2518 1109 1E110000 		.4byte	0x111e
 2519 110d 25       		.uleb128 0x25
 2520 110e 01       		.uleb128 0x1
 2521 110f 50       		.byte	0x50
 2522 1110 05       		.uleb128 0x5
 2523 1111 03       		.byte	0x3
 2524 1112 24000000 		.4byte	.LC3
 2525 1116 25       		.uleb128 0x25
 2526 1117 01       		.uleb128 0x1
 2527 1118 51       		.byte	0x51
 2528 1119 03       		.uleb128 0x3
 2529 111a 0A       		.byte	0xa
 2530 111b 0D01     		.2byte	0x10d
 2531 111d 00       		.byte	0
 2532 111e 2C       		.uleb128 0x2c
 2533 111f AC000000 		.4byte	.LVL24
 2534 1123 1E120000 		.4byte	0x121e
 2535 1127 00       		.byte	0
 2536 1128 2D       		.uleb128 0x2d
 2537 1129 1A140000 		.4byte	.LASF365
 2538 112d 03       		.byte	0x3
 2539 112e F907     		.2byte	0x7f9
 2540 1130 34110000 		.4byte	0x1134
 2541 1134 0E       		.uleb128 0xe
 2542 1135 8F040000 		.4byte	0x48f
 2543 1139 2E       		.uleb128 0x2e
 2544 113a B4000000 		.4byte	.LASF366
 2545 113e 0A       		.byte	0xa
 2546 113f A7       		.byte	0xa7
 2547 1140 44110000 		.4byte	0x1144
 2548 1144 19       		.uleb128 0x19
 2549 1145 04       		.byte	0x4
 2550 1146 4A110000 		.4byte	0x114a
 2551 114a 11       		.uleb128 0x11
 2552 114b C10B0000 		.4byte	0xbc1
 2553 114f 2E       		.uleb128 0x2e
 2554 1150 87100000 		.4byte	.LASF367
 2555 1154 13       		.byte	0x13
 2556 1155 19       		.byte	0x19
 2557 1156 5A110000 		.4byte	0x115a
 2558 115a 11       		.uleb128 0x11
 2559 115b 1D0C0000 		.4byte	0xc1d
 2560 115f 2E       		.uleb128 0x2e
 2561 1160 24010000 		.4byte	.LASF368
 2562 1164 14       		.byte	0x14
 2563 1165 5E       		.byte	0x5e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 113


 2564 1166 D20C0000 		.4byte	0xcd2
 2565 116a 2E       		.uleb128 0x2e
 2566 116b EF0E0000 		.4byte	.LASF369
 2567 116f 15       		.byte	0x15
 2568 1170 1F       		.byte	0x1f
 2569 1171 75110000 		.4byte	0x1175
 2570 1175 11       		.uleb128 0x11
 2571 1176 CF0D0000 		.4byte	0xdcf
 2572 117a 2E       		.uleb128 0x2e
 2573 117b 6C190000 		.4byte	.LASF370
 2574 117f 12       		.byte	0x12
 2575 1180 2C       		.byte	0x2c
 2576 1181 010E0000 		.4byte	0xe01
 2577 1185 2F       		.uleb128 0x2f
 2578 1186 D4090000 		.4byte	.LASF371
 2579 118a 01       		.byte	0x1
 2580 118b 54       		.byte	0x54
 2581 118c 96110000 		.4byte	0x1196
 2582 1190 05       		.uleb128 0x5
 2583 1191 03       		.byte	0x3
 2584 1192 00000000 		.4byte	bouton_semph
 2585 1196 0E       		.uleb128 0xe
 2586 1197 0C0E0000 		.4byte	0xe0c
 2587 119b 30       		.uleb128 0x30
 2588 119c E50C0000 		.4byte	.LASF372
 2589 11a0 E50C0000 		.4byte	.LASF372
 2590 11a4 10       		.byte	0x10
 2591 11a5 0E05     		.2byte	0x50e
 2592 11a7 30       		.uleb128 0x30
 2593 11a8 22070000 		.4byte	.LASF373
 2594 11ac 22070000 		.4byte	.LASF373
 2595 11b0 0B       		.byte	0xb
 2596 11b1 8903     		.2byte	0x389
 2597 11b3 30       		.uleb128 0x30
 2598 11b4 16000000 		.4byte	.LASF374
 2599 11b8 16000000 		.4byte	.LASF374
 2600 11bc 10       		.byte	0x10
 2601 11bd 8805     		.2byte	0x588
 2602 11bf 30       		.uleb128 0x30
 2603 11c0 2B0B0000 		.4byte	.LASF375
 2604 11c4 2B0B0000 		.4byte	.LASF375
 2605 11c8 10       		.byte	0x10
 2606 11c9 8802     		.2byte	0x288
 2607 11cb 30       		.uleb128 0x30
 2608 11cc 160A0000 		.4byte	.LASF376
 2609 11d0 160A0000 		.4byte	.LASF376
 2610 11d4 16       		.byte	0x16
 2611 11d5 ED02     		.2byte	0x2ed
 2612 11d7 30       		.uleb128 0x30
 2613 11d8 DB0E0000 		.4byte	.LASF377
 2614 11dc DB0E0000 		.4byte	.LASF377
 2615 11e0 10       		.byte	0x10
 2616 11e1 D605     		.2byte	0x5d6
 2617 11e3 31       		.uleb128 0x31
 2618 11e4 A8030000 		.4byte	.LASF378
 2619 11e8 A8030000 		.4byte	.LASF378
 2620 11ec 17       		.byte	0x17
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 114


 2621 11ed 42       		.byte	0x42
 2622 11ee 30       		.uleb128 0x30
 2623 11ef 39080000 		.4byte	.LASF379
 2624 11f3 39080000 		.4byte	.LASF379
 2625 11f7 0C       		.byte	0xc
 2626 11f8 6601     		.2byte	0x166
 2627 11fa 30       		.uleb128 0x30
 2628 11fb F2180000 		.4byte	.LASF380
 2629 11ff F2180000 		.4byte	.LASF380
 2630 1203 16       		.byte	0x16
 2631 1204 4101     		.2byte	0x141
 2632 1206 30       		.uleb128 0x30
 2633 1207 6D170000 		.4byte	.LASF381
 2634 120b 6D170000 		.4byte	.LASF381
 2635 120f 16       		.byte	0x16
 2636 1210 8E04     		.2byte	0x48e
 2637 1212 30       		.uleb128 0x30
 2638 1213 850C0000 		.4byte	.LASF382
 2639 1217 850C0000 		.4byte	.LASF382
 2640 121b 0B       		.byte	0xb
 2641 121c 9203     		.2byte	0x392
 2642 121e 31       		.uleb128 0x31
 2643 121f 85040000 		.4byte	.LASF383
 2644 1223 85040000 		.4byte	.LASF383
 2645 1227 18       		.byte	0x18
 2646 1228 56       		.byte	0x56
 2647 1229 00       		.byte	0
 2648              		.section	.debug_abbrev,"",%progbits
 2649              	.Ldebug_abbrev0:
 2650 0000 01       		.uleb128 0x1
 2651 0001 11       		.uleb128 0x11
 2652 0002 01       		.byte	0x1
 2653 0003 25       		.uleb128 0x25
 2654 0004 0E       		.uleb128 0xe
 2655 0005 13       		.uleb128 0x13
 2656 0006 0B       		.uleb128 0xb
 2657 0007 03       		.uleb128 0x3
 2658 0008 0E       		.uleb128 0xe
 2659 0009 1B       		.uleb128 0x1b
 2660 000a 0E       		.uleb128 0xe
 2661 000b 55       		.uleb128 0x55
 2662 000c 17       		.uleb128 0x17
 2663 000d 11       		.uleb128 0x11
 2664 000e 01       		.uleb128 0x1
 2665 000f 10       		.uleb128 0x10
 2666 0010 17       		.uleb128 0x17
 2667 0011 00       		.byte	0
 2668 0012 00       		.byte	0
 2669 0013 02       		.uleb128 0x2
 2670 0014 04       		.uleb128 0x4
 2671 0015 01       		.byte	0x1
 2672 0016 0B       		.uleb128 0xb
 2673 0017 0B       		.uleb128 0xb
 2674 0018 49       		.uleb128 0x49
 2675 0019 13       		.uleb128 0x13
 2676 001a 3A       		.uleb128 0x3a
 2677 001b 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 115


 2678 001c 3B       		.uleb128 0x3b
 2679 001d 0B       		.uleb128 0xb
 2680 001e 01       		.uleb128 0x1
 2681 001f 13       		.uleb128 0x13
 2682 0020 00       		.byte	0
 2683 0021 00       		.byte	0
 2684 0022 03       		.uleb128 0x3
 2685 0023 28       		.uleb128 0x28
 2686 0024 00       		.byte	0
 2687 0025 03       		.uleb128 0x3
 2688 0026 0E       		.uleb128 0xe
 2689 0027 1C       		.uleb128 0x1c
 2690 0028 0D       		.uleb128 0xd
 2691 0029 00       		.byte	0
 2692 002a 00       		.byte	0
 2693 002b 04       		.uleb128 0x4
 2694 002c 28       		.uleb128 0x28
 2695 002d 00       		.byte	0
 2696 002e 03       		.uleb128 0x3
 2697 002f 0E       		.uleb128 0xe
 2698 0030 1C       		.uleb128 0x1c
 2699 0031 0B       		.uleb128 0xb
 2700 0032 00       		.byte	0
 2701 0033 00       		.byte	0
 2702 0034 05       		.uleb128 0x5
 2703 0035 24       		.uleb128 0x24
 2704 0036 00       		.byte	0
 2705 0037 0B       		.uleb128 0xb
 2706 0038 0B       		.uleb128 0xb
 2707 0039 3E       		.uleb128 0x3e
 2708 003a 0B       		.uleb128 0xb
 2709 003b 03       		.uleb128 0x3
 2710 003c 0E       		.uleb128 0xe
 2711 003d 00       		.byte	0
 2712 003e 00       		.byte	0
 2713 003f 06       		.uleb128 0x6
 2714 0040 16       		.uleb128 0x16
 2715 0041 00       		.byte	0
 2716 0042 03       		.uleb128 0x3
 2717 0043 0E       		.uleb128 0xe
 2718 0044 3A       		.uleb128 0x3a
 2719 0045 0B       		.uleb128 0xb
 2720 0046 3B       		.uleb128 0x3b
 2721 0047 0B       		.uleb128 0xb
 2722 0048 49       		.uleb128 0x49
 2723 0049 13       		.uleb128 0x13
 2724 004a 00       		.byte	0
 2725 004b 00       		.byte	0
 2726 004c 07       		.uleb128 0x7
 2727 004d 24       		.uleb128 0x24
 2728 004e 00       		.byte	0
 2729 004f 0B       		.uleb128 0xb
 2730 0050 0B       		.uleb128 0xb
 2731 0051 3E       		.uleb128 0x3e
 2732 0052 0B       		.uleb128 0xb
 2733 0053 03       		.uleb128 0x3
 2734 0054 08       		.uleb128 0x8
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 116


 2735 0055 00       		.byte	0
 2736 0056 00       		.byte	0
 2737 0057 08       		.uleb128 0x8
 2738 0058 13       		.uleb128 0x13
 2739 0059 01       		.byte	0x1
 2740 005a 0B       		.uleb128 0xb
 2741 005b 05       		.uleb128 0x5
 2742 005c 3A       		.uleb128 0x3a
 2743 005d 0B       		.uleb128 0xb
 2744 005e 3B       		.uleb128 0x3b
 2745 005f 05       		.uleb128 0x5
 2746 0060 01       		.uleb128 0x1
 2747 0061 13       		.uleb128 0x13
 2748 0062 00       		.byte	0
 2749 0063 00       		.byte	0
 2750 0064 09       		.uleb128 0x9
 2751 0065 0D       		.uleb128 0xd
 2752 0066 00       		.byte	0
 2753 0067 03       		.uleb128 0x3
 2754 0068 0E       		.uleb128 0xe
 2755 0069 3A       		.uleb128 0x3a
 2756 006a 0B       		.uleb128 0xb
 2757 006b 3B       		.uleb128 0x3b
 2758 006c 05       		.uleb128 0x5
 2759 006d 49       		.uleb128 0x49
 2760 006e 13       		.uleb128 0x13
 2761 006f 38       		.uleb128 0x38
 2762 0070 0B       		.uleb128 0xb
 2763 0071 00       		.byte	0
 2764 0072 00       		.byte	0
 2765 0073 0A       		.uleb128 0xa
 2766 0074 0D       		.uleb128 0xd
 2767 0075 00       		.byte	0
 2768 0076 03       		.uleb128 0x3
 2769 0077 0E       		.uleb128 0xe
 2770 0078 3A       		.uleb128 0x3a
 2771 0079 0B       		.uleb128 0xb
 2772 007a 3B       		.uleb128 0x3b
 2773 007b 05       		.uleb128 0x5
 2774 007c 49       		.uleb128 0x49
 2775 007d 13       		.uleb128 0x13
 2776 007e 38       		.uleb128 0x38
 2777 007f 05       		.uleb128 0x5
 2778 0080 00       		.byte	0
 2779 0081 00       		.byte	0
 2780 0082 0B       		.uleb128 0xb
 2781 0083 0D       		.uleb128 0xd
 2782 0084 00       		.byte	0
 2783 0085 03       		.uleb128 0x3
 2784 0086 08       		.uleb128 0x8
 2785 0087 3A       		.uleb128 0x3a
 2786 0088 0B       		.uleb128 0xb
 2787 0089 3B       		.uleb128 0x3b
 2788 008a 05       		.uleb128 0x5
 2789 008b 49       		.uleb128 0x49
 2790 008c 13       		.uleb128 0x13
 2791 008d 38       		.uleb128 0x38
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 117


 2792 008e 05       		.uleb128 0x5
 2793 008f 00       		.byte	0
 2794 0090 00       		.byte	0
 2795 0091 0C       		.uleb128 0xc
 2796 0092 01       		.uleb128 0x1
 2797 0093 01       		.byte	0x1
 2798 0094 49       		.uleb128 0x49
 2799 0095 13       		.uleb128 0x13
 2800 0096 01       		.uleb128 0x1
 2801 0097 13       		.uleb128 0x13
 2802 0098 00       		.byte	0
 2803 0099 00       		.byte	0
 2804 009a 0D       		.uleb128 0xd
 2805 009b 21       		.uleb128 0x21
 2806 009c 00       		.byte	0
 2807 009d 49       		.uleb128 0x49
 2808 009e 13       		.uleb128 0x13
 2809 009f 2F       		.uleb128 0x2f
 2810 00a0 0B       		.uleb128 0xb
 2811 00a1 00       		.byte	0
 2812 00a2 00       		.byte	0
 2813 00a3 0E       		.uleb128 0xe
 2814 00a4 35       		.uleb128 0x35
 2815 00a5 00       		.byte	0
 2816 00a6 49       		.uleb128 0x49
 2817 00a7 13       		.uleb128 0x13
 2818 00a8 00       		.byte	0
 2819 00a9 00       		.byte	0
 2820 00aa 0F       		.uleb128 0xf
 2821 00ab 21       		.uleb128 0x21
 2822 00ac 00       		.byte	0
 2823 00ad 49       		.uleb128 0x49
 2824 00ae 13       		.uleb128 0x13
 2825 00af 2F       		.uleb128 0x2f
 2826 00b0 05       		.uleb128 0x5
 2827 00b1 00       		.byte	0
 2828 00b2 00       		.byte	0
 2829 00b3 10       		.uleb128 0x10
 2830 00b4 16       		.uleb128 0x16
 2831 00b5 00       		.byte	0
 2832 00b6 03       		.uleb128 0x3
 2833 00b7 0E       		.uleb128 0xe
 2834 00b8 3A       		.uleb128 0x3a
 2835 00b9 0B       		.uleb128 0xb
 2836 00ba 3B       		.uleb128 0x3b
 2837 00bb 05       		.uleb128 0x5
 2838 00bc 49       		.uleb128 0x49
 2839 00bd 13       		.uleb128 0x13
 2840 00be 00       		.byte	0
 2841 00bf 00       		.byte	0
 2842 00c0 11       		.uleb128 0x11
 2843 00c1 26       		.uleb128 0x26
 2844 00c2 00       		.byte	0
 2845 00c3 49       		.uleb128 0x49
 2846 00c4 13       		.uleb128 0x13
 2847 00c5 00       		.byte	0
 2848 00c6 00       		.byte	0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 118


 2849 00c7 12       		.uleb128 0x12
 2850 00c8 13       		.uleb128 0x13
 2851 00c9 01       		.byte	0x1
 2852 00ca 0B       		.uleb128 0xb
 2853 00cb 0B       		.uleb128 0xb
 2854 00cc 3A       		.uleb128 0x3a
 2855 00cd 0B       		.uleb128 0xb
 2856 00ce 3B       		.uleb128 0x3b
 2857 00cf 0B       		.uleb128 0xb
 2858 00d0 01       		.uleb128 0x1
 2859 00d1 13       		.uleb128 0x13
 2860 00d2 00       		.byte	0
 2861 00d3 00       		.byte	0
 2862 00d4 13       		.uleb128 0x13
 2863 00d5 0D       		.uleb128 0xd
 2864 00d6 00       		.byte	0
 2865 00d7 03       		.uleb128 0x3
 2866 00d8 08       		.uleb128 0x8
 2867 00d9 3A       		.uleb128 0x3a
 2868 00da 0B       		.uleb128 0xb
 2869 00db 3B       		.uleb128 0x3b
 2870 00dc 0B       		.uleb128 0xb
 2871 00dd 49       		.uleb128 0x49
 2872 00de 13       		.uleb128 0x13
 2873 00df 38       		.uleb128 0x38
 2874 00e0 0B       		.uleb128 0xb
 2875 00e1 00       		.byte	0
 2876 00e2 00       		.byte	0
 2877 00e3 14       		.uleb128 0x14
 2878 00e4 0D       		.uleb128 0xd
 2879 00e5 00       		.byte	0
 2880 00e6 03       		.uleb128 0x3
 2881 00e7 0E       		.uleb128 0xe
 2882 00e8 3A       		.uleb128 0x3a
 2883 00e9 0B       		.uleb128 0xb
 2884 00ea 3B       		.uleb128 0x3b
 2885 00eb 0B       		.uleb128 0xb
 2886 00ec 49       		.uleb128 0x49
 2887 00ed 13       		.uleb128 0x13
 2888 00ee 38       		.uleb128 0x38
 2889 00ef 0B       		.uleb128 0xb
 2890 00f0 00       		.byte	0
 2891 00f1 00       		.byte	0
 2892 00f2 15       		.uleb128 0x15
 2893 00f3 13       		.uleb128 0x13
 2894 00f4 01       		.byte	0x1
 2895 00f5 0B       		.uleb128 0xb
 2896 00f6 05       		.uleb128 0x5
 2897 00f7 3A       		.uleb128 0x3a
 2898 00f8 0B       		.uleb128 0xb
 2899 00f9 3B       		.uleb128 0x3b
 2900 00fa 0B       		.uleb128 0xb
 2901 00fb 01       		.uleb128 0x1
 2902 00fc 13       		.uleb128 0x13
 2903 00fd 00       		.byte	0
 2904 00fe 00       		.byte	0
 2905 00ff 16       		.uleb128 0x16
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 119


 2906 0100 0D       		.uleb128 0xd
 2907 0101 00       		.byte	0
 2908 0102 03       		.uleb128 0x3
 2909 0103 0E       		.uleb128 0xe
 2910 0104 3A       		.uleb128 0x3a
 2911 0105 0B       		.uleb128 0xb
 2912 0106 3B       		.uleb128 0x3b
 2913 0107 0B       		.uleb128 0xb
 2914 0108 49       		.uleb128 0x49
 2915 0109 13       		.uleb128 0x13
 2916 010a 38       		.uleb128 0x38
 2917 010b 05       		.uleb128 0x5
 2918 010c 00       		.byte	0
 2919 010d 00       		.byte	0
 2920 010e 17       		.uleb128 0x17
 2921 010f 13       		.uleb128 0x13
 2922 0110 01       		.byte	0x1
 2923 0111 0B       		.uleb128 0xb
 2924 0112 0B       		.uleb128 0xb
 2925 0113 3A       		.uleb128 0x3a
 2926 0114 0B       		.uleb128 0xb
 2927 0115 3B       		.uleb128 0x3b
 2928 0116 05       		.uleb128 0x5
 2929 0117 01       		.uleb128 0x1
 2930 0118 13       		.uleb128 0x13
 2931 0119 00       		.byte	0
 2932 011a 00       		.byte	0
 2933 011b 18       		.uleb128 0x18
 2934 011c 0F       		.uleb128 0xf
 2935 011d 00       		.byte	0
 2936 011e 0B       		.uleb128 0xb
 2937 011f 0B       		.uleb128 0xb
 2938 0120 00       		.byte	0
 2939 0121 00       		.byte	0
 2940 0122 19       		.uleb128 0x19
 2941 0123 0F       		.uleb128 0xf
 2942 0124 00       		.byte	0
 2943 0125 0B       		.uleb128 0xb
 2944 0126 0B       		.uleb128 0xb
 2945 0127 49       		.uleb128 0x49
 2946 0128 13       		.uleb128 0x13
 2947 0129 00       		.byte	0
 2948 012a 00       		.byte	0
 2949 012b 1A       		.uleb128 0x1a
 2950 012c 15       		.uleb128 0x15
 2951 012d 01       		.byte	0x1
 2952 012e 27       		.uleb128 0x27
 2953 012f 19       		.uleb128 0x19
 2954 0130 01       		.uleb128 0x1
 2955 0131 13       		.uleb128 0x13
 2956 0132 00       		.byte	0
 2957 0133 00       		.byte	0
 2958 0134 1B       		.uleb128 0x1b
 2959 0135 05       		.uleb128 0x5
 2960 0136 00       		.byte	0
 2961 0137 49       		.uleb128 0x49
 2962 0138 13       		.uleb128 0x13
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 120


 2963 0139 00       		.byte	0
 2964 013a 00       		.byte	0
 2965 013b 1C       		.uleb128 0x1c
 2966 013c 13       		.uleb128 0x13
 2967 013d 01       		.byte	0x1
 2968 013e 03       		.uleb128 0x3
 2969 013f 0E       		.uleb128 0xe
 2970 0140 0B       		.uleb128 0xb
 2971 0141 0B       		.uleb128 0xb
 2972 0142 3A       		.uleb128 0x3a
 2973 0143 0B       		.uleb128 0xb
 2974 0144 3B       		.uleb128 0x3b
 2975 0145 05       		.uleb128 0x5
 2976 0146 01       		.uleb128 0x1
 2977 0147 13       		.uleb128 0x13
 2978 0148 00       		.byte	0
 2979 0149 00       		.byte	0
 2980 014a 1D       		.uleb128 0x1d
 2981 014b 13       		.uleb128 0x13
 2982 014c 01       		.byte	0x1
 2983 014d 03       		.uleb128 0x3
 2984 014e 0E       		.uleb128 0xe
 2985 014f 0B       		.uleb128 0xb
 2986 0150 0B       		.uleb128 0xb
 2987 0151 3A       		.uleb128 0x3a
 2988 0152 0B       		.uleb128 0xb
 2989 0153 3B       		.uleb128 0x3b
 2990 0154 0B       		.uleb128 0xb
 2991 0155 01       		.uleb128 0x1
 2992 0156 13       		.uleb128 0x13
 2993 0157 00       		.byte	0
 2994 0158 00       		.byte	0
 2995 0159 1E       		.uleb128 0x1e
 2996 015a 2E       		.uleb128 0x2e
 2997 015b 01       		.byte	0x1
 2998 015c 03       		.uleb128 0x3
 2999 015d 0E       		.uleb128 0xe
 3000 015e 3A       		.uleb128 0x3a
 3001 015f 0B       		.uleb128 0xb
 3002 0160 3B       		.uleb128 0x3b
 3003 0161 05       		.uleb128 0x5
 3004 0162 27       		.uleb128 0x27
 3005 0163 19       		.uleb128 0x19
 3006 0164 20       		.uleb128 0x20
 3007 0165 0B       		.uleb128 0xb
 3008 0166 01       		.uleb128 0x1
 3009 0167 13       		.uleb128 0x13
 3010 0168 00       		.byte	0
 3011 0169 00       		.byte	0
 3012 016a 1F       		.uleb128 0x1f
 3013 016b 05       		.uleb128 0x5
 3014 016c 00       		.byte	0
 3015 016d 03       		.uleb128 0x3
 3016 016e 0E       		.uleb128 0xe
 3017 016f 3A       		.uleb128 0x3a
 3018 0170 0B       		.uleb128 0xb
 3019 0171 3B       		.uleb128 0x3b
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 121


 3020 0172 05       		.uleb128 0x5
 3021 0173 49       		.uleb128 0x49
 3022 0174 13       		.uleb128 0x13
 3023 0175 00       		.byte	0
 3024 0176 00       		.byte	0
 3025 0177 20       		.uleb128 0x20
 3026 0178 2E       		.uleb128 0x2e
 3027 0179 00       		.byte	0
 3028 017a 03       		.uleb128 0x3
 3029 017b 0E       		.uleb128 0xe
 3030 017c 3A       		.uleb128 0x3a
 3031 017d 0B       		.uleb128 0xb
 3032 017e 3B       		.uleb128 0x3b
 3033 017f 0B       		.uleb128 0xb
 3034 0180 27       		.uleb128 0x27
 3035 0181 19       		.uleb128 0x19
 3036 0182 20       		.uleb128 0x20
 3037 0183 0B       		.uleb128 0xb
 3038 0184 00       		.byte	0
 3039 0185 00       		.byte	0
 3040 0186 21       		.uleb128 0x21
 3041 0187 2E       		.uleb128 0x2e
 3042 0188 01       		.byte	0x1
 3043 0189 3F       		.uleb128 0x3f
 3044 018a 19       		.uleb128 0x19
 3045 018b 03       		.uleb128 0x3
 3046 018c 0E       		.uleb128 0xe
 3047 018d 3A       		.uleb128 0x3a
 3048 018e 0B       		.uleb128 0xb
 3049 018f 3B       		.uleb128 0x3b
 3050 0190 0B       		.uleb128 0xb
 3051 0191 27       		.uleb128 0x27
 3052 0192 19       		.uleb128 0x19
 3053 0193 11       		.uleb128 0x11
 3054 0194 01       		.uleb128 0x1
 3055 0195 12       		.uleb128 0x12
 3056 0196 06       		.uleb128 0x6
 3057 0197 40       		.uleb128 0x40
 3058 0198 18       		.uleb128 0x18
 3059 0199 9742     		.uleb128 0x2117
 3060 019b 19       		.uleb128 0x19
 3061 019c 01       		.uleb128 0x1
 3062 019d 13       		.uleb128 0x13
 3063 019e 00       		.byte	0
 3064 019f 00       		.byte	0
 3065 01a0 22       		.uleb128 0x22
 3066 01a1 1D       		.uleb128 0x1d
 3067 01a2 01       		.byte	0x1
 3068 01a3 31       		.uleb128 0x31
 3069 01a4 13       		.uleb128 0x13
 3070 01a5 11       		.uleb128 0x11
 3071 01a6 01       		.uleb128 0x1
 3072 01a7 12       		.uleb128 0x12
 3073 01a8 06       		.uleb128 0x6
 3074 01a9 58       		.uleb128 0x58
 3075 01aa 0B       		.uleb128 0xb
 3076 01ab 59       		.uleb128 0x59
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 122


 3077 01ac 0B       		.uleb128 0xb
 3078 01ad 01       		.uleb128 0x1
 3079 01ae 13       		.uleb128 0x13
 3080 01af 00       		.byte	0
 3081 01b0 00       		.byte	0
 3082 01b1 23       		.uleb128 0x23
 3083 01b2 05       		.uleb128 0x5
 3084 01b3 00       		.byte	0
 3085 01b4 31       		.uleb128 0x31
 3086 01b5 13       		.uleb128 0x13
 3087 01b6 02       		.uleb128 0x2
 3088 01b7 17       		.uleb128 0x17
 3089 01b8 00       		.byte	0
 3090 01b9 00       		.byte	0
 3091 01ba 24       		.uleb128 0x24
 3092 01bb 898201   		.uleb128 0x4109
 3093 01be 01       		.byte	0x1
 3094 01bf 11       		.uleb128 0x11
 3095 01c0 01       		.uleb128 0x1
 3096 01c1 31       		.uleb128 0x31
 3097 01c2 13       		.uleb128 0x13
 3098 01c3 01       		.uleb128 0x1
 3099 01c4 13       		.uleb128 0x13
 3100 01c5 00       		.byte	0
 3101 01c6 00       		.byte	0
 3102 01c7 25       		.uleb128 0x25
 3103 01c8 8A8201   		.uleb128 0x410a
 3104 01cb 00       		.byte	0
 3105 01cc 02       		.uleb128 0x2
 3106 01cd 18       		.uleb128 0x18
 3107 01ce 9142     		.uleb128 0x2111
 3108 01d0 18       		.uleb128 0x18
 3109 01d1 00       		.byte	0
 3110 01d2 00       		.byte	0
 3111 01d3 26       		.uleb128 0x26
 3112 01d4 898201   		.uleb128 0x4109
 3113 01d7 01       		.byte	0x1
 3114 01d8 11       		.uleb128 0x11
 3115 01d9 01       		.uleb128 0x1
 3116 01da 31       		.uleb128 0x31
 3117 01db 13       		.uleb128 0x13
 3118 01dc 00       		.byte	0
 3119 01dd 00       		.byte	0
 3120 01de 27       		.uleb128 0x27
 3121 01df 2E       		.uleb128 0x2e
 3122 01e0 01       		.byte	0x1
 3123 01e1 3F       		.uleb128 0x3f
 3124 01e2 19       		.uleb128 0x19
 3125 01e3 03       		.uleb128 0x3
 3126 01e4 0E       		.uleb128 0xe
 3127 01e5 3A       		.uleb128 0x3a
 3128 01e6 0B       		.uleb128 0xb
 3129 01e7 3B       		.uleb128 0x3b
 3130 01e8 0B       		.uleb128 0xb
 3131 01e9 27       		.uleb128 0x27
 3132 01ea 19       		.uleb128 0x19
 3133 01eb 8701     		.uleb128 0x87
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 123


 3134 01ed 19       		.uleb128 0x19
 3135 01ee 11       		.uleb128 0x11
 3136 01ef 01       		.uleb128 0x1
 3137 01f0 12       		.uleb128 0x12
 3138 01f1 06       		.uleb128 0x6
 3139 01f2 40       		.uleb128 0x40
 3140 01f3 18       		.uleb128 0x18
 3141 01f4 9742     		.uleb128 0x2117
 3142 01f6 19       		.uleb128 0x19
 3143 01f7 01       		.uleb128 0x1
 3144 01f8 13       		.uleb128 0x13
 3145 01f9 00       		.byte	0
 3146 01fa 00       		.byte	0
 3147 01fb 28       		.uleb128 0x28
 3148 01fc 05       		.uleb128 0x5
 3149 01fd 00       		.byte	0
 3150 01fe 03       		.uleb128 0x3
 3151 01ff 08       		.uleb128 0x8
 3152 0200 3A       		.uleb128 0x3a
 3153 0201 0B       		.uleb128 0xb
 3154 0202 3B       		.uleb128 0x3b
 3155 0203 0B       		.uleb128 0xb
 3156 0204 49       		.uleb128 0x49
 3157 0205 13       		.uleb128 0x13
 3158 0206 02       		.uleb128 0x2
 3159 0207 17       		.uleb128 0x17
 3160 0208 00       		.byte	0
 3161 0209 00       		.byte	0
 3162 020a 29       		.uleb128 0x29
 3163 020b 34       		.uleb128 0x34
 3164 020c 00       		.byte	0
 3165 020d 03       		.uleb128 0x3
 3166 020e 0E       		.uleb128 0xe
 3167 020f 3A       		.uleb128 0x3a
 3168 0210 0B       		.uleb128 0xb
 3169 0211 3B       		.uleb128 0x3b
 3170 0212 0B       		.uleb128 0xb
 3171 0213 49       		.uleb128 0x49
 3172 0214 13       		.uleb128 0x13
 3173 0215 02       		.uleb128 0x2
 3174 0216 18       		.uleb128 0x18
 3175 0217 00       		.byte	0
 3176 0218 00       		.byte	0
 3177 0219 2A       		.uleb128 0x2a
 3178 021a 2E       		.uleb128 0x2e
 3179 021b 01       		.byte	0x1
 3180 021c 3F       		.uleb128 0x3f
 3181 021d 19       		.uleb128 0x19
 3182 021e 03       		.uleb128 0x3
 3183 021f 0E       		.uleb128 0xe
 3184 0220 3A       		.uleb128 0x3a
 3185 0221 0B       		.uleb128 0xb
 3186 0222 3B       		.uleb128 0x3b
 3187 0223 0B       		.uleb128 0xb
 3188 0224 27       		.uleb128 0x27
 3189 0225 19       		.uleb128 0x19
 3190 0226 49       		.uleb128 0x49
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 124


 3191 0227 13       		.uleb128 0x13
 3192 0228 8701     		.uleb128 0x87
 3193 022a 19       		.uleb128 0x19
 3194 022b 11       		.uleb128 0x11
 3195 022c 01       		.uleb128 0x1
 3196 022d 12       		.uleb128 0x12
 3197 022e 06       		.uleb128 0x6
 3198 022f 40       		.uleb128 0x40
 3199 0230 18       		.uleb128 0x18
 3200 0231 9742     		.uleb128 0x2117
 3201 0233 19       		.uleb128 0x19
 3202 0234 01       		.uleb128 0x1
 3203 0235 13       		.uleb128 0x13
 3204 0236 00       		.byte	0
 3205 0237 00       		.byte	0
 3206 0238 2B       		.uleb128 0x2b
 3207 0239 1D       		.uleb128 0x1d
 3208 023a 00       		.byte	0
 3209 023b 31       		.uleb128 0x31
 3210 023c 13       		.uleb128 0x13
 3211 023d 11       		.uleb128 0x11
 3212 023e 01       		.uleb128 0x1
 3213 023f 12       		.uleb128 0x12
 3214 0240 06       		.uleb128 0x6
 3215 0241 58       		.uleb128 0x58
 3216 0242 0B       		.uleb128 0xb
 3217 0243 59       		.uleb128 0x59
 3218 0244 0B       		.uleb128 0xb
 3219 0245 00       		.byte	0
 3220 0246 00       		.byte	0
 3221 0247 2C       		.uleb128 0x2c
 3222 0248 898201   		.uleb128 0x4109
 3223 024b 00       		.byte	0
 3224 024c 11       		.uleb128 0x11
 3225 024d 01       		.uleb128 0x1
 3226 024e 31       		.uleb128 0x31
 3227 024f 13       		.uleb128 0x13
 3228 0250 00       		.byte	0
 3229 0251 00       		.byte	0
 3230 0252 2D       		.uleb128 0x2d
 3231 0253 34       		.uleb128 0x34
 3232 0254 00       		.byte	0
 3233 0255 03       		.uleb128 0x3
 3234 0256 0E       		.uleb128 0xe
 3235 0257 3A       		.uleb128 0x3a
 3236 0258 0B       		.uleb128 0xb
 3237 0259 3B       		.uleb128 0x3b
 3238 025a 05       		.uleb128 0x5
 3239 025b 49       		.uleb128 0x49
 3240 025c 13       		.uleb128 0x13
 3241 025d 3F       		.uleb128 0x3f
 3242 025e 19       		.uleb128 0x19
 3243 025f 3C       		.uleb128 0x3c
 3244 0260 19       		.uleb128 0x19
 3245 0261 00       		.byte	0
 3246 0262 00       		.byte	0
 3247 0263 2E       		.uleb128 0x2e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 125


 3248 0264 34       		.uleb128 0x34
 3249 0265 00       		.byte	0
 3250 0266 03       		.uleb128 0x3
 3251 0267 0E       		.uleb128 0xe
 3252 0268 3A       		.uleb128 0x3a
 3253 0269 0B       		.uleb128 0xb
 3254 026a 3B       		.uleb128 0x3b
 3255 026b 0B       		.uleb128 0xb
 3256 026c 49       		.uleb128 0x49
 3257 026d 13       		.uleb128 0x13
 3258 026e 3F       		.uleb128 0x3f
 3259 026f 19       		.uleb128 0x19
 3260 0270 3C       		.uleb128 0x3c
 3261 0271 19       		.uleb128 0x19
 3262 0272 00       		.byte	0
 3263 0273 00       		.byte	0
 3264 0274 2F       		.uleb128 0x2f
 3265 0275 34       		.uleb128 0x34
 3266 0276 00       		.byte	0
 3267 0277 03       		.uleb128 0x3
 3268 0278 0E       		.uleb128 0xe
 3269 0279 3A       		.uleb128 0x3a
 3270 027a 0B       		.uleb128 0xb
 3271 027b 3B       		.uleb128 0x3b
 3272 027c 0B       		.uleb128 0xb
 3273 027d 49       		.uleb128 0x49
 3274 027e 13       		.uleb128 0x13
 3275 027f 3F       		.uleb128 0x3f
 3276 0280 19       		.uleb128 0x19
 3277 0281 02       		.uleb128 0x2
 3278 0282 18       		.uleb128 0x18
 3279 0283 00       		.byte	0
 3280 0284 00       		.byte	0
 3281 0285 30       		.uleb128 0x30
 3282 0286 2E       		.uleb128 0x2e
 3283 0287 00       		.byte	0
 3284 0288 3F       		.uleb128 0x3f
 3285 0289 19       		.uleb128 0x19
 3286 028a 3C       		.uleb128 0x3c
 3287 028b 19       		.uleb128 0x19
 3288 028c 6E       		.uleb128 0x6e
 3289 028d 0E       		.uleb128 0xe
 3290 028e 03       		.uleb128 0x3
 3291 028f 0E       		.uleb128 0xe
 3292 0290 3A       		.uleb128 0x3a
 3293 0291 0B       		.uleb128 0xb
 3294 0292 3B       		.uleb128 0x3b
 3295 0293 05       		.uleb128 0x5
 3296 0294 00       		.byte	0
 3297 0295 00       		.byte	0
 3298 0296 31       		.uleb128 0x31
 3299 0297 2E       		.uleb128 0x2e
 3300 0298 00       		.byte	0
 3301 0299 3F       		.uleb128 0x3f
 3302 029a 19       		.uleb128 0x19
 3303 029b 3C       		.uleb128 0x3c
 3304 029c 19       		.uleb128 0x19
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 126


 3305 029d 6E       		.uleb128 0x6e
 3306 029e 0E       		.uleb128 0xe
 3307 029f 03       		.uleb128 0x3
 3308 02a0 0E       		.uleb128 0xe
 3309 02a1 3A       		.uleb128 0x3a
 3310 02a2 0B       		.uleb128 0xb
 3311 02a3 3B       		.uleb128 0x3b
 3312 02a4 0B       		.uleb128 0xb
 3313 02a5 00       		.byte	0
 3314 02a6 00       		.byte	0
 3315 02a7 00       		.byte	0
 3316              		.section	.debug_loc,"",%progbits
 3317              	.Ldebug_loc0:
 3318              	.LLST0:
 3319 0000 14000000 		.4byte	.LVL1
 3320 0004 1E000000 		.4byte	.LVL2
 3321 0008 0200     		.2byte	0x2
 3322 000a 34       		.byte	0x34
 3323 000b 9F       		.byte	0x9f
 3324 000c 00000000 		.4byte	0
 3325 0010 00000000 		.4byte	0
 3326              	.LLST1:
 3327 0014 14000000 		.4byte	.LVL1
 3328 0018 1E000000 		.4byte	.LVL2
 3329 001c 0600     		.2byte	0x6
 3330 001e 0C       		.byte	0xc
 3331 001f 00003240 		.4byte	0x40320000
 3332 0023 9F       		.byte	0x9f
 3333 0024 00000000 		.4byte	0
 3334 0028 00000000 		.4byte	0
 3335              	.LLST2:
 3336 002c 24000000 		.4byte	.LVL3
 3337 0030 2E000000 		.4byte	.LVL4
 3338 0034 0100     		.2byte	0x1
 3339 0036 53       		.byte	0x53
 3340 0037 00000000 		.4byte	0
 3341 003b 00000000 		.4byte	0
 3342              	.LLST3:
 3343 003f 00000000 		.4byte	.LVL6
 3344 0043 0A000000 		.4byte	.LVL7
 3345 0047 0100     		.2byte	0x1
 3346 0049 50       		.byte	0x50
 3347 004a 0A000000 		.4byte	.LVL7
 3348 004e 44000000 		.4byte	.LFE562
 3349 0052 0400     		.2byte	0x4
 3350 0054 F3       		.byte	0xf3
 3351 0055 01       		.uleb128 0x1
 3352 0056 50       		.byte	0x50
 3353 0057 9F       		.byte	0x9f
 3354 0058 00000000 		.4byte	0
 3355 005c 00000000 		.4byte	0
 3356              	.LLST4:
 3357 0060 34000000 		.4byte	.LVL15
 3358 0064 4A000000 		.4byte	.LVL16
 3359 0068 0100     		.2byte	0x1
 3360 006a 53       		.byte	0x53
 3361 006b 00000000 		.4byte	0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 127


 3362 006f 00000000 		.4byte	0
 3363              	.LLST5:
 3364 0073 4A000000 		.4byte	.LVL16
 3365 0077 54000000 		.4byte	.LVL17
 3366 007b 0100     		.2byte	0x1
 3367 007d 53       		.byte	0x53
 3368 007e 54000000 		.4byte	.LVL17
 3369 0082 60000000 		.4byte	.LVL18
 3370 0086 0200     		.2byte	0x2
 3371 0088 74       		.byte	0x74
 3372 0089 00       		.sleb128 0
 3373 008a 00000000 		.4byte	0
 3374 008e 00000000 		.4byte	0
 3375              		.section	.debug_aranges,"",%progbits
 3376 0000 2C000000 		.4byte	0x2c
 3377 0004 0200     		.2byte	0x2
 3378 0006 00000000 		.4byte	.Ldebug_info0
 3379 000a 04       		.byte	0x4
 3380 000b 00       		.byte	0
 3381 000c 0000     		.2byte	0
 3382 000e 0000     		.2byte	0
 3383 0010 00000000 		.4byte	.LFB561
 3384 0014 50000000 		.4byte	.LFE561-.LFB561
 3385 0018 00000000 		.4byte	.LFB562
 3386 001c 44000000 		.4byte	.LFE562-.LFB562
 3387 0020 00000000 		.4byte	.LFB563
 3388 0024 E4000000 		.4byte	.LFE563-.LFB563
 3389 0028 00000000 		.4byte	0
 3390 002c 00000000 		.4byte	0
 3391              		.section	.debug_ranges,"",%progbits
 3392              	.Ldebug_ranges0:
 3393 0000 00000000 		.4byte	.LFB561
 3394 0004 50000000 		.4byte	.LFE561
 3395 0008 00000000 		.4byte	.LFB562
 3396 000c 44000000 		.4byte	.LFE562
 3397 0010 00000000 		.4byte	.LFB563
 3398 0014 E4000000 		.4byte	.LFE563
 3399 0018 00000000 		.4byte	0
 3400 001c 00000000 		.4byte	0
 3401              		.section	.debug_line,"",%progbits
 3402              	.Ldebug_line0:
 3403 0000 63050000 		.section	.debug_str,"MS",%progbits,1
 3403      0200E104 
 3403      00000201 
 3403      FB0E0D00 
 3403      01010101 
 3404              	.LASF137:
 3405 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3405      696E7465 
 3405      72727570 
 3405      74735F35 
 3405      5F495251 
 3406              	.LASF374:
 3407 0016 78517565 		.ascii	"xQueueSemaphoreTake\000"
 3407      75655365 
 3407      6D617068 
 3407      6F726554 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 128


 3407      616B6500 
 3408              	.LASF203:
 3409 002a 52455345 		.ascii	"RESERVED\000"
 3409      52564544 
 3409      00
 3410              	.LASF211:
 3411 0033 5644445F 		.ascii	"VDD_ACTIVE\000"
 3411      41435449 
 3411      564500
 3412              	.LASF207:
 3413 003e 494E5452 		.ascii	"INTR_CAUSE0\000"
 3413      5F434155 
 3413      53453000 
 3414              	.LASF208:
 3415 004a 494E5452 		.ascii	"INTR_CAUSE1\000"
 3415      5F434155 
 3415      53453100 
 3416              	.LASF209:
 3417 0056 494E5452 		.ascii	"INTR_CAUSE2\000"
 3417      5F434155 
 3417      53453200 
 3418              	.LASF316:
 3419 0062 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3419      625F7363 
 3419      625F7370 
 3419      695F6861 
 3419      6E646C65 
 3420              	.LASF123:
 3421 0080 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3421      6D5F315F 
 3421      696E7465 
 3421      72727570 
 3421      74735F31 
 3422              	.LASF344:
 3423 009b 73746F70 		.ascii	"stopInputMode\000"
 3423      496E7075 
 3423      744D6F64 
 3423      6500
 3424              	.LASF385:
 3425 00a9 6D61696E 		.ascii	"main_cm4.c\000"
 3425      5F636D34 
 3425      2E6300
 3426              	.LASF366:
 3427 00b4 63795F64 		.ascii	"cy_device\000"
 3427      65766963 
 3427      6500
 3428              	.LASF142:
 3429 00be 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3429      696E7465 
 3429      72727570 
 3429      74735F31 
 3429      305F4952 
 3430              	.LASF290:
 3431 00d5 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3431      73436D30 
 3431      436C6F63 
 3431      6B43746C 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 129


 3431      4F666673 
 3432              	.LASF67:
 3433 00ec 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3433      735F696E 
 3433      74657272 
 3433      75707473 
 3433      5F647730 
 3434              	.LASF62:
 3435 0108 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3435      735F696E 
 3435      74657272 
 3435      75707473 
 3435      5F647730 
 3436              	.LASF368:
 3437 0124 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3437      494E4B5F 
 3437      5350494D 
 3437      5F636F6E 
 3437      74657874 
 3438              	.LASF356:
 3439 0139 42555454 		.ascii	"BUTTON2_TOUCHED\000"
 3439      4F4E325F 
 3439      544F5543 
 3439      48454400 
 3440              	.LASF54:
 3441 0149 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3441      335F696E 
 3441      74657272 
 3441      7570745F 
 3441      4952516E 
 3442              	.LASF84:
 3443 015e 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3443      735F696E 
 3443      74657272 
 3443      75707473 
 3443      5F647731 
 3444              	.LASF90:
 3445 017a 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3445      735F696E 
 3445      74657272 
 3445      75707473 
 3445      5F647731 
 3446              	.LASF222:
 3447 0197 70657269 		.ascii	"periBase\000"
 3447      42617365 
 3447      00
 3448              	.LASF314:
 3449 01a0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3449      74635F73 
 3449      7973696E 
 3449      745F7400 
 3450              	.LASF221:
 3451 01b0 666C6173 		.ascii	"flashcBase\000"
 3451      68634261 
 3451      736500
 3452              	.LASF298:
 3453 01bb 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 130


 3453      73436D30 
 3453      4E6D6943 
 3453      746C4F66 
 3453      66736574 
 3454              	.LASF268:
 3455 01d0 64774368 		.ascii	"dwChSize\000"
 3455      53697A65 
 3455      00
 3456              	.LASF39:
 3457 01d9 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3457      735F696E 
 3457      74657272 
 3457      75707473 
 3457      5F697063 
 3458              	.LASF214:
 3459 01f5 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3459      494E5452 
 3459      5F4D4153 
 3459      4B454400 
 3460              	.LASF172:
 3461 0205 756E7369 		.ascii	"unsigned int\000"
 3461      676E6564 
 3461      20696E74 
 3461      00
 3462              	.LASF92:
 3463 0212 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3463      735F696E 
 3463      74657272 
 3463      75707473 
 3463      5F666175 
 3464              	.LASF46:
 3465 0230 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3465      735F696E 
 3465      74657272 
 3465      75707473 
 3465      5F697063 
 3466              	.LASF177:
 3467 024d 75696E74 		.ascii	"uint32_t\000"
 3467      33325F74 
 3467      00
 3468              	.LASF250:
 3469 0256 736D6966 		.ascii	"smifDeviceNr\000"
 3469      44657669 
 3469      63654E72 
 3469      00
 3470              	.LASF364:
 3471 0263 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3471      49435F45 
 3471      6E61626C 
 3471      65495251 
 3471      00
 3472              	.LASF280:
 3473 0274 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3473      44697643 
 3473      6D645061 
 3473      54797065 
 3473      53656C50 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 131


 3474              	.LASF115:
 3475 028b 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3475      6D5F315F 
 3475      696E7465 
 3475      72727570 
 3475      74735F37 
 3476              	.LASF323:
 3477 02a5 74784275 		.ascii	"txBufIdx\000"
 3477      66496478 
 3477      00
 3478              	.LASF140:
 3479 02ae 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3479      696E7465 
 3479      72727570 
 3479      74735F38 
 3479      5F495251 
 3480              	.LASF343:
 3481 02c4 73746172 		.ascii	"startInput\000"
 3481      74496E70 
 3481      757400
 3482              	.LASF76:
 3483 02cf 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3483      735F696E 
 3483      74657272 
 3483      75707473 
 3483      5F647731 
 3484              	.LASF388:
 3485 02eb 6973725F 		.ascii	"isr_bouton\000"
 3485      626F7574 
 3485      6F6E00
 3486              	.LASF166:
 3487 02f6 5F5F696E 		.ascii	"__int32_t\000"
 3487      7433325F 
 3487      7400
 3488              	.LASF33:
 3489 0300 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3489      5F696E74 
 3489      65727275 
 3489      70745F63 
 3489      7462735F 
 3490              	.LASF246:
 3491 0319 73727373 		.ascii	"srssNumClkpath\000"
 3491      4E756D43 
 3491      6C6B7061 
 3491      746800
 3492              	.LASF220:
 3493 0328 63707573 		.ascii	"cpussBase\000"
 3493      73426173 
 3493      6500
 3494              	.LASF237:
 3495 0332 70657269 		.ascii	"periVersion\000"
 3495      56657273 
 3495      696F6E00 
 3496              	.LASF30:
 3497 033e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3497      5F696E74 
 3497      65727275 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 132


 3497      70745F6D 
 3497      63776474 
 3498              	.LASF12:
 3499 035a 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3499      5F696E74 
 3499      65727275 
 3499      7074735F 
 3499      6770696F 
 3500              	.LASF245:
 3501 0376 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3501      734E6F74 
 3501      436F6E6E 
 3501      65637465 
 3501      64497271 
 3502              	.LASF73:
 3503 038b 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3503      735F696E 
 3503      74657272 
 3503      75707473 
 3503      5F647730 
 3504              	.LASF378:
 3505 03a8 44697370 		.ascii	"DisplayInit\000"
 3505      6C617949 
 3505      6E697400 
 3506              	.LASF345:
 3507 03b4 73746F70 		.ascii	"stopInput\000"
 3507      496E7075 
 3507      7400
 3508              	.LASF25:
 3509 03be 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3509      5F696E74 
 3509      65727275 
 3509      70745F67 
 3509      70696F5F 
 3510              	.LASF149:
 3511 03d7 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3511      6F73735F 
 3511      696E7465 
 3511      72727570 
 3511      745F6932 
 3512              	.LASF129:
 3513 03f2 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3513      6D5F315F 
 3513      696E7465 
 3513      72727570 
 3513      74735F32 
 3514              	.LASF27:
 3515 040d 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3515      6D705F69 
 3515      6E746572 
 3515      72757074 
 3515      5F495251 
 3516              	.LASF276:
 3517 0423 70657269 		.ascii	"periTrGrSize\000"
 3517      54724772 
 3517      53697A65 
 3517      00
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 133


 3518              	.LASF107:
 3519 0430 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3519      6D5F305F 
 3519      696E7465 
 3519      72727570 
 3519      74735F37 
 3520              	.LASF279:
 3521 044a 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3521      44697643 
 3521      6D645061 
 3521      44697653 
 3521      656C506F 
 3522              	.LASF198:
 3523 0460 494E5452 		.ascii	"INTR_SET\000"
 3523      5F534554 
 3523      00
 3524              	.LASF256:
 3525 0469 63727970 		.ascii	"cryptoMemSize\000"
 3525      746F4D65 
 3525      6D53697A 
 3525      6500
 3526              	.LASF302:
 3527 0477 63707573 		.ascii	"cpussRam1Ctl0\000"
 3527      7352616D 
 3527      3143746C 
 3527      3000
 3528              	.LASF383:
 3529 0485 43617053 		.ascii	"CapSense_IsBusy\000"
 3529      656E7365 
 3529      5F497342 
 3529      75737900 
 3530              	.LASF304:
 3531 0495 69706353 		.ascii	"ipcStructSize\000"
 3531      74727563 
 3531      7453697A 
 3531      6500
 3532              	.LASF146:
 3533 04a3 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3533      696E7465 
 3533      72727570 
 3533      74735F31 
 3533      345F4952 
 3534              	.LASF244:
 3535 04ba 63707573 		.ascii	"cpussFmIrq\000"
 3535      73466D49 
 3535      727100
 3536              	.LASF102:
 3537 04c5 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3537      6D5F305F 
 3537      696E7465 
 3537      72727570 
 3537      74735F32 
 3538              	.LASF8:
 3539 04df 50656E64 		.ascii	"PendSV_IRQn\000"
 3539      53565F49 
 3539      52516E00 
 3540              	.LASF334:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 134


 3541 04eb 636F6D70 		.ascii	"compare0\000"
 3541      61726530 
 3541      00
 3542              	.LASF335:
 3543 04f4 636F6D70 		.ascii	"compare1\000"
 3543      61726531 
 3543      00
 3544              	.LASF384:
 3545 04fd 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3545      43313120 
 3545      352E342E 
 3545      31203230 
 3545      31363036 
 3546 0530 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3546      20726576 
 3546      6973696F 
 3546      6E203233 
 3546      37373135 
 3547 0563 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3547      70202D6D 
 3547      6670753D 
 3547      66707634 
 3547      2D73702D 
 3548 0596 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3548      6F6E7320 
 3548      2D666661 
 3548      742D6C74 
 3548      6F2D6F62 
 3549              	.LASF238:
 3550 05b0 70726F74 		.ascii	"protVersion\000"
 3550      56657273 
 3550      696F6E00 
 3551              	.LASF278:
 3552 05bc 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3552      44697643 
 3552      6D645479 
 3552      70655365 
 3552      6C506F73 
 3553              	.LASF295:
 3554 05d1 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3554      73547269 
 3554      6D52616D 
 3554      43746C4F 
 3554      66667365 
 3555              	.LASF139:
 3556 05e7 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3556      696E7465 
 3556      72727570 
 3556      74735F37 
 3556      5F495251 
 3557              	.LASF200:
 3558 05fd 4346475F 		.ascii	"CFG_IN\000"
 3558      494E00
 3559              	.LASF28:
 3560 0604 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3560      385F696E 
 3560      74657272 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 135


 3560      7570745F 
 3560      4952516E 
 3561              	.LASF3:
 3562 0619 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3562      72794D61 
 3562      6E616765 
 3562      6D656E74 
 3562      5F495251 
 3563              	.LASF125:
 3564 062f 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3564      6D5F315F 
 3564      696E7465 
 3564      72727570 
 3564      74735F31 
 3565              	.LASF134:
 3566 064a 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3566      696E7465 
 3566      72727570 
 3566      74735F32 
 3566      5F495251 
 3567              	.LASF337:
 3568 0660 696E7465 		.ascii	"interruptSources\000"
 3568      72727570 
 3568      74536F75 
 3568      72636573 
 3568      00
 3569              	.LASF350:
 3570 0671 55426173 		.ascii	"UBaseType_t\000"
 3570      65547970 
 3570      655F7400 
 3571              	.LASF333:
 3572 067d 636F6D70 		.ascii	"compareOrCapture\000"
 3572      6172654F 
 3572      72436170 
 3572      74757265 
 3572      00
 3573              	.LASF360:
 3574 068e 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 3574      50494F5F 
 3574      436C6561 
 3574      72496E74 
 3574      65727275 
 3575              	.LASF23:
 3576 06a5 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3576      5F696E74 
 3576      65727275 
 3576      7074735F 
 3576      6770696F 
 3577              	.LASF216:
 3578 06c2 4750494F 		.ascii	"GPIO_V1_Type\000"
 3578      5F56315F 
 3578      54797065 
 3578      00
 3579              	.LASF288:
 3580 06cf 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3580      50727443 
 3580      66674F75 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 136


 3580      744F6666 
 3580      73657400 
 3581              	.LASF178:
 3582 06e3 49534552 		.ascii	"ISER\000"
 3582      00
 3583              	.LASF195:
 3584 06e8 494E5452 		.ascii	"INTR\000"
 3584      00
 3585              	.LASF193:
 3586 06ed 4F55545F 		.ascii	"OUT_SET\000"
 3586      53455400 
 3587              	.LASF64:
 3588 06f5 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3588      735F696E 
 3588      74657272 
 3588      75707473 
 3588      5F647730 
 3589              	.LASF252:
 3590 0711 65704D6F 		.ascii	"epMonitorNr\000"
 3590      6E69746F 
 3590      724E7200 
 3591              	.LASF362:
 3592 071d 62617365 		.ascii	"base\000"
 3592      00
 3593              	.LASF373:
 3594 0722 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 3594      79734C69 
 3594      625F4465 
 3594      6C617900 
 3595              	.LASF181:
 3596 0732 52534552 		.ascii	"RSERVED1\000"
 3596      56454431 
 3596      00
 3597              	.LASF192:
 3598 073b 4F55545F 		.ascii	"OUT_CLR\000"
 3598      434C5200 
 3599              	.LASF341:
 3600 0743 72656C6F 		.ascii	"reloadInput\000"
 3600      6164496E 
 3600      70757400 
 3601              	.LASF174:
 3602 074f 696E7431 		.ascii	"int16_t\000"
 3602      365F7400 
 3603              	.LASF287:
 3604 0757 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3604      50727443 
 3604      6667496E 
 3604      4F666673 
 3604      657400
 3605              	.LASF87:
 3606 076a 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3606      735F696E 
 3606      74657272 
 3606      75707473 
 3606      5F647731 
 3607              	.LASF154:
 3608 0787 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 137


 3608      696E7465 
 3608      72727570 
 3608      745F6D65 
 3608      645F4952 
 3609              	.LASF16:
 3610 079e 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3610      5F696E74 
 3610      65727275 
 3610      7074735F 
 3610      6770696F 
 3611              	.LASF259:
 3612 07ba 666C6173 		.ascii	"flashWriteDelay\000"
 3612      68577269 
 3612      74654465 
 3612      6C617900 
 3613              	.LASF171:
 3614 07ca 6C6F6E67 		.ascii	"long long unsigned int\000"
 3614      206C6F6E 
 3614      6720756E 
 3614      7369676E 
 3614      65642069 
 3615              	.LASF284:
 3616 07e1 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3616      44697632 
 3616      345F3543 
 3616      746C4F66 
 3616      66736574 
 3617              	.LASF289:
 3618 07f6 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3618      50727443 
 3618      66675369 
 3618      6F4F6666 
 3618      73657400 
 3619              	.LASF361:
 3620 080a 4952516E 		.ascii	"IRQn\000"
 3620      00
 3621              	.LASF48:
 3622 080f 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3622      735F696E 
 3622      74657272 
 3622      75707473 
 3622      5F697063 
 3623              	.LASF243:
 3624 082c 63707573 		.ascii	"cpussIpc0Irq\000"
 3624      73497063 
 3624      30497271 
 3624      00
 3625              	.LASF379:
 3626 0839 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3626      7973496E 
 3626      745F496E 
 3626      697400
 3627              	.LASF117:
 3628 0848 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3628      6D5F315F 
 3628      696E7465 
 3628      72727570 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 138


 3628      74735F39 
 3629              	.LASF319:
 3630 0862 72784275 		.ascii	"rxBufSize\000"
 3630      6653697A 
 3630      6500
 3631              	.LASF223:
 3632 086c 75646242 		.ascii	"udbBase\000"
 3632      61736500 
 3633              	.LASF51:
 3634 0874 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3634      305F696E 
 3634      74657272 
 3634      7570745F 
 3634      4952516E 
 3635              	.LASF112:
 3636 0889 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3636      6D5F315F 
 3636      696E7465 
 3636      72727570 
 3636      74735F34 
 3637              	.LASF292:
 3638 08a3 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3638      73436D34 
 3638      53746174 
 3638      75734F66 
 3638      66736574 
 3639              	.LASF249:
 3640 08b8 70657269 		.ascii	"periClockNr\000"
 3640      436C6F63 
 3640      6B4E7200 
 3641              	.LASF342:
 3642 08c4 73746172 		.ascii	"startInputMode\000"
 3642      74496E70 
 3642      75744D6F 
 3642      646500
 3643              	.LASF151:
 3644 08d3 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3644      696C655F 
 3644      696E7465 
 3644      72727570 
 3644      745F4952 
 3645              	.LASF338:
 3646 08ea 63617074 		.ascii	"captureInputMode\000"
 3646      75726549 
 3646      6E707574 
 3646      4D6F6465 
 3646      00
 3647              	.LASF21:
 3648 08fb 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3648      5F696E74 
 3648      65727275 
 3648      7074735F 
 3648      6770696F 
 3649              	.LASF120:
 3650 0918 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3650      6D5F315F 
 3650      696E7465 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 139


 3650      72727570 
 3650      74735F31 
 3651              	.LASF43:
 3652 0933 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3652      735F696E 
 3652      74657272 
 3652      75707473 
 3652      5F697063 
 3653              	.LASF201:
 3654 094f 4346475F 		.ascii	"CFG_OUT\000"
 3654      4F555400 
 3655              	.LASF318:
 3656 0957 72784275 		.ascii	"rxBuf\000"
 3656      6600
 3657              	.LASF131:
 3658 095d 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3658      6D5F315F 
 3658      696E7465 
 3658      72727570 
 3658      74735F32 
 3659              	.LASF265:
 3660 0978 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3660      6843746C 
 3660      4D61696E 
 3660      57733346 
 3660      72657100 
 3661              	.LASF160:
 3662 098c 4952516E 		.ascii	"IRQn_Type\000"
 3662      5F547970 
 3662      6500
 3663              	.LASF247:
 3664 0996 73727373 		.ascii	"srssNumPll\000"
 3664      4E756D50 
 3664      6C6C00
 3665              	.LASF143:
 3666 09a1 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3666      696E7465 
 3666      72727570 
 3666      74735F31 
 3666      315F4952 
 3667              	.LASF37:
 3668 09b8 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3668      735F696E 
 3668      74657272 
 3668      75707473 
 3668      5F697063 
 3669              	.LASF371:
 3670 09d4 626F7574 		.ascii	"bouton_semph\000"
 3670      6F6E5F73 
 3670      656D7068 
 3670      00
 3671              	.LASF104:
 3672 09e1 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3672      6D5F305F 
 3672      696E7465 
 3672      72727570 
 3672      74735F34 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 140


 3673              	.LASF258:
 3674 09fb 666C6173 		.ascii	"flashPipeRequired\000"
 3674      68506970 
 3674      65526571 
 3674      75697265 
 3674      6400
 3675              	.LASF324:
 3676 0a0d 63624576 		.ascii	"cbEvents\000"
 3676      656E7473 
 3676      00
 3677              	.LASF376:
 3678 0a16 76546173 		.ascii	"vTaskDelay\000"
 3678      6B44656C 
 3678      617900
 3679              	.LASF315:
 3680 0a21 5F426F6F 		.ascii	"_Bool\000"
 3680      6C00
 3681              	.LASF322:
 3682 0a27 74784275 		.ascii	"txBufSize\000"
 3682      6653697A 
 3682      6500
 3683              	.LASF262:
 3684 0a31 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3684      6843746C 
 3684      4D61696E 
 3684      57733046 
 3684      72657100 
 3685              	.LASF212:
 3686 0a45 5644445F 		.ascii	"VDD_INTR\000"
 3686      494E5452 
 3686      00
 3687              	.LASF226:
 3688 0a4e 6770696F 		.ascii	"gpioBase\000"
 3688      42617365 
 3688      00
 3689              	.LASF156:
 3690 0a57 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3690      5F696E74 
 3690      65727275 
 3690      70745F64 
 3690      6163735F 
 3691              	.LASF109:
 3692 0a70 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3692      6D5F315F 
 3692      696E7465 
 3692      72727570 
 3692      74735F31 
 3693              	.LASF136:
 3694 0a8a 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3694      696E7465 
 3694      72727570 
 3694      74735F34 
 3694      5F495251 
 3695              	.LASF61:
 3696 0aa0 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3696      735F696E 
 3696      74657272 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 141


 3696      75707473 
 3696      5F647730 
 3697              	.LASF150:
 3698 0abc 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3698      6F73735F 
 3698      696E7465 
 3698      72727570 
 3698      745F7064 
 3699              	.LASF70:
 3700 0ad7 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3700      735F696E 
 3700      74657272 
 3700      75707473 
 3700      5F647730 
 3701              	.LASF122:
 3702 0af4 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3702      6D5F315F 
 3702      696E7465 
 3702      72727570 
 3702      74735F31 
 3703              	.LASF19:
 3704 0b0f 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3704      5F696E74 
 3704      65727275 
 3704      7074735F 
 3704      6770696F 
 3705              	.LASF375:
 3706 0b2b 78517565 		.ascii	"xQueueGenericSend\000"
 3706      75654765 
 3706      6E657269 
 3706      6353656E 
 3706      6400
 3707              	.LASF297:
 3708 0b3d 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3708      73537973 
 3708      5469636B 
 3708      43746C4F 
 3708      66667365 
 3709              	.LASF253:
 3710 0b53 75646250 		.ascii	"udbPresent\000"
 3710      72657365 
 3710      6E7400
 3711              	.LASF217:
 3712 0b5e 4750494F 		.ascii	"GPIO_PRT_Type\000"
 3712      5F505254 
 3712      5F547970 
 3712      6500
 3713              	.LASF271:
 3714 0b6c 64775374 		.ascii	"dwStatusChIdxPos\000"
 3714      61747573 
 3714      43684964 
 3714      78506F73 
 3714      00
 3715              	.LASF164:
 3716 0b7d 5F5F7569 		.ascii	"__uint16_t\000"
 3716      6E743136 
 3716      5F7400
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 142


 3717              	.LASF196:
 3718 0b88 494E5452 		.ascii	"INTR_MASK\000"
 3718      5F4D4153 
 3718      4B00
 3719              	.LASF66:
 3720 0b92 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3720      735F696E 
 3720      74657272 
 3720      75707473 
 3720      5F647730 
 3721              	.LASF14:
 3722 0bae 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3722      5F696E74 
 3722      65727275 
 3722      7074735F 
 3722      6770696F 
 3723              	.LASF20:
 3724 0bca 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3724      5F696E74 
 3724      65727275 
 3724      7074735F 
 3724      6770696F 
 3725              	.LASF75:
 3726 0be7 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3726      735F696E 
 3726      74657272 
 3726      75707473 
 3726      5F647730 
 3727              	.LASF206:
 3728 0c04 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 3728      5F505254 
 3728      5F56315F 
 3728      54797065 
 3728      00
 3729              	.LASF32:
 3730 0c15 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3730      5F696E74 
 3730      65727275 
 3730      70745F49 
 3730      52516E00 
 3731              	.LASF242:
 3732 0c29 63707573 		.ascii	"cpussFlashPaSize\000"
 3732      73466C61 
 3732      73685061 
 3732      53697A65 
 3732      00
 3733              	.LASF339:
 3734 0c3a 63617074 		.ascii	"captureInput\000"
 3734      75726549 
 3734      6E707574 
 3734      00
 3735              	.LASF83:
 3736 0c47 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3736      735F696E 
 3736      74657272 
 3736      75707473 
 3736      5F647731 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 143


 3737              	.LASF89:
 3738 0c63 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3738      735F696E 
 3738      74657272 
 3738      75707473 
 3738      5F647731 
 3739              	.LASF308:
 3740 0c80 63686172 		.ascii	"char\000"
 3740      00
 3741              	.LASF382:
 3742 0c85 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 3742      79734C69 
 3742      625F4173 
 3742      73657274 
 3742      4661696C 
 3743              	.LASF41:
 3744 0c9c 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3744      735F696E 
 3744      74657272 
 3744      75707473 
 3744      5F697063 
 3745              	.LASF157:
 3746 0cb8 756E636F 		.ascii	"unconnected_IRQn\000"
 3746      6E6E6563 
 3746      7465645F 
 3746      4952516E 
 3746      00
 3747              	.LASF78:
 3748 0cc9 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3748      735F696E 
 3748      74657272 
 3748      75707473 
 3748      5F647731 
 3749              	.LASF372:
 3750 0ce5 78517565 		.ascii	"xQueueGiveFromISR\000"
 3750      75654769 
 3750      76654672 
 3750      6F6D4953 
 3750      5200
 3751              	.LASF254:
 3752 0cf7 73797350 		.ascii	"sysPmSimoPresent\000"
 3752      6D53696D 
 3752      6F507265 
 3752      73656E74 
 3752      00
 3753              	.LASF347:
 3754 0d08 636F756E 		.ascii	"countInput\000"
 3754      74496E70 
 3754      757400
 3755              	.LASF155:
 3756 0d13 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3756      696E7465 
 3756      72727570 
 3756      745F6C6F 
 3756      5F495251 
 3757              	.LASF330:
 3758 0d29 636C6F63 		.ascii	"clockPrescaler\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 144


 3758      6B507265 
 3758      7363616C 
 3758      657200
 3759              	.LASF386:
 3760 0d38 433A5C55 		.ascii	"C:\\Users\\mihbs\\Documents\\PSoC Creator\\PROJET\\"
 3760      73657273 
 3760      5C6D6968 
 3760      62735C44 
 3760      6F63756D 
 3761 0d65 47424D32 		.ascii	"GBM2100.cydsn\000"
 3761      3130302E 
 3761      63796473 
 3761      6E00
 3762              	.LASF45:
 3763 0d73 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3763      735F696E 
 3763      74657272 
 3763      75707473 
 3763      5F697063 
 3764              	.LASF95:
 3765 0d90 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3765      735F696E 
 3765      74657272 
 3765      7570745F 
 3765      666D5F49 
 3766              	.LASF320:
 3767 0da8 72784275 		.ascii	"rxBufIdx\000"
 3767      66496478 
 3767      00
 3768              	.LASF352:
 3769 0db1 51756575 		.ascii	"QueueHandle_t\000"
 3769      6548616E 
 3769      646C655F 
 3769      7400
 3770              	.LASF114:
 3771 0dbf 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3771      6D5F315F 
 3771      696E7465 
 3771      72727570 
 3771      74735F36 
 3772              	.LASF141:
 3773 0dd9 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3773      696E7465 
 3773      72727570 
 3773      74735F39 
 3773      5F495251 
 3774              	.LASF272:
 3775 0def 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3775      61747573 
 3775      43684964 
 3775      784D736B 
 3775      00
 3776              	.LASF145:
 3777 0e00 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3777      696E7465 
 3777      72727570 
 3777      74735F31 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 145


 3777      335F4952 
 3778              	.LASF173:
 3779 0e17 75696E74 		.ascii	"uint8_t\000"
 3779      385F7400 
 3780              	.LASF317:
 3781 0e1f 73746174 		.ascii	"status\000"
 3781      757300
 3782              	.LASF127:
 3783 0e26 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3783      6D5F315F 
 3783      696E7465 
 3783      72727570 
 3783      74735F31 
 3784              	.LASF354:
 3785 0e41 42555454 		.ascii	"BUTTON0_TOUCHED\000"
 3785      4F4E305F 
 3785      544F5543 
 3785      48454400 
 3786              	.LASF312:
 3787 0e51 696E7472 		.ascii	"intrSrc\000"
 3787      53726300 
 3788              	.LASF277:
 3789 0e59 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3789      44697643 
 3789      6D644469 
 3789      7653656C 
 3789      4D736B00 
 3790              	.LASF210:
 3791 0e6d 494E5452 		.ascii	"INTR_CAUSE3\000"
 3791      5F434155 
 3791      53453300 
 3792              	.LASF29:
 3793 0e79 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3793      5F696E74 
 3793      65727275 
 3793      70745F6D 
 3793      63776474 
 3794              	.LASF285:
 3795 0e95 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3795      50727449 
 3795      6E747243 
 3795      66674F66 
 3795      66736574 
 3796              	.LASF283:
 3797 0eaa 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3797      44697631 
 3797      365F3543 
 3797      746C4F66 
 3797      66736574 
 3798              	.LASF40:
 3799 0ebf 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3799      735F696E 
 3799      74657272 
 3799      75707473 
 3799      5F697063 
 3800              	.LASF377:
 3801 0edb 78517565 		.ascii	"xQueueGenericCreate\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 146


 3801      75654765 
 3801      6E657269 
 3801      63437265 
 3801      61746500 
 3802              	.LASF369:
 3803 0eef 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 3803      494E4B5F 
 3803      54696D65 
 3803      725F636F 
 3803      6E666967 
 3804              	.LASF301:
 3805 0f04 63707573 		.ascii	"cpussRam0Ctl0\000"
 3805      7352616D 
 3805      3043746C 
 3805      3000
 3806              	.LASF170:
 3807 0f12 6C6F6E67 		.ascii	"long long int\000"
 3807      206C6F6E 
 3807      6720696E 
 3807      7400
 3808              	.LASF228:
 3809 0f20 69706342 		.ascii	"ipcBase\000"
 3809      61736500 
 3810              	.LASF269:
 3811 0f28 64774368 		.ascii	"dwChCtlPrioPos\000"
 3811      43746C50 
 3811      72696F50 
 3811      6F7300
 3812              	.LASF229:
 3813 0f37 63727970 		.ascii	"cryptoBase\000"
 3813      746F4261 
 3813      736500
 3814              	.LASF42:
 3815 0f42 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3815      735F696E 
 3815      74657272 
 3815      75707473 
 3815      5F697063 
 3816              	.LASF35:
 3817 0f5e 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3817      735F696E 
 3817      74657272 
 3817      75707473 
 3817      5F697063 
 3818              	.LASF101:
 3819 0f7a 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3819      6D5F305F 
 3819      696E7465 
 3819      72727570 
 3819      74735F31 
 3820              	.LASF56:
 3821 0f94 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3821      355F696E 
 3821      74657272 
 3821      7570745F 
 3821      4952516E 
 3822              	.LASF349:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 147


 3823 0fa9 42617365 		.ascii	"BaseType_t\000"
 3823      54797065 
 3823      5F7400
 3824              	.LASF50:
 3825 0fb4 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3825      735F696E 
 3825      74657272 
 3825      75707473 
 3825      5F697063 
 3826              	.LASF163:
 3827 0fd1 5F5F696E 		.ascii	"__int16_t\000"
 3827      7431365F 
 3827      7400
 3828              	.LASF225:
 3829 0fdb 6873696F 		.ascii	"hsiomBase\000"
 3829      6D426173 
 3829      6500
 3830              	.LASF4:
 3831 0fe5 42757346 		.ascii	"BusFault_IRQn\000"
 3831      61756C74 
 3831      5F495251 
 3831      6E00
 3832              	.LASF275:
 3833 0ff3 70657269 		.ascii	"periTrGrOffset\000"
 3833      54724772 
 3833      4F666673 
 3833      657400
 3834              	.LASF326:
 3835 1002 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 3835      74635F73 
 3835      63625F73 
 3835      70695F63 
 3835      6F6E7465 
 3836              	.LASF133:
 3837 101b 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3837      696E7465 
 3837      72727570 
 3837      74735F31 
 3837      5F495251 
 3838              	.LASF340:
 3839 1031 72656C6F 		.ascii	"reloadInputMode\000"
 3839      6164496E 
 3839      7075744D 
 3839      6F646500 
 3840              	.LASF153:
 3841 1041 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3841      696E7465 
 3841      72727570 
 3841      745F6869 
 3841      5F495251 
 3842              	.LASF52:
 3843 1057 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3843      315F696E 
 3843      74657272 
 3843      7570745F 
 3843      4952516E 
 3844              	.LASF119:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 148


 3845 106c 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3845      6D5F315F 
 3845      696E7465 
 3845      72727570 
 3845      74735F31 
 3846              	.LASF367:
 3847 1087 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 3847      6F6E5F49 
 3847      53525F63 
 3847      666700
 3848              	.LASF239:
 3849 1096 63707573 		.ascii	"cpussIpcNr\000"
 3849      73497063 
 3849      4E7200
 3850              	.LASF158:
 3851 10a1 73686F72 		.ascii	"short int\000"
 3851      7420696E 
 3851      7400
 3852              	.LASF96:
 3853 10ab 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3853      735F696E 
 3853      74657272 
 3853      75707473 
 3853      5F636D30 
 3854              	.LASF85:
 3855 10cb 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3855      735F696E 
 3855      74657272 
 3855      75707473 
 3855      5F647731 
 3856              	.LASF251:
 3857 10e7 70617373 		.ascii	"passSarChannels\000"
 3857      53617243 
 3857      68616E6E 
 3857      656C7300 
 3858              	.LASF63:
 3859 10f7 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3859      735F696E 
 3859      74657272 
 3859      75707473 
 3859      5F647730 
 3860              	.LASF303:
 3861 1113 63707573 		.ascii	"cpussRam2Ctl0\000"
 3861      7352616D 
 3861      3243746C 
 3861      3000
 3862              	.LASF11:
 3863 1121 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3863      5F696E74 
 3863      65727275 
 3863      7074735F 
 3863      6770696F 
 3864              	.LASF184:
 3865 113d 49435052 		.ascii	"ICPR\000"
 3865      00
 3866              	.LASF72:
 3867 1142 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 149


 3867      735F696E 
 3867      74657272 
 3867      75707473 
 3867      5F647730 
 3868              	.LASF80:
 3869 115f 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3869      735F696E 
 3869      74657272 
 3869      75707473 
 3869      5F647731 
 3870              	.LASF86:
 3871 117b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3871      735F696E 
 3871      74657272 
 3871      75707473 
 3871      5F647731 
 3872              	.LASF106:
 3873 1198 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3873      6D5F305F 
 3873      696E7465 
 3873      72727570 
 3873      74735F36 
 3874              	.LASF321:
 3875 11b2 74784275 		.ascii	"txBuf\000"
 3875      6600
 3876              	.LASF351:
 3877 11b8 5469636B 		.ascii	"TickType_t\000"
 3877      54797065 
 3877      5F7400
 3878              	.LASF260:
 3879 11c3 666C6173 		.ascii	"flashProgramDelay\000"
 3879      6850726F 
 3879      6772616D 
 3879      44656C61 
 3879      7900
 3880              	.LASF282:
 3881 11d5 70657269 		.ascii	"periDiv16CtlOffset\000"
 3881      44697631 
 3881      3643746C 
 3881      4F666673 
 3881      657400
 3882              	.LASF116:
 3883 11e8 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3883      6D5F315F 
 3883      696E7465 
 3883      72727570 
 3883      74735F38 
 3884              	.LASF165:
 3885 1202 73686F72 		.ascii	"short unsigned int\000"
 3885      7420756E 
 3885      7369676E 
 3885      65642069 
 3885      6E7400
 3886              	.LASF219:
 3887 1215 6C6F6E67 		.ascii	"long double\000"
 3887      20646F75 
 3887      626C6500 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 150


 3888              	.LASF175:
 3889 1221 75696E74 		.ascii	"uint16_t\000"
 3889      31365F74 
 3889      00
 3890              	.LASF224:
 3891 122a 70726F74 		.ascii	"protBase\000"
 3891      42617365 
 3891      00
 3892              	.LASF215:
 3893 1233 5644445F 		.ascii	"VDD_INTR_SET\000"
 3893      494E5452 
 3893      5F534554 
 3893      00
 3894              	.LASF331:
 3895 1240 72756E4D 		.ascii	"runMode\000"
 3895      6F646500 
 3896              	.LASF274:
 3897 1248 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3897      5472436D 
 3897      64477253 
 3897      656C4D73 
 3897      6B00
 3898              	.LASF99:
 3899 125a 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3899      735F696E 
 3899      74657272 
 3899      75707473 
 3899      5F636D34 
 3900              	.LASF36:
 3901 127a 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3901      735F696E 
 3901      74657272 
 3901      75707473 
 3901      5F697063 
 3902              	.LASF111:
 3903 1296 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3903      6D5F315F 
 3903      696E7465 
 3903      72727570 
 3903      74735F33 
 3904              	.LASF138:
 3905 12b0 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3905      696E7465 
 3905      72727570 
 3905      74735F36 
 3905      5F495251 
 3906              	.LASF189:
 3907 12c6 53544952 		.ascii	"STIR\000"
 3907      00
 3908              	.LASF248:
 3909 12cb 73727373 		.ascii	"srssNumHfroot\000"
 3909      4E756D48 
 3909      66726F6F 
 3909      7400
 3910              	.LASF348:
 3911 12d9 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 3911      74635F74 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 151


 3911      6370776D 
 3911      5F636F75 
 3911      6E746572 
 3912              	.LASF232:
 3913 12f7 64775665 		.ascii	"dwVersion\000"
 3913      7273696F 
 3913      6E00
 3914              	.LASF124:
 3915 1301 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3915      6D5F315F 
 3915      696E7465 
 3915      72727570 
 3915      74735F31 
 3916              	.LASF147:
 3917 131c 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3917      696E7465 
 3917      72727570 
 3917      74735F31 
 3917      355F4952 
 3918              	.LASF190:
 3919 1333 73697A65 		.ascii	"sizetype\000"
 3919      74797065 
 3919      00
 3920              	.LASF299:
 3921 133c 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3921      73436D34 
 3921      4E6D6943 
 3921      746C4F66 
 3921      66736574 
 3922              	.LASF179:
 3923 1351 52455345 		.ascii	"RESERVED0\000"
 3923      52564544 
 3923      3000
 3924              	.LASF281:
 3925 135b 70657269 		.ascii	"periDiv8CtlOffset\000"
 3925      44697638 
 3925      43746C4F 
 3925      66667365 
 3925      7400
 3926              	.LASF183:
 3927 136d 52455345 		.ascii	"RESERVED2\000"
 3927      52564544 
 3927      3200
 3928              	.LASF185:
 3929 1377 52455345 		.ascii	"RESERVED3\000"
 3929      52564544 
 3929      3300
 3930              	.LASF187:
 3931 1381 52455345 		.ascii	"RESERVED4\000"
 3931      52564544 
 3931      3400
 3932              	.LASF188:
 3933 138b 52455345 		.ascii	"RESERVED5\000"
 3933      52564544 
 3933      3500
 3934              	.LASF22:
 3935 1395 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 152


 3935      5F696E74 
 3935      65727275 
 3935      7074735F 
 3935      6770696F 
 3936              	.LASF34:
 3937 13b2 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3937      735F696E 
 3937      74657272 
 3937      7570745F 
 3937      4952516E 
 3938              	.LASF336:
 3939 13c7 656E6162 		.ascii	"enableCompareSwap\000"
 3939      6C65436F 
 3939      6D706172 
 3939      65537761 
 3939      7000
 3940              	.LASF231:
 3941 13d9 63727970 		.ascii	"cryptoVersion\000"
 3941      746F5665 
 3941      7273696F 
 3941      6E00
 3942              	.LASF167:
 3943 13e7 6C6F6E67 		.ascii	"long int\000"
 3943      20696E74 
 3943      00
 3944              	.LASF91:
 3945 13f0 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3945      735F696E 
 3945      74657272 
 3945      75707473 
 3945      5F647731 
 3946              	.LASF230:
 3947 140d 63707573 		.ascii	"cpussVersion\000"
 3947      73566572 
 3947      73696F6E 
 3947      00
 3948              	.LASF365:
 3949 141a 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3949      52784275 
 3949      66666572 
 3949      00
 3950              	.LASF346:
 3951 1427 636F756E 		.ascii	"countInputMode\000"
 3951      74496E70 
 3951      75744D6F 
 3951      646500
 3952              	.LASF234:
 3953 1436 6770696F 		.ascii	"gpioVersion\000"
 3953      56657273 
 3953      696F6E00 
 3954              	.LASF1:
 3955 1442 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3955      61736B61 
 3955      626C6549 
 3955      6E745F49 
 3955      52516E00 
 3956              	.LASF353:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 153


 3957 1456 53656D61 		.ascii	"SemaphoreHandle_t\000"
 3957      70686F72 
 3957      6548616E 
 3957      646C655F 
 3957      7400
 3958              	.LASF128:
 3959 1468 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3959      6D5F315F 
 3959      696E7465 
 3959      72727570 
 3959      74735F32 
 3960              	.LASF233:
 3961 1483 666C6173 		.ascii	"flashcVersion\000"
 3961      68635665 
 3961      7273696F 
 3961      6E00
 3962              	.LASF255:
 3963 1491 70726F74 		.ascii	"protBusMasterMask\000"
 3963      4275734D 
 3963      61737465 
 3963      724D6173 
 3963      6B00
 3964              	.LASF57:
 3965 14a3 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3965      365F696E 
 3965      74657272 
 3965      7570745F 
 3965      4952516E 
 3966              	.LASF332:
 3967 14b8 636F756E 		.ascii	"countDirection\000"
 3967      74446972 
 3967      65637469 
 3967      6F6E00
 3968              	.LASF152:
 3969 14c7 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3969      5F696E74 
 3969      65727275 
 3969      70745F49 
 3969      52516E00 
 3970              	.LASF389:
 3971 14db 5461736B 		.ascii	"Task_Bouton2\000"
 3971      5F426F75 
 3971      746F6E32 
 3971      00
 3972              	.LASF199:
 3973 14e8 494E5452 		.ascii	"INTR_CFG\000"
 3973      5F434647 
 3973      00
 3974              	.LASF47:
 3975 14f1 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3975      735F696E 
 3975      74657272 
 3975      75707473 
 3975      5F697063 
 3976              	.LASF24:
 3977 150e 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3977      5F696E74 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 154


 3977      65727275 
 3977      7074735F 
 3977      6770696F 
 3978              	.LASF55:
 3979 152b 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3979      345F696E 
 3979      74657272 
 3979      7570745F 
 3979      4952516E 
 3980              	.LASF204:
 3981 1540 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 3981      494E5F47 
 3981      50494F35 
 3981      5600
 3982              	.LASF15:
 3983 154e 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3983      5F696E74 
 3983      65727275 
 3983      7074735F 
 3983      6770696F 
 3984              	.LASF88:
 3985 156a 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3985      735F696E 
 3985      74657272 
 3985      75707473 
 3985      5F647731 
 3986              	.LASF18:
 3987 1587 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3987      5F696E74 
 3987      65727275 
 3987      7074735F 
 3987      6770696F 
 3988              	.LASF194:
 3989 15a3 4F55545F 		.ascii	"OUT_INV\000"
 3989      494E5600 
 3990              	.LASF294:
 3991 15ab 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3991      73436D34 
 3991      50777243 
 3991      746C4F66 
 3991      66736574 
 3992              	.LASF161:
 3993 15c0 5F5F7569 		.ascii	"__uint8_t\000"
 3993      6E74385F 
 3993      7400
 3994              	.LASF53:
 3995 15ca 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3995      325F696E 
 3995      74657272 
 3995      7570745F 
 3995      4952516E 
 3996              	.LASF191:
 3997 15df 4E564943 		.ascii	"NVIC_Type\000"
 3997      5F547970 
 3997      6500
 3998              	.LASF13:
 3999 15e9 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 155


 3999      5F696E74 
 3999      65727275 
 3999      7074735F 
 3999      6770696F 
 4000              	.LASF390:
 4001 1605 63757272 		.ascii	"currentTouch\000"
 4001      656E7454 
 4001      6F756368 
 4001      00
 4002              	.LASF74:
 4003 1612 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4003      735F696E 
 4003      74657272 
 4003      75707473 
 4003      5F647730 
 4004              	.LASF291:
 4005 162f 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4005      73436D34 
 4005      436C6F63 
 4005      6B43746C 
 4005      4F666673 
 4006              	.LASF130:
 4007 1646 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4007      6D5F315F 
 4007      696E7465 
 4007      72727570 
 4007      74735F32 
 4008              	.LASF197:
 4009 1661 494E5452 		.ascii	"INTR_MASKED\000"
 4009      5F4D4153 
 4009      4B454400 
 4010              	.LASF60:
 4011 166d 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4011      735F696E 
 4011      74657272 
 4011      75707473 
 4011      5F647730 
 4012              	.LASF296:
 4013 1689 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4013      73547269 
 4013      6D526F6D 
 4013      43746C4F 
 4013      66667365 
 4014              	.LASF313:
 4015 169f 696E7472 		.ascii	"intrPriority\000"
 4015      5072696F 
 4015      72697479 
 4015      00
 4016              	.LASF144:
 4017 16ac 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4017      696E7465 
 4017      72727570 
 4017      74735F31 
 4017      325F4952 
 4018              	.LASF9:
 4019 16c3 53797354 		.ascii	"SysTick_IRQn\000"
 4019      69636B5F 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 156


 4019      4952516E 
 4019      00
 4020              	.LASF235:
 4021 16d0 6873696F 		.ascii	"hsiomVersion\000"
 4021      6D566572 
 4021      73696F6E 
 4021      00
 4022              	.LASF77:
 4023 16dd 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4023      735F696E 
 4023      74657272 
 4023      75707473 
 4023      5F647731 
 4024              	.LASF169:
 4025 16f9 6C6F6E67 		.ascii	"long unsigned int\000"
 4025      20756E73 
 4025      69676E65 
 4025      6420696E 
 4025      7400
 4026              	.LASF103:
 4027 170b 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4027      6D5F305F 
 4027      696E7465 
 4027      72727570 
 4027      74735F33 
 4028              	.LASF300:
 4029 1725 63707573 		.ascii	"cpussRomCtl\000"
 4029      73526F6D 
 4029      43746C00 
 4030              	.LASF309:
 4031 1731 666C6F61 		.ascii	"float\000"
 4031      7400
 4032              	.LASF176:
 4033 1737 696E7433 		.ascii	"int32_t\000"
 4033      325F7400 
 4034              	.LASF263:
 4035 173f 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4035      6843746C 
 4035      4D61696E 
 4035      57733146 
 4035      72657100 
 4036              	.LASF113:
 4037 1753 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4037      6D5F315F 
 4037      696E7465 
 4037      72727570 
 4037      74735F35 
 4038              	.LASF381:
 4039 176d 76546173 		.ascii	"vTaskStartScheduler\000"
 4039      6B537461 
 4039      72745363 
 4039      68656475 
 4039      6C657200 
 4040              	.LASF293:
 4041 1781 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4041      73436D30 
 4041      53746174 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 157


 4041      75734F66 
 4041      66736574 
 4042              	.LASF355:
 4043 1796 42555454 		.ascii	"BUTTON1_TOUCHED\000"
 4043      4F4E315F 
 4043      544F5543 
 4043      48454400 
 4044              	.LASF126:
 4045 17a6 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4045      6D5F315F 
 4045      696E7465 
 4045      72727570 
 4045      74735F31 
 4046              	.LASF7:
 4047 17c1 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4047      674D6F6E 
 4047      69746F72 
 4047      5F495251 
 4047      6E00
 4048              	.LASF5:
 4049 17d3 55736167 		.ascii	"UsageFault_IRQn\000"
 4049      65466175 
 4049      6C745F49 
 4049      52516E00 
 4050              	.LASF108:
 4051 17e3 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4051      6D5F315F 
 4051      696E7465 
 4051      72727570 
 4051      74735F30 
 4052              	.LASF135:
 4053 17fd 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4053      696E7465 
 4053      72727570 
 4053      74735F33 
 4053      5F495251 
 4054              	.LASF162:
 4055 1813 756E7369 		.ascii	"unsigned char\000"
 4055      676E6564 
 4055      20636861 
 4055      7200
 4056              	.LASF168:
 4057 1821 5F5F7569 		.ascii	"__uint32_t\000"
 4057      6E743332 
 4057      5F7400
 4058              	.LASF218:
 4059 182c 4750494F 		.ascii	"GPIO_Type\000"
 4059      5F547970 
 4059      6500
 4060              	.LASF305:
 4061 1836 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4061      6F636B53 
 4061      74617475 
 4061      734F6666 
 4061      73657400 
 4062              	.LASF121:
 4063 184a 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 158


 4063      6D5F315F 
 4063      696E7465 
 4063      72727570 
 4063      74735F31 
 4064              	.LASF6:
 4065 1865 53564361 		.ascii	"SVCall_IRQn\000"
 4065      6C6C5F49 
 4065      52516E00 
 4066              	.LASF69:
 4067 1871 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4067      735F696E 
 4067      74657272 
 4067      75707473 
 4067      5F647730 
 4068              	.LASF363:
 4069 188d 70696E4E 		.ascii	"pinNum\000"
 4069      756D00
 4070              	.LASF327:
 4071 1894 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4071      74635F73 
 4071      63625F73 
 4071      70695F63 
 4071      6F6E7465 
 4072              	.LASF261:
 4073 18ab 666C6173 		.ascii	"flashEraseDelay\000"
 4073      68457261 
 4073      73654465 
 4073      6C617900 
 4074              	.LASF65:
 4075 18bb 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4075      735F696E 
 4075      74657272 
 4075      75707473 
 4075      5F647730 
 4076              	.LASF180:
 4077 18d7 49434552 		.ascii	"ICER\000"
 4077      00
 4078              	.LASF132:
 4079 18dc 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4079      696E7465 
 4079      72727570 
 4079      74735F30 
 4079      5F495251 
 4080              	.LASF380:
 4081 18f2 78546173 		.ascii	"xTaskCreate\000"
 4081      6B437265 
 4081      61746500 
 4082              	.LASF186:
 4083 18fe 49414252 		.ascii	"IABR\000"
 4083      00
 4084              	.LASF26:
 4085 1903 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4085      5F696E74 
 4085      65727275 
 4085      70745F76 
 4085      64645F49 
 4086              	.LASF49:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 159


 4087 191b 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4087      735F696E 
 4087      74657272 
 4087      75707473 
 4087      5F697063 
 4088              	.LASF0:
 4089 1938 52657365 		.ascii	"Reset_IRQn\000"
 4089      745F4952 
 4089      516E00
 4090              	.LASF307:
 4091 1943 63686172 		.ascii	"char_t\000"
 4091      5F7400
 4092              	.LASF257:
 4093 194a 666C6173 		.ascii	"flashRwwRequired\000"
 4093      68527777 
 4093      52657175 
 4093      69726564 
 4093      00
 4094              	.LASF286:
 4095 195b 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4095      50727443 
 4095      66674F66 
 4095      66736574 
 4095      00
 4096              	.LASF370:
 4097 196c 746F7563 		.ascii	"touchDataQ\000"
 4097      68446174 
 4097      615100
 4098              	.LASF357:
 4099 1977 4E4F5F54 		.ascii	"NO_TOUCH\000"
 4099      4F554348 
 4099      00
 4100              	.LASF81:
 4101 1980 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4101      735F696E 
 4101      74657272 
 4101      75707473 
 4101      5F647731 
 4102              	.LASF68:
 4103 199c 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4103      735F696E 
 4103      74657272 
 4103      75707473 
 4103      5F647730 
 4104              	.LASF213:
 4105 19b8 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4105      494E5452 
 4105      5F4D4153 
 4105      4B00
 4106              	.LASF2:
 4107 19c6 48617264 		.ascii	"HardFault_IRQn\000"
 4107      4661756C 
 4107      745F4952 
 4107      516E00
 4108              	.LASF159:
 4109 19d5 7369676E 		.ascii	"signed char\000"
 4109      65642063 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 160


 4109      68617200 
 4110              	.LASF329:
 4111 19e1 70657269 		.ascii	"period\000"
 4111      6F6400
 4112              	.LASF148:
 4113 19e8 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4113      5F696E74 
 4113      65727275 
 4113      70745F73 
 4113      61725F49 
 4114              	.LASF267:
 4115 1a00 64774368 		.ascii	"dwChOffset\000"
 4115      4F666673 
 4115      657400
 4116              	.LASF240:
 4117 1a0b 63707573 		.ascii	"cpussIpcIrqNr\000"
 4117      73497063 
 4117      4972714E 
 4117      7200
 4118              	.LASF328:
 4119 1a19 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4119      74635F74 
 4119      6370776D 
 4119      5F636F75 
 4119      6E746572 
 4120              	.LASF270:
 4121 1a35 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4121      43746C50 
 4121      7265656D 
 4121      70746162 
 4121      6C65506F 
 4122              	.LASF359:
 4123 1a4b 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4123      49435F43 
 4123      6C656172 
 4123      50656E64 
 4123      696E6749 
 4124              	.LASF391:
 4125 1a62 6D61696E 		.ascii	"main\000"
 4125      00
 4126              	.LASF118:
 4127 1a67 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4127      6D5F315F 
 4127      696E7465 
 4127      72727570 
 4127      74735F31 
 4128              	.LASF306:
 4129 1a82 63795F73 		.ascii	"cy_stc_device_t\000"
 4129      74635F64 
 4129      65766963 
 4129      655F7400 
 4130              	.LASF44:
 4131 1a92 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4131      735F696E 
 4131      74657272 
 4131      75707473 
 4131      5F697063 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 161


 4132              	.LASF387:
 4133 1aae 5F5F656E 		.ascii	"__enable_irq\000"
 4133      61626C65 
 4133      5F697271 
 4133      00
 4134              	.LASF182:
 4135 1abb 49535052 		.ascii	"ISPR\000"
 4135      00
 4136              	.LASF59:
 4137 1ac0 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4137      696E7465 
 4137      72727570 
 4137      745F4952 
 4137      516E00
 4138              	.LASF325:
 4139 1ad3 696E6974 		.ascii	"initKey\000"
 4139      4B657900 
 4140              	.LASF93:
 4141 1adb 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4141      735F696E 
 4141      74657272 
 4141      75707473 
 4141      5F666175 
 4142              	.LASF311:
 4143 1af9 75696E74 		.ascii	"uint8\000"
 4143      3800
 4144              	.LASF310:
 4145 1aff 646F7562 		.ascii	"double\000"
 4145      6C6500
 4146              	.LASF227:
 4147 1b06 70617373 		.ascii	"passBase\000"
 4147      42617365 
 4147      00
 4148              	.LASF264:
 4149 1b0f 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4149      6843746C 
 4149      4D61696E 
 4149      57733246 
 4149      72657100 
 4150              	.LASF10:
 4151 1b23 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4151      5F696E74 
 4151      65727275 
 4151      7074735F 
 4151      6770696F 
 4152              	.LASF205:
 4153 1b3f 52455345 		.ascii	"RESERVED1\000"
 4153      52564544 
 4153      3100
 4154              	.LASF71:
 4155 1b49 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4155      735F696E 
 4155      74657272 
 4155      75707473 
 4155      5F647730 
 4156              	.LASF241:
 4157 1b66 63707573 		.ascii	"cpussDwChNr\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 162


 4157      73447743 
 4157      684E7200 
 4158              	.LASF17:
 4159 1b72 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4159      5F696E74 
 4159      65727275 
 4159      7074735F 
 4159      6770696F 
 4160              	.LASF202:
 4161 1b8e 4346475F 		.ascii	"CFG_SIO\000"
 4161      53494F00 
 4162              	.LASF266:
 4163 1b96 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4163      6843746C 
 4163      4D61696E 
 4163      57733446 
 4163      72657100 
 4164              	.LASF79:
 4165 1baa 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4165      735F696E 
 4165      74657272 
 4165      75707473 
 4165      5F647731 
 4166              	.LASF358:
 4167 1bc6 746F7563 		.ascii	"touch_data_t\000"
 4167      685F6461 
 4167      74615F74 
 4167      00
 4168              	.LASF105:
 4169 1bd3 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4169      6D5F305F 
 4169      696E7465 
 4169      72727570 
 4169      74735F35 
 4170              	.LASF31:
 4171 1bed 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4171      5F696E74 
 4171      65727275 
 4171      70745F62 
 4171      61636B75 
 4172              	.LASF94:
 4173 1c08 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4173      735F696E 
 4173      74657272 
 4173      7570745F 
 4173      63727970 
 4174              	.LASF97:
 4175 1c24 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4175      735F696E 
 4175      74657272 
 4175      75707473 
 4175      5F636D30 
 4176              	.LASF100:
 4177 1c44 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4177      6D5F305F 
 4177      696E7465 
 4177      72727570 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccNjTx6a.s 			page 163


 4177      74735F30 
 4178              	.LASF82:
 4179 1c5e 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4179      735F696E 
 4179      74657272 
 4179      75707473 
 4179      5F647731 
 4180              	.LASF236:
 4181 1c7a 69706356 		.ascii	"ipcVersion\000"
 4181      65727369 
 4181      6F6E00
 4182              	.LASF38:
 4183 1c85 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4183      735F696E 
 4183      74657272 
 4183      75707473 
 4183      5F697063 
 4184              	.LASF273:
 4185 1ca1 70657269 		.ascii	"periTrCmdOffset\000"
 4185      5472436D 
 4185      644F6666 
 4185      73657400 
 4186              	.LASF58:
 4187 1cb1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4187      375F696E 
 4187      74657272 
 4187      7570745F 
 4187      4952516E 
 4188              	.LASF98:
 4189 1cc6 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4189      735F696E 
 4189      74657272 
 4189      75707473 
 4189      5F636D34 
 4190              	.LASF110:
 4191 1ce6 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4191      6D5F315F 
 4191      696E7465 
 4191      72727570 
 4191      74735F32 
 4192              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
